
RM_C_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a660  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  0800a7f0  0800a7f0  0001a7f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9e4  0800a9e4  000201b4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a9e4  0800a9e4  0001a9e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9ec  0800a9ec  000201b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9ec  0800a9ec  0001a9ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a9f0  0800a9f0  0001a9f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b4  20000000  0800a9f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201b4  2**0
                  CONTENTS
 10 .bss          00005318  200001b4  200001b4  000201b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200054cc  200054cc  000201b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023ca7  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f9d  00000000  00000000  00043e8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001af0  00000000  00000000  00048e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018e8  00000000  00000000  0004a918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025893  00000000  00000000  0004c200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020548  00000000  00000000  00071a93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da8fe  00000000  00000000  00091fdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0016c8d9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000071ac  00000000  00000000  0016c92c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001b4 	.word	0x200001b4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a7d8 	.word	0x0800a7d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001b8 	.word	0x200001b8
 80001cc:	0800a7d8 	.word	0x0800a7d8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <BMI088_read_Gyro>:
	HAL_SPI_TransmitReceive(&hspi1, &spi_TxData, &spi_RxData, 1, 55);  //Êé•ÂèóËØªÂèñ‰ø°ÊÅØ
	HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);    //‰º†ËæìÂÅúÊ≠¢
	return spi_RxData;
 }
void BMI088_read_Gyro(IMU_TypeDef *imu)
 {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
	uint8_t temp_arr[6];
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	2101      	movs	r1, #1
 80004e0:	4824      	ldr	r0, [pc, #144]	; (8000574 <BMI088_read_Gyro+0xa0>)
 80004e2:	f003 fe89 	bl	80041f8 <HAL_GPIO_WritePin>
	spi_TxData = 0x02 | 0x80;		                       //‰ΩøÂú∞ÔøΩ?Á¨¨‰∏Ä‰Ωç‰∏∫1ÔºàËØªÊ®°ÂºèÔøΩ?
 80004e6:	4b24      	ldr	r3, [pc, #144]	; (8000578 <BMI088_read_Gyro+0xa4>)
 80004e8:	2282      	movs	r2, #130	; 0x82
 80004ea:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 300);	       //ÂÜôÂÖ•ÔøΩ?Ë¶ÅËØªÂèñÁöÑÂú∞ÂùÄ
 80004ec:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80004f0:	2201      	movs	r2, #1
 80004f2:	4921      	ldr	r1, [pc, #132]	; (8000578 <BMI088_read_Gyro+0xa4>)
 80004f4:	4821      	ldr	r0, [pc, #132]	; (800057c <BMI088_read_Gyro+0xa8>)
 80004f6:	f004 fbc6 	bl	8004c86 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 80004fa:	bf00      	nop
 80004fc:	481f      	ldr	r0, [pc, #124]	; (800057c <BMI088_read_Gyro+0xa8>)
 80004fe:	f005 f8bb 	bl	8005678 <HAL_SPI_GetState>
 8000502:	4603      	mov	r3, r0
 8000504:	2b02      	cmp	r3, #2
 8000506:	d0f9      	beq.n	80004fc <BMI088_read_Gyro+0x28>

	for(int i=0; i<6; i++)                                 //Êé•ÂèóËØªÂèñ‰ø°ÊÅØ
 8000508:	2300      	movs	r3, #0
 800050a:	617b      	str	r3, [r7, #20]
 800050c:	e013      	b.n	8000536 <BMI088_read_Gyro+0x62>
	{
		HAL_SPI_Receive(&hspi1, &temp_arr[i], 1, 300);
 800050e:	f107 020c 	add.w	r2, r7, #12
 8000512:	697b      	ldr	r3, [r7, #20]
 8000514:	18d1      	adds	r1, r2, r3
 8000516:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800051a:	2201      	movs	r2, #1
 800051c:	4817      	ldr	r0, [pc, #92]	; (800057c <BMI088_read_Gyro+0xa8>)
 800051e:	f004 fcee 	bl	8004efe <HAL_SPI_Receive>
		while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY);
 8000522:	bf00      	nop
 8000524:	4815      	ldr	r0, [pc, #84]	; (800057c <BMI088_read_Gyro+0xa8>)
 8000526:	f005 f8a7 	bl	8005678 <HAL_SPI_GetState>
 800052a:	4603      	mov	r3, r0
 800052c:	2b02      	cmp	r3, #2
 800052e:	d0f9      	beq.n	8000524 <BMI088_read_Gyro+0x50>
	for(int i=0; i<6; i++)                                 //Êé•ÂèóËØªÂèñ‰ø°ÊÅØ
 8000530:	697b      	ldr	r3, [r7, #20]
 8000532:	3301      	adds	r3, #1
 8000534:	617b      	str	r3, [r7, #20]
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	2b05      	cmp	r3, #5
 800053a:	dde8      	ble.n	800050e <BMI088_read_Gyro+0x3a>
	}

	imu->x_LSB_Data = temp_arr[0];
 800053c:	7b3a      	ldrb	r2, [r7, #12]
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	705a      	strb	r2, [r3, #1]
	imu->x_MSB_Data = temp_arr[1];
 8000542:	7b7a      	ldrb	r2, [r7, #13]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	701a      	strb	r2, [r3, #0]
	imu->y_LSB_Data = temp_arr[2];
 8000548:	7bba      	ldrb	r2, [r7, #14]
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	70da      	strb	r2, [r3, #3]
	imu->y_MSB_Data = temp_arr[3];
 800054e:	7bfa      	ldrb	r2, [r7, #15]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	709a      	strb	r2, [r3, #2]
	imu->z_LSB_Data = temp_arr[4];
 8000554:	7c3a      	ldrb	r2, [r7, #16]
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	715a      	strb	r2, [r3, #5]
	imu->z_MSB_Data = temp_arr[5];
 800055a:	7c7a      	ldrb	r2, [r7, #17]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	711a      	strb	r2, [r3, #4]
	HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);    //‰º†ËæìÂÅúÊ≠¢
 8000560:	2201      	movs	r2, #1
 8000562:	2101      	movs	r1, #1
 8000564:	4803      	ldr	r0, [pc, #12]	; (8000574 <BMI088_read_Gyro+0xa0>)
 8000566:	f003 fe47 	bl	80041f8 <HAL_GPIO_WritePin>

 }
 800056a:	bf00      	nop
 800056c:	3718      	adds	r7, #24
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40020400 	.word	0x40020400
 8000578:	200001e8 	.word	0x200001e8
 800057c:	20000878 	.word	0x20000878

08000580 <BMI088_write_byte>:
void BMI088_write_byte(uint8_t write_data, uint8_t addr, accel_or_gyro a_enum)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	71fb      	strb	r3, [r7, #7]
 800058a:	460b      	mov	r3, r1
 800058c:	71bb      	strb	r3, [r7, #6]
 800058e:	4613      	mov	r3, r2
 8000590:	717b      	strb	r3, [r7, #5]
	switch(a_enum)
 8000592:	797b      	ldrb	r3, [r7, #5]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d002      	beq.n	800059e <BMI088_write_byte+0x1e>
 8000598:	2b01      	cmp	r3, #1
 800059a:	d006      	beq.n	80005aa <BMI088_write_byte+0x2a>
 800059c:	e00b      	b.n	80005b6 <BMI088_write_byte+0x36>
	{
	case accel:
		HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, RESET);
 800059e:	2200      	movs	r2, #0
 80005a0:	2110      	movs	r1, #16
 80005a2:	481f      	ldr	r0, [pc, #124]	; (8000620 <BMI088_write_byte+0xa0>)
 80005a4:	f003 fe28 	bl	80041f8 <HAL_GPIO_WritePin>
		break;
 80005a8:	e005      	b.n	80005b6 <BMI088_write_byte+0x36>
    case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2101      	movs	r1, #1
 80005ae:	481d      	ldr	r0, [pc, #116]	; (8000624 <BMI088_write_byte+0xa4>)
 80005b0:	f003 fe22 	bl	80041f8 <HAL_GPIO_WritePin>
		break;
 80005b4:	bf00      	nop
	}
	spi_TxData = addr & 0x7F;                    //bit0‰∏∫0ÔºåÂêëimuÂÜô
 80005b6:	79bb      	ldrb	r3, [r7, #6]
 80005b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005bc:	b2da      	uxtb	r2, r3
 80005be:	4b1a      	ldr	r3, [pc, #104]	; (8000628 <BMI088_write_byte+0xa8>)
 80005c0:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &spi_TxData, 1, 500);
 80005c2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005c6:	2201      	movs	r2, #1
 80005c8:	4917      	ldr	r1, [pc, #92]	; (8000628 <BMI088_write_byte+0xa8>)
 80005ca:	4818      	ldr	r0, [pc, #96]	; (800062c <BMI088_write_byte+0xac>)
 80005cc:	f004 fb5b 	bl	8004c86 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1)==HAL_SPI_STATE_BUSY_TX);
 80005d0:	bf00      	nop
 80005d2:	4816      	ldr	r0, [pc, #88]	; (800062c <BMI088_write_byte+0xac>)
 80005d4:	f005 f850 	bl	8005678 <HAL_SPI_GetState>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b03      	cmp	r3, #3
 80005dc:	d0f9      	beq.n	80005d2 <BMI088_write_byte+0x52>
	HAL_SPI_Transmit(&hspi1, &write_data, 1, 500);
 80005de:	1df9      	adds	r1, r7, #7
 80005e0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005e4:	2201      	movs	r2, #1
 80005e6:	4811      	ldr	r0, [pc, #68]	; (800062c <BMI088_write_byte+0xac>)
 80005e8:	f004 fb4d 	bl	8004c86 <HAL_SPI_Transmit>
	HAL_Delay(30);
 80005ec:	201e      	movs	r0, #30
 80005ee:	f001 ff65 	bl	80024bc <HAL_Delay>
	switch(a_enum)
 80005f2:	797b      	ldrb	r3, [r7, #5]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d002      	beq.n	80005fe <BMI088_write_byte+0x7e>
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d006      	beq.n	800060a <BMI088_write_byte+0x8a>
		break;
	case gyro:
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
		break;
	}
}
 80005fc:	e00b      	b.n	8000616 <BMI088_write_byte+0x96>
	    HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, SET);
 80005fe:	2201      	movs	r2, #1
 8000600:	2110      	movs	r1, #16
 8000602:	4807      	ldr	r0, [pc, #28]	; (8000620 <BMI088_write_byte+0xa0>)
 8000604:	f003 fdf8 	bl	80041f8 <HAL_GPIO_WritePin>
		break;
 8000608:	e005      	b.n	8000616 <BMI088_write_byte+0x96>
		HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, SET);
 800060a:	2201      	movs	r2, #1
 800060c:	2101      	movs	r1, #1
 800060e:	4805      	ldr	r0, [pc, #20]	; (8000624 <BMI088_write_byte+0xa4>)
 8000610:	f003 fdf2 	bl	80041f8 <HAL_GPIO_WritePin>
		break;
 8000614:	bf00      	nop
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40020000 	.word	0x40020000
 8000624:	40020400 	.word	0x40020400
 8000628:	200001e8 	.word	0x200001e8
 800062c:	20000878 	.word	0x20000878

08000630 <BMI088_init>:

void BMI088_init()
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	//Âä†ÈÄüÂ∫¶ËÆ°ÂàùÂßãÂåñ
    BMI088_write_byte(0xB6, 0x7E, accel);            //Âêë0x7EÂÜôÂÖ•0xb6‰ª•ËΩØ‰ª∂Â§ç‰ΩçÂä†ÈÄüÂ∫¶ËÆ°
 8000634:	2200      	movs	r2, #0
 8000636:	217e      	movs	r1, #126	; 0x7e
 8000638:	20b6      	movs	r0, #182	; 0xb6
 800063a:	f7ff ffa1 	bl	8000580 <BMI088_write_byte>
	BMI088_write_byte(0x04, 0x7D, accel);            //Âêë0x7DÂÜôÂÖ•0x04‰ª•ÂèñÊ∂àÂä†ÈÄüÂ∫¶ËÆ°ÊöÇÂÅú
 800063e:	2200      	movs	r2, #0
 8000640:	217d      	movs	r1, #125	; 0x7d
 8000642:	2004      	movs	r0, #4
 8000644:	f7ff ff9c 	bl	8000580 <BMI088_write_byte>


	//ÈôÄËû∫‰ª™ÂàùÂßãÂåñ
	BMI088_write_byte(0xB6, 0x14, gyro);             //Âêë0x14ÂÜôÂÖ•0xb6‰ª•ËΩØ‰ª∂Â§ç‰ΩçÈôÄËû∫‰ª™
 8000648:	2201      	movs	r2, #1
 800064a:	2114      	movs	r1, #20
 800064c:	20b6      	movs	r0, #182	; 0xb6
 800064e:	f7ff ff97 	bl	8000580 <BMI088_write_byte>
	BMI088_write_byte(0x00,  0x11, gyro);
 8000652:	2201      	movs	r2, #1
 8000654:	2111      	movs	r1, #17
 8000656:	2000      	movs	r0, #0
 8000658:	f7ff ff92 	bl	8000580 <BMI088_write_byte>
	BMI088_write_byte(GYRO_RANGE_500_DEG_S, GYRO_RANGE_ADDR, gyro);
 800065c:	2201      	movs	r2, #1
 800065e:	210f      	movs	r1, #15
 8000660:	2002      	movs	r0, #2
 8000662:	f7ff ff8d 	bl	8000580 <BMI088_write_byte>
	BMI088_write_byte(GYRO_ODR_200Hz_BANDWIDTH_64Hz, GYRO_BANDWIDTH_ADDR, gyro);
 8000666:	2201      	movs	r2, #1
 8000668:	2110      	movs	r1, #16
 800066a:	2006      	movs	r0, #6
 800066c:	f7ff ff88 	bl	8000580 <BMI088_write_byte>
	BMI088_Accel.sensitivity = 1;
 8000670:	4b03      	ldr	r3, [pc, #12]	; (8000680 <BMI088_init+0x50>)
 8000672:	2201      	movs	r2, #1
 8000674:	609a      	str	r2, [r3, #8]
	BMI088_Gyro.sensitivity = 1;
 8000676:	4b03      	ldr	r3, [pc, #12]	; (8000684 <BMI088_init+0x54>)
 8000678:	2201      	movs	r2, #1
 800067a:	609a      	str	r2, [r3, #8]


}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}
 8000680:	200001d0 	.word	0x200001d0
 8000684:	200001dc 	.word	0x200001dc

08000688 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800068c:	4b17      	ldr	r3, [pc, #92]	; (80006ec <MX_CAN1_Init+0x64>)
 800068e:	4a18      	ldr	r2, [pc, #96]	; (80006f0 <MX_CAN1_Init+0x68>)
 8000690:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8000692:	4b16      	ldr	r3, [pc, #88]	; (80006ec <MX_CAN1_Init+0x64>)
 8000694:	2208      	movs	r2, #8
 8000696:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <MX_CAN1_Init+0x64>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <MX_CAN1_Init+0x64>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80006a4:	4b11      	ldr	r3, [pc, #68]	; (80006ec <MX_CAN1_Init+0x64>)
 80006a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006aa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <MX_CAN1_Init+0x64>)
 80006ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80006b2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80006b4:	4b0d      	ldr	r3, [pc, #52]	; (80006ec <MX_CAN1_Init+0x64>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80006ba:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <MX_CAN1_Init+0x64>)
 80006bc:	2200      	movs	r2, #0
 80006be:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80006c0:	4b0a      	ldr	r3, [pc, #40]	; (80006ec <MX_CAN1_Init+0x64>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <MX_CAN1_Init+0x64>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80006cc:	4b07      	ldr	r3, [pc, #28]	; (80006ec <MX_CAN1_Init+0x64>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80006d2:	4b06      	ldr	r3, [pc, #24]	; (80006ec <MX_CAN1_Init+0x64>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80006d8:	4804      	ldr	r0, [pc, #16]	; (80006ec <MX_CAN1_Init+0x64>)
 80006da:	f001 ff13 	bl	8002504 <HAL_CAN_Init>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80006e4:	f000 fda4 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80006e8:	bf00      	nop
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200003b8 	.word	0x200003b8
 80006f0:	40006400 	.word	0x40006400

080006f4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08a      	sub	sp, #40	; 0x28
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fc:	f107 0314 	add.w	r3, r7, #20
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a29      	ldr	r2, [pc, #164]	; (80007b8 <HAL_CAN_MspInit+0xc4>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d14b      	bne.n	80007ae <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	613b      	str	r3, [r7, #16]
 800071a:	4b28      	ldr	r3, [pc, #160]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 800071c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071e:	4a27      	ldr	r2, [pc, #156]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 8000720:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000724:	6413      	str	r3, [r2, #64]	; 0x40
 8000726:	4b25      	ldr	r3, [pc, #148]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 8000728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800072a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800072e:	613b      	str	r3, [r7, #16]
 8000730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]
 8000736:	4b21      	ldr	r3, [pc, #132]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a20      	ldr	r2, [pc, #128]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 800073c:	f043 0308 	orr.w	r3, r3, #8
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b1e      	ldr	r3, [pc, #120]	; (80007bc <HAL_CAN_MspInit+0xc8>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0308 	and.w	r3, r3, #8
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800074e:	2303      	movs	r3, #3
 8000750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000752:	2302      	movs	r3, #2
 8000754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800075a:	2303      	movs	r3, #3
 800075c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800075e:	2309      	movs	r3, #9
 8000760:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000762:	f107 0314 	add.w	r3, r7, #20
 8000766:	4619      	mov	r1, r3
 8000768:	4815      	ldr	r0, [pc, #84]	; (80007c0 <HAL_CAN_MspInit+0xcc>)
 800076a:	f003 fba9 	bl	8003ec0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 800076e:	2200      	movs	r2, #0
 8000770:	2105      	movs	r1, #5
 8000772:	2013      	movs	r0, #19
 8000774:	f002 fde0 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000778:	2013      	movs	r0, #19
 800077a:	f002 fdf9 	bl	8003370 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800077e:	2200      	movs	r2, #0
 8000780:	2105      	movs	r1, #5
 8000782:	2014      	movs	r0, #20
 8000784:	f002 fdd8 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000788:	2014      	movs	r0, #20
 800078a:	f002 fdf1 	bl	8003370 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800078e:	2200      	movs	r2, #0
 8000790:	2105      	movs	r1, #5
 8000792:	2015      	movs	r0, #21
 8000794:	f002 fdd0 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000798:	2015      	movs	r0, #21
 800079a:	f002 fde9 	bl	8003370 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 5, 0);
 800079e:	2200      	movs	r2, #0
 80007a0:	2105      	movs	r1, #5
 80007a2:	2016      	movs	r0, #22
 80007a4:	f002 fdc8 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80007a8:	2016      	movs	r0, #22
 80007aa:	f002 fde1 	bl	8003370 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80007ae:	bf00      	nop
 80007b0:	3728      	adds	r7, #40	; 0x28
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40006400 	.word	0x40006400
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40020c00 	.word	0x40020c00

080007c4 <Can_MessageConfig>:
  }
}

/* USER CODE BEGIN 1 */
void Can_MessageConfig(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
	for(int i=0; i<8; i++)           //Êó†ÁâπÊÆäÊÉÖÂÜµÊâπÈáèËÆæÔø???
 80007ca:	2300      	movs	r3, #0
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	e052      	b.n	8000876 <Can_MessageConfig+0xb2>
	{
		Can_cmdHeader[i].ExtId =   0x0;
 80007d0:	494c      	ldr	r1, [pc, #304]	; (8000904 <Can_MessageConfig+0x140>)
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	4613      	mov	r3, r2
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	4413      	add	r3, r2
 80007da:	00db      	lsls	r3, r3, #3
 80007dc:	440b      	add	r3, r1
 80007de:	3304      	adds	r3, #4
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].IDE = CAN_ID_STD;
 80007e4:	4947      	ldr	r1, [pc, #284]	; (8000904 <Can_MessageConfig+0x140>)
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	4613      	mov	r3, r2
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	4413      	add	r3, r2
 80007ee:	00db      	lsls	r3, r3, #3
 80007f0:	440b      	add	r3, r1
 80007f2:	3308      	adds	r3, #8
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].RTR = CAN_RTR_DATA;
 80007f8:	4942      	ldr	r1, [pc, #264]	; (8000904 <Can_MessageConfig+0x140>)
 80007fa:	687a      	ldr	r2, [r7, #4]
 80007fc:	4613      	mov	r3, r2
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	4413      	add	r3, r2
 8000802:	00db      	lsls	r3, r3, #3
 8000804:	440b      	add	r3, r1
 8000806:	330c      	adds	r3, #12
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
		Can_cmdHeader[i].DLC = 8;
 800080c:	493d      	ldr	r1, [pc, #244]	; (8000904 <Can_MessageConfig+0x140>)
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	4613      	mov	r3, r2
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	4413      	add	r3, r2
 8000816:	00db      	lsls	r3, r3, #3
 8000818:	440b      	add	r3, r1
 800081a:	3310      	adds	r3, #16
 800081c:	2208      	movs	r2, #8
 800081e:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].ExtId = 0x0;
 8000820:	4939      	ldr	r1, [pc, #228]	; (8000908 <Can_MessageConfig+0x144>)
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	4613      	mov	r3, r2
 8000826:	00db      	lsls	r3, r3, #3
 8000828:	1a9b      	subs	r3, r3, r2
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	440b      	add	r3, r1
 800082e:	3304      	adds	r3, #4
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].IDE = CAN_ID_STD;
 8000834:	4934      	ldr	r1, [pc, #208]	; (8000908 <Can_MessageConfig+0x144>)
 8000836:	687a      	ldr	r2, [r7, #4]
 8000838:	4613      	mov	r3, r2
 800083a:	00db      	lsls	r3, r3, #3
 800083c:	1a9b      	subs	r3, r3, r2
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	440b      	add	r3, r1
 8000842:	3308      	adds	r3, #8
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].RTR = CAN_RTR_DATA;
 8000848:	492f      	ldr	r1, [pc, #188]	; (8000908 <Can_MessageConfig+0x144>)
 800084a:	687a      	ldr	r2, [r7, #4]
 800084c:	4613      	mov	r3, r2
 800084e:	00db      	lsls	r3, r3, #3
 8000850:	1a9b      	subs	r3, r3, r2
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	440b      	add	r3, r1
 8000856:	330c      	adds	r3, #12
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
		Can_recHeader[i].DLC = 8;
 800085c:	492a      	ldr	r1, [pc, #168]	; (8000908 <Can_MessageConfig+0x144>)
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	4613      	mov	r3, r2
 8000862:	00db      	lsls	r3, r3, #3
 8000864:	1a9b      	subs	r3, r3, r2
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	440b      	add	r3, r1
 800086a:	3310      	adds	r3, #16
 800086c:	2208      	movs	r2, #8
 800086e:	601a      	str	r2, [r3, #0]
	for(int i=0; i<8; i++)           //Êó†ÁâπÊÆäÊÉÖÂÜµÊâπÈáèËÆæÔø???
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3301      	adds	r3, #1
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2b07      	cmp	r3, #7
 800087a:	dda9      	ble.n	80007d0 <Can_MessageConfig+0xc>
	}
	Can_cmdHeader[Motor_LeftFront_ID].StdId = 0x200;
 800087c:	4b21      	ldr	r3, [pc, #132]	; (8000904 <Can_MessageConfig+0x140>)
 800087e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000882:	619a      	str	r2, [r3, #24]
	Can_recHeader[Motor_LeftFront_ID].StdId = 0x201;
 8000884:	4b20      	ldr	r3, [pc, #128]	; (8000908 <Can_MessageConfig+0x144>)
 8000886:	f240 2201 	movw	r2, #513	; 0x201
 800088a:	61da      	str	r2, [r3, #28]

	Can_cmdHeader[Motor_LeftRear_ID].StdId = 0x200;
 800088c:	4b1d      	ldr	r3, [pc, #116]	; (8000904 <Can_MessageConfig+0x140>)
 800088e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000892:	631a      	str	r2, [r3, #48]	; 0x30
	Can_recHeader[Motor_LeftRear_ID].StdId = 0x202;
 8000894:	4b1c      	ldr	r3, [pc, #112]	; (8000908 <Can_MessageConfig+0x144>)
 8000896:	f240 2202 	movw	r2, #514	; 0x202
 800089a:	639a      	str	r2, [r3, #56]	; 0x38

	Can_cmdHeader[Motor_RightRear_ID].StdId = 0x200;
 800089c:	4b19      	ldr	r3, [pc, #100]	; (8000904 <Can_MessageConfig+0x140>)
 800089e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008a2:	649a      	str	r2, [r3, #72]	; 0x48
	Can_recHeader[Motor_RightRear_ID].StdId = 0x203;
 80008a4:	4b18      	ldr	r3, [pc, #96]	; (8000908 <Can_MessageConfig+0x144>)
 80008a6:	f240 2203 	movw	r2, #515	; 0x203
 80008aa:	655a      	str	r2, [r3, #84]	; 0x54

	Can_cmdHeader[Motor_RightFront_ID].StdId = 0x200;
 80008ac:	4b15      	ldr	r3, [pc, #84]	; (8000904 <Can_MessageConfig+0x140>)
 80008ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008b2:	661a      	str	r2, [r3, #96]	; 0x60
	Can_recHeader[Motor_RightFront_ID].StdId = 0x204;
 80008b4:	4b14      	ldr	r3, [pc, #80]	; (8000908 <Can_MessageConfig+0x144>)
 80008b6:	f44f 7201 	mov.w	r2, #516	; 0x204
 80008ba:	671a      	str	r2, [r3, #112]	; 0x70

	Can_cmdHeader[Motor_Pitch_ID].StdId = 0x1FF;
 80008bc:	4b11      	ldr	r3, [pc, #68]	; (8000904 <Can_MessageConfig+0x140>)
 80008be:	f240 12ff 	movw	r2, #511	; 0x1ff
 80008c2:	679a      	str	r2, [r3, #120]	; 0x78
    Can_recHeader[Motor_Pitch_ID].StdId = 0x205;           //pitch id=1
 80008c4:	4b10      	ldr	r3, [pc, #64]	; (8000908 <Can_MessageConfig+0x144>)
 80008c6:	f240 2205 	movw	r2, #517	; 0x205
 80008ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	Can_cmdHeader[Motor_Yaw_ID].StdId = 0x1FF;
 80008ce:	4b0d      	ldr	r3, [pc, #52]	; (8000904 <Can_MessageConfig+0x140>)
 80008d0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80008d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    Can_recHeader[Motor_Yaw_ID].StdId = 0x206;             //yaw id=2
 80008d8:	4b0b      	ldr	r3, [pc, #44]	; (8000908 <Can_MessageConfig+0x144>)
 80008da:	f240 2206 	movw	r2, #518	; 0x206
 80008de:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	Can_cmdHeader[Motor_AmmoFeed_ID].StdId = 0x1FF;
 80008e2:	4b08      	ldr	r3, [pc, #32]	; (8000904 <Can_MessageConfig+0x140>)
 80008e4:	f240 12ff 	movw	r2, #511	; 0x1ff
 80008e8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    Can_recHeader[Motor_AmmoFeed_ID].StdId = 0x207;               //c610 id =7
 80008ec:	4b06      	ldr	r3, [pc, #24]	; (8000908 <Can_MessageConfig+0x144>)
 80008ee:	f240 2207 	movw	r2, #519	; 0x207
 80008f2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4



}
 80008f6:	bf00      	nop
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	200001fc 	.word	0x200001fc
 8000908:	200002bc 	.word	0x200002bc

0800090c <Can_Filter1Config>:
void Can_Filter1Config(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08a      	sub	sp, #40	; 0x28
 8000910:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef Filter_1;
	Filter_1.FilterActivation = ENABLE;
 8000912:	2301      	movs	r3, #1
 8000914:	623b      	str	r3, [r7, #32]
	Filter_1.FilterMode = CAN_FILTERMODE_IDMASK;
 8000916:	2300      	movs	r3, #0
 8000918:	61bb      	str	r3, [r7, #24]
	Filter_1.FilterScale = CAN_FILTERSCALE_16BIT;
 800091a:	2300      	movs	r3, #0
 800091c:	61fb      	str	r3, [r7, #28]
	Filter_1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]
	Filter_1.FilterIdHigh = 0x0000;
 8000922:	2300      	movs	r3, #0
 8000924:	603b      	str	r3, [r7, #0]
	Filter_1.FilterIdLow = 0x0000;
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
	Filter_1.FilterMaskIdHigh = 0x0000;
 800092a:	2300      	movs	r3, #0
 800092c:	60bb      	str	r3, [r7, #8]
	Filter_1.FilterMaskIdLow = 0x0000;                      //ÂÖ®ÈÉ®Êé•Êî∂
 800092e:	2300      	movs	r3, #0
 8000930:	60fb      	str	r3, [r7, #12]
	Filter_1.FilterBank = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	617b      	str	r3, [r7, #20]
	HAL_CAN_ConfigFilter(&hcan1, &Filter_1);
 8000936:	463b      	mov	r3, r7
 8000938:	4619      	mov	r1, r3
 800093a:	4803      	ldr	r0, [pc, #12]	; (8000948 <Can_Filter1Config+0x3c>)
 800093c:	f001 fede 	bl	80026fc <HAL_CAN_ConfigFilter>
}
 8000940:	bf00      	nop
 8000942:	3728      	adds	r7, #40	; 0x28
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	200003b8 	.word	0x200003b8

0800094c <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a46      	ldr	r2, [pc, #280]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800095a:	4293      	cmp	r3, r2
 800095c:	f040 8085 	bne.w	8000a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x11e>
	{
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &sCan_RxHeader, Can_RxData);
 8000960:	4b45      	ldr	r3, [pc, #276]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000962:	4a46      	ldr	r2, [pc, #280]	; (8000a7c <HAL_CAN_RxFifo0MsgPendingCallback+0x130>)
 8000964:	2100      	movs	r1, #0
 8000966:	4846      	ldr	r0, [pc, #280]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8000968:	f002 f8c7 	bl	8002afa <HAL_CAN_GetRxMessage>
		switch(sCan_RxHeader.StdId)
 800096c:	4b43      	ldr	r3, [pc, #268]	; (8000a7c <HAL_CAN_RxFifo0MsgPendingCallback+0x130>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f240 2207 	movw	r2, #519	; 0x207
 8000974:	4293      	cmp	r3, r2
 8000976:	d069      	beq.n	8000a4c <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
 8000978:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 800097c:	d276      	bcs.n	8000a6c <HAL_CAN_RxFifo0MsgPendingCallback+0x120>
 800097e:	f240 2205 	movw	r2, #517	; 0x205
 8000982:	4293      	cmp	r3, r2
 8000984:	d004      	beq.n	8000990 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
 8000986:	f240 2206 	movw	r2, #518	; 0x206
 800098a:	4293      	cmp	r3, r2
 800098c:	d02f      	beq.n	80009ee <HAL_CAN_RxFifo0MsgPendingCallback+0xa2>
		break;
		}


	}
}
 800098e:	e06d      	b.n	8000a6c <HAL_CAN_RxFifo0MsgPendingCallback+0x120>
			Motor[Motor_Pitch_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8000990:	4b39      	ldr	r3, [pc, #228]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000992:	789b      	ldrb	r3, [r3, #2]
 8000994:	b29b      	uxth	r3, r3
 8000996:	021b      	lsls	r3, r3, #8
 8000998:	b29a      	uxth	r2, r3
 800099a:	4b37      	ldr	r3, [pc, #220]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 800099c:	78db      	ldrb	r3, [r3, #3]
 800099e:	b29b      	uxth	r3, r3
 80009a0:	4413      	add	r3, r2
 80009a2:	b29b      	uxth	r3, r3
 80009a4:	b21a      	sxth	r2, r3
 80009a6:	4b37      	ldr	r3, [pc, #220]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 80009a8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
			Motor[Motor_Pitch_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 80009ac:	4b32      	ldr	r3, [pc, #200]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	021b      	lsls	r3, r3, #8
 80009b4:	b29a      	uxth	r2, r3
 80009b6:	4b30      	ldr	r3, [pc, #192]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 80009b8:	785b      	ldrb	r3, [r3, #1]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	4413      	add	r3, r2
 80009be:	b29a      	uxth	r2, r3
 80009c0:	4b30      	ldr	r3, [pc, #192]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 80009c2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
			Motor[Motor_Pitch_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 80009c6:	4b2c      	ldr	r3, [pc, #176]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 80009c8:	791b      	ldrb	r3, [r3, #4]
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	021b      	lsls	r3, r3, #8
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	4b29      	ldr	r3, [pc, #164]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 80009d2:	795b      	ldrb	r3, [r3, #5]
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	4413      	add	r3, r2
 80009d8:	b29b      	uxth	r3, r3
 80009da:	b21a      	sxth	r2, r3
 80009dc:	4b29      	ldr	r3, [pc, #164]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 80009de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
			Motor[Motor_Pitch_ID].temp = Can_RxData[6];
 80009e2:	4b25      	ldr	r3, [pc, #148]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 80009e4:	799a      	ldrb	r2, [r3, #6]
 80009e6:	4b27      	ldr	r3, [pc, #156]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 80009e8:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
		break;
 80009ec:	e03e      	b.n	8000a6c <HAL_CAN_RxFifo0MsgPendingCallback+0x120>
			Motor[Motor_Yaw_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 80009ee:	4b22      	ldr	r3, [pc, #136]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 80009f0:	789b      	ldrb	r3, [r3, #2]
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	021b      	lsls	r3, r3, #8
 80009f6:	b29a      	uxth	r2, r3
 80009f8:	4b1f      	ldr	r3, [pc, #124]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 80009fa:	78db      	ldrb	r3, [r3, #3]
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	4413      	add	r3, r2
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	b21a      	sxth	r2, r3
 8000a04:	4b1f      	ldr	r3, [pc, #124]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000a06:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
			Motor[Motor_Yaw_ID].angle = ((Can_RxData[0]<<8) + Can_RxData[1]);
 8000a0a:	4b1b      	ldr	r3, [pc, #108]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	b29b      	uxth	r3, r3
 8000a10:	021b      	lsls	r3, r3, #8
 8000a12:	b29a      	uxth	r2, r3
 8000a14:	4b18      	ldr	r3, [pc, #96]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000a16:	785b      	ldrb	r3, [r3, #1]
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	4413      	add	r3, r2
 8000a1c:	b29a      	uxth	r2, r3
 8000a1e:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000a20:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
			Motor[Motor_Yaw_ID].current = (uint16_t)(Can_RxData[4]<<8) + Can_RxData[5];
 8000a24:	4b14      	ldr	r3, [pc, #80]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000a26:	791b      	ldrb	r3, [r3, #4]
 8000a28:	b29b      	uxth	r3, r3
 8000a2a:	021b      	lsls	r3, r3, #8
 8000a2c:	b29a      	uxth	r2, r3
 8000a2e:	4b12      	ldr	r3, [pc, #72]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000a30:	795b      	ldrb	r3, [r3, #5]
 8000a32:	b29b      	uxth	r3, r3
 8000a34:	4413      	add	r3, r2
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	b21a      	sxth	r2, r3
 8000a3a:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000a3c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
			Motor[Motor_Yaw_ID].temp = Can_RxData[6];
 8000a40:	4b0d      	ldr	r3, [pc, #52]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000a42:	799a      	ldrb	r2, [r3, #6]
 8000a44:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000a46:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
		break;
 8000a4a:	e00f      	b.n	8000a6c <HAL_CAN_RxFifo0MsgPendingCallback+0x120>
		     Motor[Motor_AmmoFeed_ID].speed = (uint16_t)(Can_RxData[2]<<8) + Can_RxData[3];
 8000a4c:	4b0a      	ldr	r3, [pc, #40]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000a4e:	789b      	ldrb	r3, [r3, #2]
 8000a50:	b29b      	uxth	r3, r3
 8000a52:	021b      	lsls	r3, r3, #8
 8000a54:	b29a      	uxth	r2, r3
 8000a56:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8000a58:	78db      	ldrb	r3, [r3, #3]
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	4413      	add	r3, r2
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	b21a      	sxth	r2, r3
 8000a62:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8000a64:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
		break;
 8000a68:	e000      	b.n	8000a6c <HAL_CAN_RxFifo0MsgPendingCallback+0x120>
	}
 8000a6a:	bf00      	nop
}
 8000a6c:	bf00      	nop
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	40006400 	.word	0x40006400
 8000a78:	200001ec 	.word	0x200001ec
 8000a7c:	2000039c 	.word	0x2000039c
 8000a80:	200003b8 	.word	0x200003b8
 8000a84:	200007ac 	.word	0x200007ac

08000a88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	607b      	str	r3, [r7, #4]
 8000a92:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <MX_DMA_Init+0x3c>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	4a0b      	ldr	r2, [pc, #44]	; (8000ac4 <MX_DMA_Init+0x3c>)
 8000a98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9e:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <MX_DMA_Init+0x3c>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2105      	movs	r1, #5
 8000aae:	200c      	movs	r0, #12
 8000ab0:	f002 fc42 	bl	8003338 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ab4:	200c      	movs	r0, #12
 8000ab6:	f002 fc5b 	bl	8003370 <HAL_NVIC_EnableIRQ>

}
 8000aba:	bf00      	nop
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40023800 	.word	0x40023800

08000ac8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000acc:	4a1c      	ldr	r2, [pc, #112]	; (8000b40 <MX_FREERTOS_Init+0x78>)
 8000ace:	2100      	movs	r1, #0
 8000ad0:	481c      	ldr	r0, [pc, #112]	; (8000b44 <MX_FREERTOS_Init+0x7c>)
 8000ad2:	f007 f853 	bl	8007b7c <osThreadNew>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	4a1b      	ldr	r2, [pc, #108]	; (8000b48 <MX_FREERTOS_Init+0x80>)
 8000ada:	6013      	str	r3, [r2, #0]

  /* creation of SendMessage */
  SendMessageHandle = osThreadNew(start_SendMessage, NULL, &SendMessage_attributes);
 8000adc:	4a1b      	ldr	r2, [pc, #108]	; (8000b4c <MX_FREERTOS_Init+0x84>)
 8000ade:	2100      	movs	r1, #0
 8000ae0:	481b      	ldr	r0, [pc, #108]	; (8000b50 <MX_FREERTOS_Init+0x88>)
 8000ae2:	f007 f84b 	bl	8007b7c <osThreadNew>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	4a1a      	ldr	r2, [pc, #104]	; (8000b54 <MX_FREERTOS_Init+0x8c>)
 8000aea:	6013      	str	r3, [r2, #0]

  /* creation of ReceiveMessage */
  ReceiveMessageHandle = osThreadNew(startReceiveMessage, NULL, &ReceiveMessage_attributes);
 8000aec:	4a1a      	ldr	r2, [pc, #104]	; (8000b58 <MX_FREERTOS_Init+0x90>)
 8000aee:	2100      	movs	r1, #0
 8000af0:	481a      	ldr	r0, [pc, #104]	; (8000b5c <MX_FREERTOS_Init+0x94>)
 8000af2:	f007 f843 	bl	8007b7c <osThreadNew>
 8000af6:	4603      	mov	r3, r0
 8000af8:	4a19      	ldr	r2, [pc, #100]	; (8000b60 <MX_FREERTOS_Init+0x98>)
 8000afa:	6013      	str	r3, [r2, #0]

  /* creation of ChangeTarget */
  ChangeTargetHandle = osThreadNew(fun_ChangeTarget, NULL, &ChangeTarget_attributes);
 8000afc:	4a19      	ldr	r2, [pc, #100]	; (8000b64 <MX_FREERTOS_Init+0x9c>)
 8000afe:	2100      	movs	r1, #0
 8000b00:	4819      	ldr	r0, [pc, #100]	; (8000b68 <MX_FREERTOS_Init+0xa0>)
 8000b02:	f007 f83b 	bl	8007b7c <osThreadNew>
 8000b06:	4603      	mov	r3, r0
 8000b08:	4a18      	ldr	r2, [pc, #96]	; (8000b6c <MX_FREERTOS_Init+0xa4>)
 8000b0a:	6013      	str	r3, [r2, #0]

  /* creation of PWM_Test */
  PWM_TestHandle = osThreadNew(Start_PWM_Test, NULL, &PWM_Test_attributes);
 8000b0c:	4a18      	ldr	r2, [pc, #96]	; (8000b70 <MX_FREERTOS_Init+0xa8>)
 8000b0e:	2100      	movs	r1, #0
 8000b10:	4818      	ldr	r0, [pc, #96]	; (8000b74 <MX_FREERTOS_Init+0xac>)
 8000b12:	f007 f833 	bl	8007b7c <osThreadNew>
 8000b16:	4603      	mov	r3, r0
 8000b18:	4a17      	ldr	r2, [pc, #92]	; (8000b78 <MX_FREERTOS_Init+0xb0>)
 8000b1a:	6013      	str	r3, [r2, #0]

  /* creation of IMU_Read */
  IMU_ReadHandle = osThreadNew(StartIMU_Read, NULL, &IMU_Read_attributes);
 8000b1c:	4a17      	ldr	r2, [pc, #92]	; (8000b7c <MX_FREERTOS_Init+0xb4>)
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4817      	ldr	r0, [pc, #92]	; (8000b80 <MX_FREERTOS_Init+0xb8>)
 8000b22:	f007 f82b 	bl	8007b7c <osThreadNew>
 8000b26:	4603      	mov	r3, r0
 8000b28:	4a16      	ldr	r2, [pc, #88]	; (8000b84 <MX_FREERTOS_Init+0xbc>)
 8000b2a:	6013      	str	r3, [r2, #0]

  /* creation of Chassis_task */
  Chassis_taskHandle = osThreadNew(Start_Chassis_task, NULL, &Chassis_task_attributes);
 8000b2c:	4a16      	ldr	r2, [pc, #88]	; (8000b88 <MX_FREERTOS_Init+0xc0>)
 8000b2e:	2100      	movs	r1, #0
 8000b30:	4816      	ldr	r0, [pc, #88]	; (8000b8c <MX_FREERTOS_Init+0xc4>)
 8000b32:	f007 f823 	bl	8007b7c <osThreadNew>
 8000b36:	4603      	mov	r3, r0
 8000b38:	4a15      	ldr	r2, [pc, #84]	; (8000b90 <MX_FREERTOS_Init+0xc8>)
 8000b3a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	0800a868 	.word	0x0800a868
 8000b44:	08000b95 	.word	0x08000b95
 8000b48:	200003e0 	.word	0x200003e0
 8000b4c:	0800a88c 	.word	0x0800a88c
 8000b50:	08000ba5 	.word	0x08000ba5
 8000b54:	200003e4 	.word	0x200003e4
 8000b58:	0800a8b0 	.word	0x0800a8b0
 8000b5c:	08000d79 	.word	0x08000d79
 8000b60:	200003e8 	.word	0x200003e8
 8000b64:	0800a8d4 	.word	0x0800a8d4
 8000b68:	08000d89 	.word	0x08000d89
 8000b6c:	200003ec 	.word	0x200003ec
 8000b70:	0800a8f8 	.word	0x0800a8f8
 8000b74:	08000e15 	.word	0x08000e15
 8000b78:	200003f0 	.word	0x200003f0
 8000b7c:	0800a91c 	.word	0x0800a91c
 8000b80:	08000e79 	.word	0x08000e79
 8000b84:	200003f4 	.word	0x200003f4
 8000b88:	0800a940 	.word	0x0800a940
 8000b8c:	08000e95 	.word	0x08000e95
 8000b90:	200003f8 	.word	0x200003f8

08000b94 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	f007 f87f 	bl	8007ca0 <osDelay>
 8000ba2:	e7fb      	b.n	8000b9c <StartDefaultTask+0x8>

08000ba4 <start_SendMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_SendMessage */
void start_SendMessage(void *argument)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	static int16_t temp_yaw, temp_pitch, temp_ammofeed;
  /* Infinite loop */
  for(;;)
  {

	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 8000bac:	4b63      	ldr	r3, [pc, #396]	; (8000d3c <start_SendMessage+0x198>)
 8000bae:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8000bb2:	ee07 3a90 	vmov	s15, r3
 8000bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000bba:	4b60      	ldr	r3, [pc, #384]	; (8000d3c <start_SendMessage+0x198>)
 8000bbc:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8000bc0:	eef0 0a47 	vmov.f32	s1, s14
 8000bc4:	eeb0 0a67 	vmov.f32	s0, s15
 8000bc8:	485d      	ldr	r0, [pc, #372]	; (8000d40 <start_SendMessage+0x19c>)
 8000bca:	f000 fc39 	bl	8001440 <PID_Origin>
	  PID_Origin(&PID_Motor_Angle[Motor_Yaw_ID], Motor[Motor_Yaw_ID].angle, Motor[Motor_Yaw_ID].target_angle);
 8000bce:	4b5b      	ldr	r3, [pc, #364]	; (8000d3c <start_SendMessage+0x198>)
 8000bd0:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 8000bd4:	ee07 3a90 	vmov	s15, r3
 8000bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000bdc:	4b57      	ldr	r3, [pc, #348]	; (8000d3c <start_SendMessage+0x198>)
 8000bde:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8000be2:	eef0 0a47 	vmov.f32	s1, s14
 8000be6:	eeb0 0a67 	vmov.f32	s0, s15
 8000bea:	4856      	ldr	r0, [pc, #344]	; (8000d44 <start_SendMessage+0x1a0>)
 8000bec:	f000 fc28 	bl	8001440 <PID_Origin>

	  PID_Incr(&PID_Motor_Speed[Motor_AmmoFeed_ID],Motor[Motor_AmmoFeed_ID].speed,Motor[Motor_AmmoFeed_ID].target_speed);
 8000bf0:	4b52      	ldr	r3, [pc, #328]	; (8000d3c <start_SendMessage+0x198>)
 8000bf2:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 8000bf6:	ee07 3a90 	vmov	s15, r3
 8000bfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bfe:	4b4f      	ldr	r3, [pc, #316]	; (8000d3c <start_SendMessage+0x198>)
 8000c00:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8000c04:	eef0 0a47 	vmov.f32	s1, s14
 8000c08:	eeb0 0a67 	vmov.f32	s0, s15
 8000c0c:	484e      	ldr	r0, [pc, #312]	; (8000d48 <start_SendMessage+0x1a4>)
 8000c0e:	f000 fcef 	bl	80015f0 <PID_Incr>
      PID_Incr(&PID_Motor_Speed[Motor_Yaw_ID], Motor[Motor_Yaw_ID].speed, PID_Motor_Angle[Motor_Yaw_ID].Output);
 8000c12:	4b4a      	ldr	r3, [pc, #296]	; (8000d3c <start_SendMessage+0x198>)
 8000c14:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	; 0x7a
 8000c18:	ee07 3a90 	vmov	s15, r3
 8000c1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c20:	4b4a      	ldr	r3, [pc, #296]	; (8000d4c <start_SendMessage+0x1a8>)
 8000c22:	ed93 7a50 	vldr	s14, [r3, #320]	; 0x140
 8000c26:	eef0 0a47 	vmov.f32	s1, s14
 8000c2a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c2e:	4848      	ldr	r0, [pc, #288]	; (8000d50 <start_SendMessage+0x1ac>)
 8000c30:	f000 fcde 	bl	80015f0 <PID_Incr>
	  PID_Incr(&PID_Motor_Speed[Motor_Pitch_ID],Motor[Motor_Pitch_ID].speed,PID_Motor_Angle[Motor_Pitch_ID].Output);
 8000c34:	4b41      	ldr	r3, [pc, #260]	; (8000d3c <start_SendMessage+0x198>)
 8000c36:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	; 0x66
 8000c3a:	ee07 3a90 	vmov	s15, r3
 8000c3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c42:	4b42      	ldr	r3, [pc, #264]	; (8000d4c <start_SendMessage+0x1a8>)
 8000c44:	ed93 7a44 	vldr	s14, [r3, #272]	; 0x110
 8000c48:	eef0 0a47 	vmov.f32	s1, s14
 8000c4c:	eeb0 0a67 	vmov.f32	s0, s15
 8000c50:	4840      	ldr	r0, [pc, #256]	; (8000d54 <start_SendMessage+0x1b0>)
 8000c52:	f000 fccd 	bl	80015f0 <PID_Incr>

	  temp_yaw += PID_Motor_Speed[Motor_Yaw_ID].Output;
 8000c56:	4b40      	ldr	r3, [pc, #256]	; (8000d58 <start_SendMessage+0x1b4>)
 8000c58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c5c:	ee07 3a90 	vmov	s15, r3
 8000c60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c64:	4b3d      	ldr	r3, [pc, #244]	; (8000d5c <start_SendMessage+0x1b8>)
 8000c66:	edd3 7a50 	vldr	s15, [r3, #320]	; 0x140
 8000c6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c72:	ee17 3a90 	vmov	r3, s15
 8000c76:	b21a      	sxth	r2, r3
 8000c78:	4b37      	ldr	r3, [pc, #220]	; (8000d58 <start_SendMessage+0x1b4>)
 8000c7a:	801a      	strh	r2, [r3, #0]
	  temp_pitch += PID_Motor_Speed[Motor_Pitch_ID].Output;
 8000c7c:	4b38      	ldr	r3, [pc, #224]	; (8000d60 <start_SendMessage+0x1bc>)
 8000c7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c82:	ee07 3a90 	vmov	s15, r3
 8000c86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c8a:	4b34      	ldr	r3, [pc, #208]	; (8000d5c <start_SendMessage+0x1b8>)
 8000c8c:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 8000c90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c98:	ee17 3a90 	vmov	r3, s15
 8000c9c:	b21a      	sxth	r2, r3
 8000c9e:	4b30      	ldr	r3, [pc, #192]	; (8000d60 <start_SendMessage+0x1bc>)
 8000ca0:	801a      	strh	r2, [r3, #0]
	  temp_ammofeed += PID_Motor_Speed[Motor_AmmoFeed_ID].Output;
 8000ca2:	4b30      	ldr	r3, [pc, #192]	; (8000d64 <start_SendMessage+0x1c0>)
 8000ca4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ca8:	ee07 3a90 	vmov	s15, r3
 8000cac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cb0:	4b2a      	ldr	r3, [pc, #168]	; (8000d5c <start_SendMessage+0x1b8>)
 8000cb2:	edd3 7a5c 	vldr	s15, [r3, #368]	; 0x170
 8000cb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cbe:	ee17 3a90 	vmov	r3, s15
 8000cc2:	b21a      	sxth	r2, r3
 8000cc4:	4b27      	ldr	r3, [pc, #156]	; (8000d64 <start_SendMessage+0x1c0>)
 8000cc6:	801a      	strh	r2, [r3, #0]

	  Can_TxData[0] = (temp_pitch>>8);
 8000cc8:	4b25      	ldr	r3, [pc, #148]	; (8000d60 <start_SendMessage+0x1bc>)
 8000cca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cce:	121b      	asrs	r3, r3, #8
 8000cd0:	b21b      	sxth	r3, r3
 8000cd2:	b2da      	uxtb	r2, r3
 8000cd4:	4b24      	ldr	r3, [pc, #144]	; (8000d68 <start_SendMessage+0x1c4>)
 8000cd6:	701a      	strb	r2, [r3, #0]
	  Can_TxData[1] = temp_pitch;
 8000cd8:	4b21      	ldr	r3, [pc, #132]	; (8000d60 <start_SendMessage+0x1bc>)
 8000cda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <start_SendMessage+0x1c4>)
 8000ce2:	705a      	strb	r2, [r3, #1]

	  Can_TxData[2] = (temp_yaw>>8);
 8000ce4:	4b1c      	ldr	r3, [pc, #112]	; (8000d58 <start_SendMessage+0x1b4>)
 8000ce6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cea:	121b      	asrs	r3, r3, #8
 8000cec:	b21b      	sxth	r3, r3
 8000cee:	b2da      	uxtb	r2, r3
 8000cf0:	4b1d      	ldr	r3, [pc, #116]	; (8000d68 <start_SendMessage+0x1c4>)
 8000cf2:	709a      	strb	r2, [r3, #2]
	  Can_TxData[3] = temp_yaw;
 8000cf4:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <start_SendMessage+0x1b4>)
 8000cf6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cfa:	b2da      	uxtb	r2, r3
 8000cfc:	4b1a      	ldr	r3, [pc, #104]	; (8000d68 <start_SendMessage+0x1c4>)
 8000cfe:	70da      	strb	r2, [r3, #3]

	  Can_TxData[4] = (temp_ammofeed>>8);
 8000d00:	4b18      	ldr	r3, [pc, #96]	; (8000d64 <start_SendMessage+0x1c0>)
 8000d02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d06:	121b      	asrs	r3, r3, #8
 8000d08:	b21b      	sxth	r3, r3
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	4b16      	ldr	r3, [pc, #88]	; (8000d68 <start_SendMessage+0x1c4>)
 8000d0e:	711a      	strb	r2, [r3, #4]
	  Can_TxData[5] = temp_ammofeed;
 8000d10:	4b14      	ldr	r3, [pc, #80]	; (8000d64 <start_SendMessage+0x1c0>)
 8000d12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <start_SendMessage+0x1c4>)
 8000d1a:	715a      	strb	r2, [r3, #5]

	  HAL_CAN_AddTxMessage(&hcan1, &Can_cmdHeader[Motor_Pitch_ID], Can_TxData, (uint32_t*)CAN_TX_MAILBOX0);
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	4a12      	ldr	r2, [pc, #72]	; (8000d68 <start_SendMessage+0x1c4>)
 8000d20:	4912      	ldr	r1, [pc, #72]	; (8000d6c <start_SendMessage+0x1c8>)
 8000d22:	4813      	ldr	r0, [pc, #76]	; (8000d70 <start_SendMessage+0x1cc>)
 8000d24:	f001 fe0e 	bl	8002944 <HAL_CAN_AddTxMessage>
	  HAL_CAN_AddTxMessage(&hcan1,&Can_cmdHeader[Motor_LeftFront_ID],Can_TxData,(uint32_t*)CAN_TX_MAILBOX0);
 8000d28:	2301      	movs	r3, #1
 8000d2a:	4a0f      	ldr	r2, [pc, #60]	; (8000d68 <start_SendMessage+0x1c4>)
 8000d2c:	4911      	ldr	r1, [pc, #68]	; (8000d74 <start_SendMessage+0x1d0>)
 8000d2e:	4810      	ldr	r0, [pc, #64]	; (8000d70 <start_SendMessage+0x1cc>)
 8000d30:	f001 fe08 	bl	8002944 <HAL_CAN_AddTxMessage>

	  osDelay(5);
 8000d34:	2005      	movs	r0, #5
 8000d36:	f006 ffb3 	bl	8007ca0 <osDelay>
	  PID_Origin(&PID_Motor_Angle[Motor_Pitch_ID], Motor[Motor_Pitch_ID].angle, Motor[Motor_Pitch_ID].target_angle);
 8000d3a:	e737      	b.n	8000bac <start_SendMessage+0x8>
 8000d3c:	200007ac 	.word	0x200007ac
 8000d40:	2000071c 	.word	0x2000071c
 8000d44:	2000074c 	.word	0x2000074c
 8000d48:	200005fc 	.word	0x200005fc
 8000d4c:	2000062c 	.word	0x2000062c
 8000d50:	200005cc 	.word	0x200005cc
 8000d54:	2000059c 	.word	0x2000059c
 8000d58:	200003fc 	.word	0x200003fc
 8000d5c:	200004ac 	.word	0x200004ac
 8000d60:	200003fe 	.word	0x200003fe
 8000d64:	20000400 	.word	0x20000400
 8000d68:	200001f4 	.word	0x200001f4
 8000d6c:	20000274 	.word	0x20000274
 8000d70:	200003b8 	.word	0x200003b8
 8000d74:	20000214 	.word	0x20000214

08000d78 <startReceiveMessage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startReceiveMessage */
void startReceiveMessage(void *argument)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
//		data_size = 6;




    osDelay(5);
 8000d80:	2005      	movs	r0, #5
 8000d82:	f006 ff8d 	bl	8007ca0 <osDelay>
 8000d86:	e7fb      	b.n	8000d80 <startReceiveMessage+0x8>

08000d88 <fun_ChangeTarget>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fun_ChangeTarget */
void fun_ChangeTarget(void *argument)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fun_ChangeTarget */

  /* Infinite loop */
	for(;;)
  {
		Motor[6].target_angle += RC_Ctl.rc.ch3 >>3;
 8000d90:	4b1d      	ldr	r3, [pc, #116]	; (8000e08 <fun_ChangeTarget+0x80>)
 8000d92:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8000d96:	4b1d      	ldr	r3, [pc, #116]	; (8000e0c <fun_ChangeTarget+0x84>)
 8000d98:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000d9c:	10db      	asrs	r3, r3, #3
 8000d9e:	b21b      	sxth	r3, r3
 8000da0:	ee07 3a90 	vmov	s15, r3
 8000da4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dac:	4b16      	ldr	r3, [pc, #88]	; (8000e08 <fun_ChangeTarget+0x80>)
 8000dae:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
		if(Motor[6].target_angle >= 8192) Motor[2].target_angle -=8192;
 8000db2:	4b15      	ldr	r3, [pc, #84]	; (8000e08 <fun_ChangeTarget+0x80>)
 8000db4:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8000db8:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000e10 <fun_ChangeTarget+0x88>
 8000dbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dc4:	db09      	blt.n	8000dda <fun_ChangeTarget+0x52>
 8000dc6:	4b10      	ldr	r3, [pc, #64]	; (8000e08 <fun_ChangeTarget+0x80>)
 8000dc8:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8000dcc:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000e10 <fun_ChangeTarget+0x88>
 8000dd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000dd4:	4b0c      	ldr	r3, [pc, #48]	; (8000e08 <fun_ChangeTarget+0x80>)
 8000dd6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		if(Motor[6].target_angle <= 0) Motor[2].target_angle += 8192;
 8000dda:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <fun_ChangeTarget+0x80>)
 8000ddc:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8000de0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000de8:	d809      	bhi.n	8000dfe <fun_ChangeTarget+0x76>
 8000dea:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <fun_ChangeTarget+0x80>)
 8000dec:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8000df0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000e10 <fun_ChangeTarget+0x88>
 8000df4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000df8:	4b03      	ldr	r3, [pc, #12]	; (8000e08 <fun_ChangeTarget+0x80>)
 8000dfa:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

		osDelay(5);
 8000dfe:	2005      	movs	r0, #5
 8000e00:	f006 ff4e 	bl	8007ca0 <osDelay>
		Motor[6].target_angle += RC_Ctl.rc.ch3 >>3;
 8000e04:	e7c4      	b.n	8000d90 <fun_ChangeTarget+0x8>
 8000e06:	bf00      	nop
 8000e08:	200007ac 	.word	0x200007ac
 8000e0c:	2000084c 	.word	0x2000084c
 8000e10:	46000000 	.word	0x46000000

08000e14 <Start_PWM_Test>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_PWM_Test */
void Start_PWM_Test(void *argument)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_PWM_Test */
	int pwm_count = 500;
 8000e1c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e20:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  for(;pwm_count < 1000; pwm_count++)
 8000e22:	e00d      	b.n	8000e40 <Start_PWM_Test+0x2c>
	  {
		  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pwm_count);
 8000e24:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <Start_PWM_Test+0x60>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	68fa      	ldr	r2, [r7, #12]
 8000e2a:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, pwm_count);
 8000e2c:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <Start_PWM_Test+0x60>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	63da      	str	r2, [r3, #60]	; 0x3c
		  osDelay(2);
 8000e34:	2002      	movs	r0, #2
 8000e36:	f006 ff33 	bl	8007ca0 <osDelay>
	  for(;pwm_count < 1000; pwm_count++)
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e46:	dbed      	blt.n	8000e24 <Start_PWM_Test+0x10>
	  }
	  for(;pwm_count > 0; pwm_count--)
 8000e48:	e00d      	b.n	8000e66 <Start_PWM_Test+0x52>
	  {
	      __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, pwm_count);
 8000e4a:	4b0a      	ldr	r3, [pc, #40]	; (8000e74 <Start_PWM_Test+0x60>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	635a      	str	r2, [r3, #52]	; 0x34
	  	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3, pwm_count);
 8000e52:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <Start_PWM_Test+0x60>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	63da      	str	r2, [r3, #60]	; 0x3c
	  	  osDelay(2);
 8000e5a:	2002      	movs	r0, #2
 8000e5c:	f006 ff20 	bl	8007ca0 <osDelay>
	  for(;pwm_count > 0; pwm_count--)
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	3b01      	subs	r3, #1
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	dcee      	bgt.n	8000e4a <Start_PWM_Test+0x36>
	  }
    osDelay(5);
 8000e6c:	2005      	movs	r0, #5
 8000e6e:	f006 ff17 	bl	8007ca0 <osDelay>
	  for(;pwm_count < 1000; pwm_count++)
 8000e72:	e7e5      	b.n	8000e40 <Start_PWM_Test+0x2c>
 8000e74:	20000960 	.word	0x20000960

08000e78 <StartIMU_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMU_Read */
void StartIMU_Read(void *argument)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMU_Read */
  /* Infinite loop */
  for(;;)
  {
	 BMI088_read_Gyro(&BMI088_Gyro);
 8000e80:	4803      	ldr	r0, [pc, #12]	; (8000e90 <StartIMU_Read+0x18>)
 8000e82:	f7ff fb27 	bl	80004d4 <BMI088_read_Gyro>
    osDelay(5);
 8000e86:	2005      	movs	r0, #5
 8000e88:	f006 ff0a 	bl	8007ca0 <osDelay>
	 BMI088_read_Gyro(&BMI088_Gyro);
 8000e8c:	e7f8      	b.n	8000e80 <StartIMU_Read+0x8>
 8000e8e:	bf00      	nop
 8000e90:	200001dc 	.word	0x200001dc

08000e94 <Start_Chassis_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Chassis_task */
void Start_Chassis_task(void *argument)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Chassis_task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(5);
 8000e9c:	2005      	movs	r0, #5
 8000e9e:	f006 feff 	bl	8007ca0 <osDelay>
 8000ea2:	e7fb      	b.n	8000e9c <Start_Chassis_task+0x8>

08000ea4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08c      	sub	sp, #48	; 0x30
 8000ea8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eaa:	f107 031c 	add.w	r3, r7, #28
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	605a      	str	r2, [r3, #4]
 8000eb4:	609a      	str	r2, [r3, #8]
 8000eb6:	60da      	str	r2, [r3, #12]
 8000eb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61bb      	str	r3, [r7, #24]
 8000ebe:	4b48      	ldr	r3, [pc, #288]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	4a47      	ldr	r2, [pc, #284]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000ec4:	f043 0302 	orr.w	r3, r3, #2
 8000ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eca:	4b45      	ldr	r3, [pc, #276]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	61bb      	str	r3, [r7, #24]
 8000ed4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	617b      	str	r3, [r7, #20]
 8000eda:	4b41      	ldr	r3, [pc, #260]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	4a40      	ldr	r2, [pc, #256]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ee6:	4b3e      	ldr	r3, [pc, #248]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	617b      	str	r3, [r7, #20]
 8000ef0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	4b3a      	ldr	r3, [pc, #232]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	4a39      	ldr	r2, [pc, #228]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000efc:	f043 0308 	orr.w	r3, r3, #8
 8000f00:	6313      	str	r3, [r2, #48]	; 0x30
 8000f02:	4b37      	ldr	r3, [pc, #220]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	f003 0308 	and.w	r3, r3, #8
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	4b33      	ldr	r3, [pc, #204]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	4a32      	ldr	r2, [pc, #200]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f18:	f043 0304 	orr.w	r3, r3, #4
 8000f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1e:	4b30      	ldr	r3, [pc, #192]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f22:	f003 0304 	and.w	r3, r3, #4
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	4b2c      	ldr	r3, [pc, #176]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	4a2b      	ldr	r2, [pc, #172]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f38:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3a:	4b29      	ldr	r3, [pc, #164]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	607b      	str	r3, [r7, #4]
 8000f4a:	4b25      	ldr	r3, [pc, #148]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	4a24      	ldr	r2, [pc, #144]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f50:	f043 0310 	orr.w	r3, r3, #16
 8000f54:	6313      	str	r3, [r2, #48]	; 0x30
 8000f56:	4b22      	ldr	r3, [pc, #136]	; (8000fe0 <MX_GPIO_Init+0x13c>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	f003 0310 	and.w	r3, r3, #16
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8000f62:	2200      	movs	r2, #0
 8000f64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f68:	481e      	ldr	r0, [pc, #120]	; (8000fe4 <MX_GPIO_Init+0x140>)
 8000f6a:	f003 f945 	bl	80041f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Accel_GPIO_Port, CS1_Accel_Pin, GPIO_PIN_RESET);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2110      	movs	r1, #16
 8000f72:	481d      	ldr	r0, [pc, #116]	; (8000fe8 <MX_GPIO_Init+0x144>)
 8000f74:	f003 f940 	bl	80041f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_Gyro_GPIO_Port, CS1_Gyro_Pin, GPIO_PIN_RESET);
 8000f78:	2200      	movs	r2, #0
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	481b      	ldr	r0, [pc, #108]	; (8000fec <MX_GPIO_Init+0x148>)
 8000f7e:	f003 f93b 	bl	80041f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8000f82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8000f94:	f107 031c 	add.w	r3, r7, #28
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4812      	ldr	r0, [pc, #72]	; (8000fe4 <MX_GPIO_Init+0x140>)
 8000f9c:	f002 ff90 	bl	8003ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Accel_Pin;
 8000fa0:	2310      	movs	r3, #16
 8000fa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fac:	2303      	movs	r3, #3
 8000fae:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Accel_GPIO_Port, &GPIO_InitStruct);
 8000fb0:	f107 031c 	add.w	r3, r7, #28
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	480c      	ldr	r0, [pc, #48]	; (8000fe8 <MX_GPIO_Init+0x144>)
 8000fb8:	f002 ff82 	bl	8003ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_Gyro_Pin;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS1_Gyro_GPIO_Port, &GPIO_InitStruct);
 8000fcc:	f107 031c 	add.w	r3, r7, #28
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4806      	ldr	r0, [pc, #24]	; (8000fec <MX_GPIO_Init+0x148>)
 8000fd4:	f002 ff74 	bl	8003ec0 <HAL_GPIO_Init>

}
 8000fd8:	bf00      	nop
 8000fda:	3730      	adds	r7, #48	; 0x30
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	40021c00 	.word	0x40021c00
 8000fe8:	40020000 	.word	0x40020000
 8000fec:	40020400 	.word	0x40020400

08000ff0 <KalmanFilter_Init>:
#include "kalman.h"
void KalmanFilter_Init(Kalman_TypeDef *klm_typedef)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	klm_typedef->K = 0;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f04f 0200 	mov.w	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
	klm_typedef->Q = 0.01;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <KalmanFilter_Init+0x40>)
 8001004:	605a      	str	r2, [r3, #4]
	klm_typedef->R = 0.3;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <KalmanFilter_Init+0x44>)
 800100a:	601a      	str	r2, [r3, #0]
	klm_typedef->p_now = 0;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	60da      	str	r2, [r3, #12]
	klm_typedef->p_past = 0;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
	klm_typedef->output_Max = 40;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a06      	ldr	r2, [pc, #24]	; (8001038 <KalmanFilter_Init+0x48>)
 8001020:	619a      	str	r2, [r3, #24]
}
 8001022:	bf00      	nop
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	3c23d70a 	.word	0x3c23d70a
 8001034:	3e99999a 	.word	0x3e99999a
 8001038:	42200000 	.word	0x42200000

0800103c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001040:	f001 f9fa 	bl	8002438 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001044:	f000 f86c 	bl	8001120 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001048:	f7ff ff2c 	bl	8000ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 800104c:	f7ff fd1c 	bl	8000a88 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001050:	f001 f896 	bl	8002180 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8001054:	f7ff fb18 	bl	8000688 <MX_CAN1_Init>
  MX_TIM1_Init();
 8001058:	f000 feaa 	bl	8001db0 <MX_TIM1_Init>
  MX_TIM5_Init();
 800105c:	f000 ff54 	bl	8001f08 <MX_TIM5_Init>
  MX_SPI1_Init();
 8001060:	f000 fc90 	bl	8001984 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001064:	f001 f8b6 	bl	80021d4 <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001068:	f000 f8c4 	bl	80011f4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Can_MessageConfig();
 800106c:	f7ff fbaa 	bl	80007c4 <Can_MessageConfig>
  Can_Filter1Config();
 8001070:	f7ff fc4c 	bl	800090c <Can_Filter1Config>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001074:	2102      	movs	r1, #2
 8001076:	4820      	ldr	r0, [pc, #128]	; (80010f8 <main+0xbc>)
 8001078:	f001 fe51 	bl	8002d1e <HAL_CAN_ActivateNotification>
  HAL_CAN_Start(&hcan1);
 800107c:	481e      	ldr	r0, [pc, #120]	; (80010f8 <main+0xbc>)
 800107e:	f001 fc1d 	bl	80028bc <HAL_CAN_Start>
  PID_Clear(&PID_Motor_Speed[0]);
 8001082:	481e      	ldr	r0, [pc, #120]	; (80010fc <main+0xc0>)
 8001084:	f000 f9c2 	bl	800140c <PID_Clear>
  PID_Clear(&PID_Motor_Angle[0]);
 8001088:	481d      	ldr	r0, [pc, #116]	; (8001100 <main+0xc4>)
 800108a:	f000 f9bf 	bl	800140c <PID_Clear>
  PID_Init();
 800108e:	f000 f8d5 	bl	800123c <PID_Init>
  KalmanFilter_Init(&Klm_Motor[0]);
 8001092:	481c      	ldr	r0, [pc, #112]	; (8001104 <main+0xc8>)
 8001094:	f7ff ffac 	bl	8000ff0 <KalmanFilter_Init>
//  PWM_Init();
  BMI088_init();
 8001098:	f7ff faca 	bl	8000630 <BMI088_init>
  Motor[Motor_Yaw_ID].target_angle = 60;
 800109c:	4b1a      	ldr	r3, [pc, #104]	; (8001108 <main+0xcc>)
 800109e:	4a1b      	ldr	r2, [pc, #108]	; (800110c <main+0xd0>)
 80010a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  Motor[Motor_Pitch_ID].target_angle = 100;
 80010a4:	4b18      	ldr	r3, [pc, #96]	; (8001108 <main+0xcc>)
 80010a6:	4a1a      	ldr	r2, [pc, #104]	; (8001110 <main+0xd4>)
 80010a8:	675a      	str	r2, [r3, #116]	; 0x74
  Motor[Motor_Yaw_ID].target_speed = 0;
 80010aa:	4b17      	ldr	r3, [pc, #92]	; (8001108 <main+0xcc>)
 80010ac:	f04f 0200 	mov.w	r2, #0
 80010b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//ÂàùÂßãÂåñDMA
 80010b4:	2212      	movs	r2, #18
 80010b6:	4917      	ldr	r1, [pc, #92]	; (8001114 <main+0xd8>)
 80010b8:	4817      	ldr	r0, [pc, #92]	; (8001118 <main+0xdc>)
 80010ba:	f005 fc1c 	bl	80068f6 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE ‰∏≠Êñ≠‰ΩøËÉΩ
 80010be:	4b16      	ldr	r3, [pc, #88]	; (8001118 <main+0xdc>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	68da      	ldr	r2, [r3, #12]
 80010c4:	4b14      	ldr	r3, [pc, #80]	; (8001118 <main+0xdc>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f042 0210 	orr.w	r2, r2, #16
 80010cc:	60da      	str	r2, [r3, #12]
  HAL_Delay(1000);
 80010ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010d2:	f001 f9f3 	bl	80024bc <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80010d6:	f006 fd07 	bl	8007ae8 <osKernelInitialize>
  MX_FREERTOS_Init();
 80010da:	f7ff fcf5 	bl	8000ac8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80010de:	f006 fd27 	bl	8007b30 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 80010e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e6:	480d      	ldr	r0, [pc, #52]	; (800111c <main+0xe0>)
 80010e8:	f003 f89f 	bl	800422a <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80010ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010f0:	f001 f9e4 	bl	80024bc <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 80010f4:	e7f5      	b.n	80010e2 <main+0xa6>
 80010f6:	bf00      	nop
 80010f8:	200003b8 	.word	0x200003b8
 80010fc:	200004ac 	.word	0x200004ac
 8001100:	2000062c 	.word	0x2000062c
 8001104:	20000404 	.word	0x20000404
 8001108:	200007ac 	.word	0x200007ac
 800110c:	42700000 	.word	0x42700000
 8001110:	42c80000 	.word	0x42c80000
 8001114:	20000864 	.word	0x20000864
 8001118:	200009ec 	.word	0x200009ec
 800111c:	40021c00 	.word	0x40021c00

08001120 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b094      	sub	sp, #80	; 0x50
 8001124:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001126:	f107 0320 	add.w	r3, r7, #32
 800112a:	2230      	movs	r2, #48	; 0x30
 800112c:	2100      	movs	r1, #0
 800112e:	4618      	mov	r0, r3
 8001130:	f009 fa88 	bl	800a644 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001134:	f107 030c 	add.w	r3, r7, #12
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001144:	2300      	movs	r3, #0
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	4b28      	ldr	r3, [pc, #160]	; (80011ec <SystemClock_Config+0xcc>)
 800114a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114c:	4a27      	ldr	r2, [pc, #156]	; (80011ec <SystemClock_Config+0xcc>)
 800114e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001152:	6413      	str	r3, [r2, #64]	; 0x40
 8001154:	4b25      	ldr	r3, [pc, #148]	; (80011ec <SystemClock_Config+0xcc>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001160:	2300      	movs	r3, #0
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	4b22      	ldr	r3, [pc, #136]	; (80011f0 <SystemClock_Config+0xd0>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a21      	ldr	r2, [pc, #132]	; (80011f0 <SystemClock_Config+0xd0>)
 800116a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800116e:	6013      	str	r3, [r2, #0]
 8001170:	4b1f      	ldr	r3, [pc, #124]	; (80011f0 <SystemClock_Config+0xd0>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800117c:	2301      	movs	r3, #1
 800117e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001180:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001184:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001186:	2302      	movs	r3, #2
 8001188:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800118a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800118e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001190:	2306      	movs	r3, #6
 8001192:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001194:	23a0      	movs	r3, #160	; 0xa0
 8001196:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001198:	2302      	movs	r3, #2
 800119a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800119c:	2304      	movs	r3, #4
 800119e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a0:	f107 0320 	add.w	r3, r7, #32
 80011a4:	4618      	mov	r0, r3
 80011a6:	f003 f85b 	bl	8004260 <HAL_RCC_OscConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011b0:	f000 f83e 	bl	8001230 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b4:	230f      	movs	r3, #15
 80011b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b8:	2302      	movs	r3, #2
 80011ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011c0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2105      	movs	r1, #5
 80011d2:	4618      	mov	r0, r3
 80011d4:	f003 fabc 	bl	8004750 <HAL_RCC_ClockConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011de:	f000 f827 	bl	8001230 <Error_Handler>
  }
}
 80011e2:	bf00      	nop
 80011e4:	3750      	adds	r7, #80	; 0x50
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40023800 	.word	0x40023800
 80011f0:	40007000 	.word	0x40007000

080011f4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2106      	movs	r1, #6
 80011fc:	2027      	movs	r0, #39	; 0x27
 80011fe:	f002 f89b 	bl	8003338 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001202:	2027      	movs	r0, #39	; 0x27
 8001204:	f002 f8b4 	bl	8003370 <HAL_NVIC_EnableIRQ>
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}

0800120c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a04      	ldr	r2, [pc, #16]	; (800122c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d101      	bne.n	8001222 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800121e:	f001 f92d 	bl	800247c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40001000 	.word	0x40001000

08001230 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001234:	b672      	cpsid	i
}
 8001236:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001238:	e7fe      	b.n	8001238 <Error_Handler+0x8>
	...

0800123c <PID_Init>:
									{ 1 , 1 , 1 , 300, 500},
									{ 0.75 , 0 , 0 , 150, 10000},
									{ 0.5 , 0 , 0.001 , 150, 10000},
									{ 1 , 1 , 1 , 300, 500}};// PIDËßíÂ∫¶ÁéØÂèÇÊï∞
void PID_Init()
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
	for(int i=0;i<8;i++)
 8001242:	2300      	movs	r3, #0
 8001244:	607b      	str	r3, [r7, #4]
 8001246:	e064      	b.n	8001312 <PID_Init+0xd6>
	{
		PID_Motor_Speed[i].Kp = PID_SpeedCtrl_Config[i][0];
 8001248:	496c      	ldr	r1, [pc, #432]	; (80013fc <PID_Init+0x1c0>)
 800124a:	687a      	ldr	r2, [r7, #4]
 800124c:	4613      	mov	r3, r2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	4413      	add	r3, r2
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	440b      	add	r3, r1
 8001256:	6819      	ldr	r1, [r3, #0]
 8001258:	4869      	ldr	r0, [pc, #420]	; (8001400 <PID_Init+0x1c4>)
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	4613      	mov	r3, r2
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	4413      	add	r3, r2
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	4403      	add	r3, r0
 8001266:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Ki = PID_SpeedCtrl_Config[i][1];
 8001268:	4964      	ldr	r1, [pc, #400]	; (80013fc <PID_Init+0x1c0>)
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	440b      	add	r3, r1
 8001276:	3304      	adds	r3, #4
 8001278:	6819      	ldr	r1, [r3, #0]
 800127a:	4861      	ldr	r0, [pc, #388]	; (8001400 <PID_Init+0x1c4>)
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	4613      	mov	r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4413      	add	r3, r2
 8001284:	011b      	lsls	r3, r3, #4
 8001286:	4403      	add	r3, r0
 8001288:	3304      	adds	r3, #4
 800128a:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Kd = PID_SpeedCtrl_Config[i][2];
 800128c:	495b      	ldr	r1, [pc, #364]	; (80013fc <PID_Init+0x1c0>)
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	4613      	mov	r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	440b      	add	r3, r1
 800129a:	3308      	adds	r3, #8
 800129c:	6819      	ldr	r1, [r3, #0]
 800129e:	4858      	ldr	r0, [pc, #352]	; (8001400 <PID_Init+0x1c4>)
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	4613      	mov	r3, r2
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	4413      	add	r3, r2
 80012a8:	011b      	lsls	r3, r3, #4
 80012aa:	4403      	add	r3, r0
 80012ac:	3308      	adds	r3, #8
 80012ae:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Output_Max = PID_SpeedCtrl_Config[i][3];
 80012b0:	4952      	ldr	r1, [pc, #328]	; (80013fc <PID_Init+0x1c0>)
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	4613      	mov	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	4413      	add	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	440b      	add	r3, r1
 80012be:	330c      	adds	r3, #12
 80012c0:	6819      	ldr	r1, [r3, #0]
 80012c2:	484f      	ldr	r0, [pc, #316]	; (8001400 <PID_Init+0x1c4>)
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	4613      	mov	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	4413      	add	r3, r2
 80012cc:	011b      	lsls	r3, r3, #4
 80012ce:	4403      	add	r3, r0
 80012d0:	3324      	adds	r3, #36	; 0x24
 80012d2:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].Err_sum_Max = PID_SpeedCtrl_Config[i][4];
 80012d4:	4949      	ldr	r1, [pc, #292]	; (80013fc <PID_Init+0x1c0>)
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	4613      	mov	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4413      	add	r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	440b      	add	r3, r1
 80012e2:	3310      	adds	r3, #16
 80012e4:	6819      	ldr	r1, [r3, #0]
 80012e6:	4846      	ldr	r0, [pc, #280]	; (8001400 <PID_Init+0x1c4>)
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	4613      	mov	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	011b      	lsls	r3, r3, #4
 80012f2:	4403      	add	r3, r0
 80012f4:	3328      	adds	r3, #40	; 0x28
 80012f6:	6019      	str	r1, [r3, #0]
		PID_Motor_Speed[i].PID_Type = Speed;
 80012f8:	4941      	ldr	r1, [pc, #260]	; (8001400 <PID_Init+0x1c4>)
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	4613      	mov	r3, r2
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	4413      	add	r3, r2
 8001302:	011b      	lsls	r3, r3, #4
 8001304:	440b      	add	r3, r1
 8001306:	332c      	adds	r3, #44	; 0x2c
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
	for(int i=0;i<8;i++)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3301      	adds	r3, #1
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b07      	cmp	r3, #7
 8001316:	dd97      	ble.n	8001248 <PID_Init+0xc>
	}
	for(int i=0;i<8;i++)
 8001318:	2300      	movs	r3, #0
 800131a:	603b      	str	r3, [r7, #0]
 800131c:	e064      	b.n	80013e8 <PID_Init+0x1ac>
	{
		PID_Motor_Angle[i].Kp = PID_AngleCtrl_Config[i][0];
 800131e:	4939      	ldr	r1, [pc, #228]	; (8001404 <PID_Init+0x1c8>)
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	4613      	mov	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	4413      	add	r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	440b      	add	r3, r1
 800132c:	6819      	ldr	r1, [r3, #0]
 800132e:	4836      	ldr	r0, [pc, #216]	; (8001408 <PID_Init+0x1cc>)
 8001330:	683a      	ldr	r2, [r7, #0]
 8001332:	4613      	mov	r3, r2
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	4413      	add	r3, r2
 8001338:	011b      	lsls	r3, r3, #4
 800133a:	4403      	add	r3, r0
 800133c:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Ki = PID_AngleCtrl_Config[i][1];
 800133e:	4931      	ldr	r1, [pc, #196]	; (8001404 <PID_Init+0x1c8>)
 8001340:	683a      	ldr	r2, [r7, #0]
 8001342:	4613      	mov	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	4413      	add	r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	440b      	add	r3, r1
 800134c:	3304      	adds	r3, #4
 800134e:	6819      	ldr	r1, [r3, #0]
 8001350:	482d      	ldr	r0, [pc, #180]	; (8001408 <PID_Init+0x1cc>)
 8001352:	683a      	ldr	r2, [r7, #0]
 8001354:	4613      	mov	r3, r2
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	4413      	add	r3, r2
 800135a:	011b      	lsls	r3, r3, #4
 800135c:	4403      	add	r3, r0
 800135e:	3304      	adds	r3, #4
 8001360:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Kd = PID_AngleCtrl_Config[i][2];
 8001362:	4928      	ldr	r1, [pc, #160]	; (8001404 <PID_Init+0x1c8>)
 8001364:	683a      	ldr	r2, [r7, #0]
 8001366:	4613      	mov	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	4413      	add	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	440b      	add	r3, r1
 8001370:	3308      	adds	r3, #8
 8001372:	6819      	ldr	r1, [r3, #0]
 8001374:	4824      	ldr	r0, [pc, #144]	; (8001408 <PID_Init+0x1cc>)
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	4613      	mov	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	4413      	add	r3, r2
 800137e:	011b      	lsls	r3, r3, #4
 8001380:	4403      	add	r3, r0
 8001382:	3308      	adds	r3, #8
 8001384:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Output_Max = PID_AngleCtrl_Config[i][3];
 8001386:	491f      	ldr	r1, [pc, #124]	; (8001404 <PID_Init+0x1c8>)
 8001388:	683a      	ldr	r2, [r7, #0]
 800138a:	4613      	mov	r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	4413      	add	r3, r2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	440b      	add	r3, r1
 8001394:	330c      	adds	r3, #12
 8001396:	6819      	ldr	r1, [r3, #0]
 8001398:	481b      	ldr	r0, [pc, #108]	; (8001408 <PID_Init+0x1cc>)
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	4613      	mov	r3, r2
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	4413      	add	r3, r2
 80013a2:	011b      	lsls	r3, r3, #4
 80013a4:	4403      	add	r3, r0
 80013a6:	3324      	adds	r3, #36	; 0x24
 80013a8:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].Err_sum_Max = PID_AngleCtrl_Config[i][4];
 80013aa:	4916      	ldr	r1, [pc, #88]	; (8001404 <PID_Init+0x1c8>)
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	4613      	mov	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	3310      	adds	r3, #16
 80013ba:	6819      	ldr	r1, [r3, #0]
 80013bc:	4812      	ldr	r0, [pc, #72]	; (8001408 <PID_Init+0x1cc>)
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	4613      	mov	r3, r2
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	4413      	add	r3, r2
 80013c6:	011b      	lsls	r3, r3, #4
 80013c8:	4403      	add	r3, r0
 80013ca:	3328      	adds	r3, #40	; 0x28
 80013cc:	6019      	str	r1, [r3, #0]
		PID_Motor_Angle[i].PID_Type = Angle;
 80013ce:	490e      	ldr	r1, [pc, #56]	; (8001408 <PID_Init+0x1cc>)
 80013d0:	683a      	ldr	r2, [r7, #0]
 80013d2:	4613      	mov	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	011b      	lsls	r3, r3, #4
 80013da:	440b      	add	r3, r1
 80013dc:	332c      	adds	r3, #44	; 0x2c
 80013de:	2201      	movs	r2, #1
 80013e0:	601a      	str	r2, [r3, #0]
	for(int i=0;i<8;i++)
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	3301      	adds	r3, #1
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	2b07      	cmp	r3, #7
 80013ec:	dd97      	ble.n	800131e <PID_Init+0xe2>
	}
}
 80013ee:	bf00      	nop
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	20000000 	.word	0x20000000
 8001400:	200004ac 	.word	0x200004ac
 8001404:	200000a0 	.word	0x200000a0
 8001408:	2000062c 	.word	0x2000062c

0800140c <PID_Clear>:
void PID_Clear(PID_TypeDef *hpid)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	hpid->Err_former = 0;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	60da      	str	r2, [r3, #12]
	hpid->Err_last = 0;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f04f 0200 	mov.w	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
	hpid->Err_now = 0;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f04f 0200 	mov.w	r2, #0
 800142a:	615a      	str	r2, [r3, #20]
	hpid->Output = 0;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	621a      	str	r2, [r3, #32]
}
 8001434:	bf00      	nop
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <PID_Origin>:
void PID_Origin(PID_TypeDef *hpid, float val_now, float target_now)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	ed87 0a02 	vstr	s0, [r7, #8]
 800144c:	edc7 0a01 	vstr	s1, [r7, #4]
	if(target_now - val_now > 4096) val_now += 8192;
 8001450:	ed97 7a01 	vldr	s14, [r7, #4]
 8001454:	edd7 7a02 	vldr	s15, [r7, #8]
 8001458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145c:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80015e8 <PID_Origin+0x1a8>
 8001460:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001468:	dd07      	ble.n	800147a <PID_Origin+0x3a>
 800146a:	edd7 7a02 	vldr	s15, [r7, #8]
 800146e:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80015ec <PID_Origin+0x1ac>
 8001472:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001476:	edc7 7a02 	vstr	s15, [r7, #8]
	if(val_now - target_now > 4096) val_now -= 8192;
 800147a:	ed97 7a02 	vldr	s14, [r7, #8]
 800147e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001482:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001486:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80015e8 <PID_Origin+0x1a8>
 800148a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800148e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001492:	dd07      	ble.n	80014a4 <PID_Origin+0x64>
 8001494:	edd7 7a02 	vldr	s15, [r7, #8]
 8001498:	ed9f 7a54 	vldr	s14, [pc, #336]	; 80015ec <PID_Origin+0x1ac>
 800149c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014a0:	edc7 7a02 	vstr	s15, [r7, #8]
	switch(hpid->PID_Type)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d002      	beq.n	80014b2 <PID_Origin+0x72>
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d00c      	beq.n	80014ca <PID_Origin+0x8a>
 80014b0:	e014      	b.n	80014dc <PID_Origin+0x9c>
	{
	case Speed:
		hpid->Err_now = 2*target_now - val_now;
 80014b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014b6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80014ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80014be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	edc3 7a05 	vstr	s15, [r3, #20]
		break;
 80014c8:	e008      	b.n	80014dc <PID_Origin+0x9c>
	case Angle:
		hpid->Err_now = target_now - val_now;
 80014ca:	ed97 7a01 	vldr	s14, [r7, #4]
 80014ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80014d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	hpid->Err_sum += hpid->Err_now;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	ed93 7a06 	vldr	s14, [r3, #24]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	edd3 7a05 	vldr	s15, [r3, #20]
 80014e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	edc3 7a06 	vstr	s15, [r3, #24]
    if(hpid->Err_sum < -hpid->Err_sum_Max) hpid->Err_sum = -hpid->Err_sum_Max;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	ed93 7a06 	vldr	s14, [r3, #24]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80014fe:	eef1 7a67 	vneg.f32	s15, s15
 8001502:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150a:	d507      	bpl.n	800151c <PID_Origin+0xdc>
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001512:	eef1 7a67 	vneg.f32	s15, s15
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	edc3 7a06 	vstr	s15, [r3, #24]
	if(hpid->Err_sum > hpid->Err_sum_Max) hpid->Err_sum = hpid->Err_sum_Max;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001528:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800152c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001530:	dd03      	ble.n	800153a <PID_Origin+0xfa>
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	619a      	str	r2, [r3, #24]

	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	ed93 7a00 	vldr	s14, [r3]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	edd3 7a05 	vldr	s15, [r3, #20]
 8001546:	ee27 7a27 	vmul.f32	s14, s14, s15
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	edd3 7a06 	vldr	s15, [r3, #24]
 8001556:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800155a:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ (hpid->Kd)*(hpid->Err_now - hpid->Err_last);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	edd3 6a02 	vldr	s13, [r3, #8]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	ed93 6a05 	vldr	s12, [r3, #20]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001570:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001578:	ee77 7a27 	vadd.f32	s15, s14, s15
	hpid->Output = hpid->Kp*hpid->Err_now + hpid->Ki*hpid->Err_sum
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	edc3 7a08 	vstr	s15, [r3, #32]
    if(hpid->Output > hpid->Output_Max)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	ed93 7a08 	vldr	s14, [r3, #32]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800158e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001596:	dd03      	ble.n	80015a0 <PID_Origin+0x160>
		hpid->Output = hpid->Output_Max;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	621a      	str	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max )
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	ed93 7a08 	vldr	s14, [r3, #32]
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80015ac:	eef1 7a67 	vneg.f32	s15, s15
 80015b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	d507      	bpl.n	80015ca <PID_Origin+0x18a>
		hpid->Output = -hpid->Output_Max;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80015c0:	eef1 7a67 	vneg.f32	s15, s15
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	edc3 7a08 	vstr	s15, [r3, #32]

	hpid->Err_former = hpid->Err_last;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	691a      	ldr	r2, [r3, #16]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	60da      	str	r2, [r3, #12]
	hpid->Err_last = hpid->Err_now;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	695a      	ldr	r2, [r3, #20]
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	611a      	str	r2, [r3, #16]
}
 80015da:	bf00      	nop
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	45800000 	.word	0x45800000
 80015ec:	46000000 	.word	0x46000000

080015f0 <PID_Incr>:

void PID_Incr(PID_TypeDef *hpid, float val_now, float target_now)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	ed87 0a02 	vstr	s0, [r7, #8]
 80015fc:	edc7 0a01 	vstr	s1, [r7, #4]
	hpid->Err_now = target_now - val_now;
 8001600:	ed97 7a01 	vldr	s14, [r7, #4]
 8001604:	edd7 7a02 	vldr	s15, [r7, #8]
 8001608:	ee77 7a67 	vsub.f32	s15, s14, s15
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	edc3 7a05 	vstr	s15, [r3, #20]
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	ed93 7a00 	vldr	s14, [r3]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	edd3 6a05 	vldr	s13, [r3, #20]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	edd3 7a04 	vldr	s15, [r3, #16]
 8001624:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001628:	ee27 7a27 	vmul.f32	s14, s14, s15
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	edd3 7a05 	vldr	s15, [r3, #20]
 8001638:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800163c:	ee37 7a27 	vadd.f32	s14, s14, s15
    		+ hpid->Kd*(hpid->Err_now - hpid->Err_last - hpid->Err_diff);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	edd3 6a02 	vldr	s13, [r3, #8]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	ed93 6a05 	vldr	s12, [r3, #20]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001652:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	edd3 7a07 	vldr	s15, [r3, #28]
 800165c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001660:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001664:	ee77 7a27 	vadd.f32	s15, s14, s15
    hpid->Output = hpid->Kp*(hpid->Err_now - hpid->Err_last) + hpid->Ki*(hpid->Err_now)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	edc3 7a08 	vstr	s15, [r3, #32]
	if(hpid->Output > hpid->Output_Max) hpid->Output = hpid->Output_Max;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	ed93 7a08 	vldr	s14, [r3, #32]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800167a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800167e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001682:	dd03      	ble.n	800168c <PID_Incr+0x9c>
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	621a      	str	r2, [r3, #32]
	if(hpid->Output < -hpid->Output_Max) hpid->Output = -hpid->Output_Max;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001698:	eef1 7a67 	vneg.f32	s15, s15
 800169c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	d507      	bpl.n	80016b6 <PID_Incr+0xc6>
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80016ac:	eef1 7a67 	vneg.f32	s15, s15
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	edc3 7a08 	vstr	s15, [r3, #32]
	hpid->Err_diff = hpid->Err_now - hpid->Err_last;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	ed93 7a05 	vldr	s14, [r3, #20]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	edd3 7a04 	vldr	s15, [r3, #16]
 80016c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	edc3 7a07 	vstr	s15, [r3, #28]
	hpid->Err_last = hpid->Err_now;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	695a      	ldr	r2, [r3, #20]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	611a      	str	r2, [r3, #16]
}
 80016d4:	bf00      	nop
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <HAL_UART_RxCpltCallback>:
#include "main.h"
#include "string.h"
RC_Ctl_t RC_Ctl;
uint8_t RC_buff[18];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a74      	ldr	r2, [pc, #464]	; (80018c0 <HAL_UART_RxCpltCallback+0x1e0>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	f040 813e 	bne.w	8001970 <HAL_UART_RxCpltCallback+0x290>
	{
		RC_Ctl.rc.ch1 = (RC_buff[0] | RC_buff[1] << 8) & 0x07FF;
 80016f4:	4b73      	ldr	r3, [pc, #460]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b21a      	sxth	r2, r3
 80016fa:	4b72      	ldr	r3, [pc, #456]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 80016fc:	785b      	ldrb	r3, [r3, #1]
 80016fe:	021b      	lsls	r3, r3, #8
 8001700:	b21b      	sxth	r3, r3
 8001702:	4313      	orrs	r3, r2
 8001704:	b21b      	sxth	r3, r3
 8001706:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800170a:	b21a      	sxth	r2, r3
 800170c:	4b6e      	ldr	r3, [pc, #440]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 800170e:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch1 -= 1024;
 8001710:	4b6d      	ldr	r3, [pc, #436]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001712:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001716:	b29b      	uxth	r3, r3
 8001718:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800171c:	b29b      	uxth	r3, r3
 800171e:	b21a      	sxth	r2, r3
 8001720:	4b69      	ldr	r3, [pc, #420]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001722:	801a      	strh	r2, [r3, #0]
		RC_Ctl.rc.ch2 = (RC_buff[1] >> 3 | RC_buff[2] << 5) & 0x07FF;
 8001724:	4b67      	ldr	r3, [pc, #412]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 8001726:	785b      	ldrb	r3, [r3, #1]
 8001728:	08db      	lsrs	r3, r3, #3
 800172a:	b2db      	uxtb	r3, r3
 800172c:	b21a      	sxth	r2, r3
 800172e:	4b65      	ldr	r3, [pc, #404]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 8001730:	789b      	ldrb	r3, [r3, #2]
 8001732:	015b      	lsls	r3, r3, #5
 8001734:	b21b      	sxth	r3, r3
 8001736:	4313      	orrs	r3, r2
 8001738:	b21b      	sxth	r3, r3
 800173a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800173e:	b21a      	sxth	r2, r3
 8001740:	4b61      	ldr	r3, [pc, #388]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001742:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch2 -= 1024;
 8001744:	4b60      	ldr	r3, [pc, #384]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001746:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800174a:	b29b      	uxth	r3, r3
 800174c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001750:	b29b      	uxth	r3, r3
 8001752:	b21a      	sxth	r2, r3
 8001754:	4b5c      	ldr	r3, [pc, #368]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001756:	805a      	strh	r2, [r3, #2]
		RC_Ctl.rc.ch3 = (RC_buff[2] >> 6 | RC_buff[3] << 2 | RC_buff[4] << 10) & 0x07FF;
 8001758:	4b5a      	ldr	r3, [pc, #360]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 800175a:	789b      	ldrb	r3, [r3, #2]
 800175c:	099b      	lsrs	r3, r3, #6
 800175e:	b2db      	uxtb	r3, r3
 8001760:	b21a      	sxth	r2, r3
 8001762:	4b58      	ldr	r3, [pc, #352]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 8001764:	78db      	ldrb	r3, [r3, #3]
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	b21b      	sxth	r3, r3
 800176a:	4313      	orrs	r3, r2
 800176c:	b21a      	sxth	r2, r3
 800176e:	4b55      	ldr	r3, [pc, #340]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 8001770:	791b      	ldrb	r3, [r3, #4]
 8001772:	029b      	lsls	r3, r3, #10
 8001774:	b21b      	sxth	r3, r3
 8001776:	4313      	orrs	r3, r2
 8001778:	b21b      	sxth	r3, r3
 800177a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800177e:	b21a      	sxth	r2, r3
 8001780:	4b51      	ldr	r3, [pc, #324]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001782:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch3 -= 1024;
 8001784:	4b50      	ldr	r3, [pc, #320]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001786:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800178a:	b29b      	uxth	r3, r3
 800178c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001790:	b29b      	uxth	r3, r3
 8001792:	b21a      	sxth	r2, r3
 8001794:	4b4c      	ldr	r3, [pc, #304]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001796:	809a      	strh	r2, [r3, #4]
		RC_Ctl.rc.ch4 = (RC_buff[4] >> 1 | RC_buff[5] << 7) & 0x07FF;
 8001798:	4b4a      	ldr	r3, [pc, #296]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 800179a:	791b      	ldrb	r3, [r3, #4]
 800179c:	085b      	lsrs	r3, r3, #1
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	b21a      	sxth	r2, r3
 80017a2:	4b48      	ldr	r3, [pc, #288]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 80017a4:	795b      	ldrb	r3, [r3, #5]
 80017a6:	01db      	lsls	r3, r3, #7
 80017a8:	b21b      	sxth	r3, r3
 80017aa:	4313      	orrs	r3, r2
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017b2:	b21a      	sxth	r2, r3
 80017b4:	4b44      	ldr	r3, [pc, #272]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80017b6:	80da      	strh	r2, [r3, #6]
		RC_Ctl.rc.ch4 -= 1024;
 80017b8:	4b43      	ldr	r3, [pc, #268]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80017ba:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80017be:	b29b      	uxth	r3, r3
 80017c0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	b21a      	sxth	r2, r3
 80017c8:	4b3f      	ldr	r3, [pc, #252]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80017ca:	80da      	strh	r2, [r3, #6]
	    /* prevent remote control zero deviation */
	    if (RC_Ctl.rc.ch1 <= 5 && RC_Ctl.rc.ch1 >= -5)
 80017cc:	4b3e      	ldr	r3, [pc, #248]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80017ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017d2:	2b05      	cmp	r3, #5
 80017d4:	dc08      	bgt.n	80017e8 <HAL_UART_RxCpltCallback+0x108>
 80017d6:	4b3c      	ldr	r3, [pc, #240]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80017d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017dc:	f113 0f05 	cmn.w	r3, #5
 80017e0:	db02      	blt.n	80017e8 <HAL_UART_RxCpltCallback+0x108>
	    {
	    	RC_Ctl.rc.ch1 = 0;
 80017e2:	4b39      	ldr	r3, [pc, #228]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	801a      	strh	r2, [r3, #0]
	    }
	    if (RC_Ctl.rc.ch2 <= 5 && RC_Ctl.rc.ch2 >= -5)
 80017e8:	4b37      	ldr	r3, [pc, #220]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80017ea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017ee:	2b05      	cmp	r3, #5
 80017f0:	dc08      	bgt.n	8001804 <HAL_UART_RxCpltCallback+0x124>
 80017f2:	4b35      	ldr	r3, [pc, #212]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80017f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017f8:	f113 0f05 	cmn.w	r3, #5
 80017fc:	db02      	blt.n	8001804 <HAL_UART_RxCpltCallback+0x124>
	    {
	    	RC_Ctl.rc.ch2 = 0;
 80017fe:	4b32      	ldr	r3, [pc, #200]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001800:	2200      	movs	r2, #0
 8001802:	805a      	strh	r2, [r3, #2]
	    }
	    if (RC_Ctl.rc.ch3 <= 5 && RC_Ctl.rc.ch3 >= -5)
 8001804:	4b30      	ldr	r3, [pc, #192]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001806:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800180a:	2b05      	cmp	r3, #5
 800180c:	dc08      	bgt.n	8001820 <HAL_UART_RxCpltCallback+0x140>
 800180e:	4b2e      	ldr	r3, [pc, #184]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001810:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001814:	f113 0f05 	cmn.w	r3, #5
 8001818:	db02      	blt.n	8001820 <HAL_UART_RxCpltCallback+0x140>
	    {
	    	RC_Ctl.rc.ch3 = 0;
 800181a:	4b2b      	ldr	r3, [pc, #172]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 800181c:	2200      	movs	r2, #0
 800181e:	809a      	strh	r2, [r3, #4]
	    }
	    if (RC_Ctl.rc.ch4 <= 5 && RC_Ctl.rc.ch4 >= -5)
 8001820:	4b29      	ldr	r3, [pc, #164]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001822:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001826:	2b05      	cmp	r3, #5
 8001828:	dc08      	bgt.n	800183c <HAL_UART_RxCpltCallback+0x15c>
 800182a:	4b27      	ldr	r3, [pc, #156]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 800182c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001830:	f113 0f05 	cmn.w	r3, #5
 8001834:	db02      	blt.n	800183c <HAL_UART_RxCpltCallback+0x15c>
	    {
	    	RC_Ctl.rc.ch4 = 0;
 8001836:	4b24      	ldr	r3, [pc, #144]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001838:	2200      	movs	r2, #0
 800183a:	80da      	strh	r2, [r3, #6]
	    }

	    RC_Ctl.rc.sw1 = ((RC_buff[5] >> 4) & 0x000C) >> 2;
 800183c:	4b21      	ldr	r3, [pc, #132]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 800183e:	795b      	ldrb	r3, [r3, #5]
 8001840:	091b      	lsrs	r3, r3, #4
 8001842:	b2db      	uxtb	r3, r3
 8001844:	109b      	asrs	r3, r3, #2
 8001846:	b2db      	uxtb	r3, r3
 8001848:	f003 0303 	and.w	r3, r3, #3
 800184c:	b2da      	uxtb	r2, r3
 800184e:	4b1e      	ldr	r3, [pc, #120]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001850:	721a      	strb	r2, [r3, #8]
	    RC_Ctl.rc.sw2 = (RC_buff[5] >> 4) & 0x0003;
 8001852:	4b1c      	ldr	r3, [pc, #112]	; (80018c4 <HAL_UART_RxCpltCallback+0x1e4>)
 8001854:	795b      	ldrb	r3, [r3, #5]
 8001856:	091b      	lsrs	r3, r3, #4
 8001858:	b2db      	uxtb	r3, r3
 800185a:	f003 0303 	and.w	r3, r3, #3
 800185e:	b2da      	uxtb	r2, r3
 8001860:	4b19      	ldr	r3, [pc, #100]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001862:	725a      	strb	r2, [r3, #9]
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 8001864:	4b18      	ldr	r3, [pc, #96]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 8001866:	f9b3 3000 	ldrsh.w	r3, [r3]
 800186a:	2b00      	cmp	r3, #0
 800186c:	bfb8      	it	lt
 800186e:	425b      	neglt	r3, r3
 8001870:	b29b      	uxth	r3, r3
 8001872:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8001876:	d81d      	bhi.n	80018b4 <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 8001878:	4b13      	ldr	r3, [pc, #76]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 800187a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800187e:	2b00      	cmp	r3, #0
 8001880:	bfb8      	it	lt
 8001882:	425b      	neglt	r3, r3
 8001884:	b29b      	uxth	r3, r3
	    if ((abs(RC_Ctl.rc.ch1) > 660) || \
 8001886:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 800188a:	d813      	bhi.n	80018b4 <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 800188c:	4b0e      	ldr	r3, [pc, #56]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 800188e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	bfb8      	it	lt
 8001896:	425b      	neglt	r3, r3
 8001898:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch2) > 660) || \
 800189a:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 800189e:	d809      	bhi.n	80018b4 <HAL_UART_RxCpltCallback+0x1d4>
	            (abs(RC_Ctl.rc.ch4) > 660))
 80018a0:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80018a2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	bfb8      	it	lt
 80018aa:	425b      	neglt	r3, r3
 80018ac:	b29b      	uxth	r3, r3
	            (abs(RC_Ctl.rc.ch3) > 660) || \
 80018ae:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 80018b2:	d90b      	bls.n	80018cc <HAL_UART_RxCpltCallback+0x1ec>
	    {
	        memset(&RC_Ctl, 0, sizeof(RC_Ctl));
 80018b4:	2216      	movs	r2, #22
 80018b6:	2100      	movs	r1, #0
 80018b8:	4803      	ldr	r0, [pc, #12]	; (80018c8 <HAL_UART_RxCpltCallback+0x1e8>)
 80018ba:	f008 fec3 	bl	800a644 <memset>
	        return ;
 80018be:	e057      	b.n	8001970 <HAL_UART_RxCpltCallback+0x290>
 80018c0:	40004800 	.word	0x40004800
 80018c4:	20000864 	.word	0x20000864
 80018c8:	2000084c 	.word	0x2000084c
	    }

	    RC_Ctl.rc.mouse.x = RC_buff[6] | (RC_buff[7] << 8); // x axis
 80018cc:	4b2a      	ldr	r3, [pc, #168]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 80018ce:	799b      	ldrb	r3, [r3, #6]
 80018d0:	b21a      	sxth	r2, r3
 80018d2:	4b29      	ldr	r3, [pc, #164]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 80018d4:	79db      	ldrb	r3, [r3, #7]
 80018d6:	021b      	lsls	r3, r3, #8
 80018d8:	b21b      	sxth	r3, r3
 80018da:	4313      	orrs	r3, r2
 80018dc:	b21a      	sxth	r2, r3
 80018de:	4b27      	ldr	r3, [pc, #156]	; (800197c <HAL_UART_RxCpltCallback+0x29c>)
 80018e0:	815a      	strh	r2, [r3, #10]
	    RC_Ctl.rc.mouse.y = RC_buff[8] | (RC_buff[9] << 8);
 80018e2:	4b25      	ldr	r3, [pc, #148]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 80018e4:	7a1b      	ldrb	r3, [r3, #8]
 80018e6:	b21a      	sxth	r2, r3
 80018e8:	4b23      	ldr	r3, [pc, #140]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 80018ea:	7a5b      	ldrb	r3, [r3, #9]
 80018ec:	021b      	lsls	r3, r3, #8
 80018ee:	b21b      	sxth	r3, r3
 80018f0:	4313      	orrs	r3, r2
 80018f2:	b21a      	sxth	r2, r3
 80018f4:	4b21      	ldr	r3, [pc, #132]	; (800197c <HAL_UART_RxCpltCallback+0x29c>)
 80018f6:	819a      	strh	r2, [r3, #12]
	    RC_Ctl.rc.mouse.z = RC_buff[10] | (RC_buff[11] << 8);
 80018f8:	4b1f      	ldr	r3, [pc, #124]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 80018fa:	7a9b      	ldrb	r3, [r3, #10]
 80018fc:	b21a      	sxth	r2, r3
 80018fe:	4b1e      	ldr	r3, [pc, #120]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 8001900:	7adb      	ldrb	r3, [r3, #11]
 8001902:	021b      	lsls	r3, r3, #8
 8001904:	b21b      	sxth	r3, r3
 8001906:	4313      	orrs	r3, r2
 8001908:	b21a      	sxth	r2, r3
 800190a:	4b1c      	ldr	r3, [pc, #112]	; (800197c <HAL_UART_RxCpltCallback+0x29c>)
 800190c:	81da      	strh	r2, [r3, #14]

	    RC_Ctl.rc.mouse.l = RC_buff[12];
 800190e:	4b1a      	ldr	r3, [pc, #104]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 8001910:	7b1a      	ldrb	r2, [r3, #12]
 8001912:	4b1a      	ldr	r3, [pc, #104]	; (800197c <HAL_UART_RxCpltCallback+0x29c>)
 8001914:	741a      	strb	r2, [r3, #16]
	    RC_Ctl.rc.mouse.r = RC_buff[13];
 8001916:	4b18      	ldr	r3, [pc, #96]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 8001918:	7b5a      	ldrb	r2, [r3, #13]
 800191a:	4b18      	ldr	r3, [pc, #96]	; (800197c <HAL_UART_RxCpltCallback+0x29c>)
 800191c:	745a      	strb	r2, [r3, #17]

	    RC_Ctl.rc.kb.key_code = RC_buff[14] | RC_buff[15] << 8; // key borad code
 800191e:	4b16      	ldr	r3, [pc, #88]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 8001920:	7b9b      	ldrb	r3, [r3, #14]
 8001922:	b21a      	sxth	r2, r3
 8001924:	4b14      	ldr	r3, [pc, #80]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 8001926:	7bdb      	ldrb	r3, [r3, #15]
 8001928:	021b      	lsls	r3, r3, #8
 800192a:	b21b      	sxth	r3, r3
 800192c:	4313      	orrs	r3, r2
 800192e:	b21b      	sxth	r3, r3
 8001930:	b29a      	uxth	r2, r3
 8001932:	4b12      	ldr	r3, [pc, #72]	; (800197c <HAL_UART_RxCpltCallback+0x29c>)
 8001934:	825a      	strh	r2, [r3, #18]
	    RC_Ctl.rc.wheel = (RC_buff[16] | RC_buff[17] << 8) - 1024;
 8001936:	4b10      	ldr	r3, [pc, #64]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 8001938:	7c1b      	ldrb	r3, [r3, #16]
 800193a:	b21a      	sxth	r2, r3
 800193c:	4b0e      	ldr	r3, [pc, #56]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 800193e:	7c5b      	ldrb	r3, [r3, #17]
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	b21b      	sxth	r3, r3
 8001944:	4313      	orrs	r3, r2
 8001946:	b21b      	sxth	r3, r3
 8001948:	b29b      	uxth	r3, r3
 800194a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800194e:	b29b      	uxth	r3, r3
 8001950:	b21a      	sxth	r2, r3
 8001952:	4b0a      	ldr	r3, [pc, #40]	; (800197c <HAL_UART_RxCpltCallback+0x29c>)
 8001954:	829a      	strh	r2, [r3, #20]
	    HAL_UART_Receive_DMA(&huart3, RC_buff, RC_FRAME_LENGTH);//ÂàùÂßãÂåñDMA
 8001956:	2212      	movs	r2, #18
 8001958:	4907      	ldr	r1, [pc, #28]	; (8001978 <HAL_UART_RxCpltCallback+0x298>)
 800195a:	4809      	ldr	r0, [pc, #36]	; (8001980 <HAL_UART_RxCpltCallback+0x2a0>)
 800195c:	f004 ffcb 	bl	80068f6 <HAL_UART_Receive_DMA>
	    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);//IDLE ‰∏≠Êñ≠‰ΩøËÉΩ
 8001960:	4b07      	ldr	r3, [pc, #28]	; (8001980 <HAL_UART_RxCpltCallback+0x2a0>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	68da      	ldr	r2, [r3, #12]
 8001966:	4b06      	ldr	r3, [pc, #24]	; (8001980 <HAL_UART_RxCpltCallback+0x2a0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f042 0210 	orr.w	r2, r2, #16
 800196e:	60da      	str	r2, [r3, #12]
	}
}
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000864 	.word	0x20000864
 800197c:	2000084c 	.word	0x2000084c
 8001980:	200009ec 	.word	0x200009ec

08001984 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001988:	4b17      	ldr	r3, [pc, #92]	; (80019e8 <MX_SPI1_Init+0x64>)
 800198a:	4a18      	ldr	r2, [pc, #96]	; (80019ec <MX_SPI1_Init+0x68>)
 800198c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800198e:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <MX_SPI1_Init+0x64>)
 8001990:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001994:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001996:	4b14      	ldr	r3, [pc, #80]	; (80019e8 <MX_SPI1_Init+0x64>)
 8001998:	2200      	movs	r2, #0
 800199a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800199c:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <MX_SPI1_Init+0x64>)
 800199e:	2200      	movs	r2, #0
 80019a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80019a2:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <MX_SPI1_Init+0x64>)
 80019a4:	2202      	movs	r2, #2
 80019a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019a8:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <MX_SPI1_Init+0x64>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <MX_SPI1_Init+0x64>)
 80019b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <MX_SPI1_Init+0x64>)
 80019b8:	2210      	movs	r2, #16
 80019ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019bc:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <MX_SPI1_Init+0x64>)
 80019be:	2200      	movs	r2, #0
 80019c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019c2:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <MX_SPI1_Init+0x64>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019c8:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <MX_SPI1_Init+0x64>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <MX_SPI1_Init+0x64>)
 80019d0:	220a      	movs	r2, #10
 80019d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019d4:	4804      	ldr	r0, [pc, #16]	; (80019e8 <MX_SPI1_Init+0x64>)
 80019d6:	f003 f8cd 	bl	8004b74 <HAL_SPI_Init>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019e0:	f7ff fc26 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20000878 	.word	0x20000878
 80019ec:	40013000 	.word	0x40013000

080019f0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08a      	sub	sp, #40	; 0x28
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a2c      	ldr	r2, [pc, #176]	; (8001ac0 <HAL_SPI_MspInit+0xd0>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d151      	bne.n	8001ab6 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	613b      	str	r3, [r7, #16]
 8001a16:	4b2b      	ldr	r3, [pc, #172]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1a:	4a2a      	ldr	r2, [pc, #168]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001a1c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a20:	6453      	str	r3, [r2, #68]	; 0x44
 8001a22:	4b28      	ldr	r3, [pc, #160]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a2a:	613b      	str	r3, [r7, #16]
 8001a2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	4b24      	ldr	r3, [pc, #144]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	4a23      	ldr	r2, [pc, #140]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001a38:	f043 0302 	orr.w	r3, r3, #2
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b21      	ldr	r3, [pc, #132]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60bb      	str	r3, [r7, #8]
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	4a1c      	ldr	r2, [pc, #112]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001a54:	f043 0301 	orr.w	r3, r3, #1
 8001a58:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ac4 <HAL_SPI_MspInit+0xd4>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8001a66:	2318      	movs	r3, #24
 8001a68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a72:	2303      	movs	r3, #3
 8001a74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a76:	2305      	movs	r3, #5
 8001a78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7a:	f107 0314 	add.w	r3, r7, #20
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4811      	ldr	r0, [pc, #68]	; (8001ac8 <HAL_SPI_MspInit+0xd8>)
 8001a82:	f002 fa1d 	bl	8003ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a86:	2380      	movs	r3, #128	; 0x80
 8001a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a92:	2303      	movs	r3, #3
 8001a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a96:	2305      	movs	r3, #5
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	480a      	ldr	r0, [pc, #40]	; (8001acc <HAL_SPI_MspInit+0xdc>)
 8001aa2:	f002 fa0d 	bl	8003ec0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2105      	movs	r1, #5
 8001aaa:	2023      	movs	r0, #35	; 0x23
 8001aac:	f001 fc44 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001ab0:	2023      	movs	r0, #35	; 0x23
 8001ab2:	f001 fc5d 	bl	8003370 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001ab6:	bf00      	nop
 8001ab8:	3728      	adds	r7, #40	; 0x28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40013000 	.word	0x40013000
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	40020400 	.word	0x40020400
 8001acc:	40020000 	.word	0x40020000

08001ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_MspInit+0x74>)
 8001adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ade:	4a19      	ldr	r2, [pc, #100]	; (8001b44 <HAL_MspInit+0x74>)
 8001ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ae6:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <HAL_MspInit+0x74>)
 8001ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	603b      	str	r3, [r7, #0]
 8001af6:	4b13      	ldr	r3, [pc, #76]	; (8001b44 <HAL_MspInit+0x74>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afa:	4a12      	ldr	r2, [pc, #72]	; (8001b44 <HAL_MspInit+0x74>)
 8001afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b00:	6413      	str	r3, [r2, #64]	; 0x40
 8001b02:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <HAL_MspInit+0x74>)
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0a:	603b      	str	r3, [r7, #0]
 8001b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	210f      	movs	r1, #15
 8001b12:	f06f 0001 	mvn.w	r0, #1
 8001b16:	f001 fc0f 	bl	8003338 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2105      	movs	r1, #5
 8001b1e:	2004      	movs	r0, #4
 8001b20:	f001 fc0a 	bl	8003338 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8001b24:	2004      	movs	r0, #4
 8001b26:	f001 fc23 	bl	8003370 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2105      	movs	r1, #5
 8001b2e:	2005      	movs	r0, #5
 8001b30:	f001 fc02 	bl	8003338 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001b34:	2005      	movs	r0, #5
 8001b36:	f001 fc1b 	bl	8003370 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40023800 	.word	0x40023800

08001b48 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b08e      	sub	sp, #56	; 0x38
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001b50:	2300      	movs	r3, #0
 8001b52:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001b54:	2300      	movs	r3, #0
 8001b56:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b58:	2300      	movs	r3, #0
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	4b33      	ldr	r3, [pc, #204]	; (8001c2c <HAL_InitTick+0xe4>)
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b60:	4a32      	ldr	r2, [pc, #200]	; (8001c2c <HAL_InitTick+0xe4>)
 8001b62:	f043 0310 	orr.w	r3, r3, #16
 8001b66:	6413      	str	r3, [r2, #64]	; 0x40
 8001b68:	4b30      	ldr	r3, [pc, #192]	; (8001c2c <HAL_InitTick+0xe4>)
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6c:	f003 0310 	and.w	r3, r3, #16
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b74:	f107 0210 	add.w	r2, r7, #16
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f002 ffc6 	bl	8004b10 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b84:	6a3b      	ldr	r3, [r7, #32]
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d103      	bne.n	8001b96 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b8e:	f002 ff97 	bl	8004ac0 <HAL_RCC_GetPCLK1Freq>
 8001b92:	6378      	str	r0, [r7, #52]	; 0x34
 8001b94:	e004      	b.n	8001ba0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b96:	f002 ff93 	bl	8004ac0 <HAL_RCC_GetPCLK1Freq>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ba2:	4a23      	ldr	r2, [pc, #140]	; (8001c30 <HAL_InitTick+0xe8>)
 8001ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba8:	0c9b      	lsrs	r3, r3, #18
 8001baa:	3b01      	subs	r3, #1
 8001bac:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001bae:	4b21      	ldr	r3, [pc, #132]	; (8001c34 <HAL_InitTick+0xec>)
 8001bb0:	4a21      	ldr	r2, [pc, #132]	; (8001c38 <HAL_InitTick+0xf0>)
 8001bb2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001bb4:	4b1f      	ldr	r3, [pc, #124]	; (8001c34 <HAL_InitTick+0xec>)
 8001bb6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bba:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001bbc:	4a1d      	ldr	r2, [pc, #116]	; (8001c34 <HAL_InitTick+0xec>)
 8001bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bc0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <HAL_InitTick+0xec>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc8:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <HAL_InitTick+0xec>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bce:	4b19      	ldr	r3, [pc, #100]	; (8001c34 <HAL_InitTick+0xec>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001bd4:	4817      	ldr	r0, [pc, #92]	; (8001c34 <HAL_InitTick+0xec>)
 8001bd6:	f003 fea1 	bl	800591c <HAL_TIM_Base_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001be0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d11b      	bne.n	8001c20 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001be8:	4812      	ldr	r0, [pc, #72]	; (8001c34 <HAL_InitTick+0xec>)
 8001bea:	f003 fee7 	bl	80059bc <HAL_TIM_Base_Start_IT>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001bf4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d111      	bne.n	8001c20 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001bfc:	2036      	movs	r0, #54	; 0x36
 8001bfe:	f001 fbb7 	bl	8003370 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b0f      	cmp	r3, #15
 8001c06:	d808      	bhi.n	8001c1a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	6879      	ldr	r1, [r7, #4]
 8001c0c:	2036      	movs	r0, #54	; 0x36
 8001c0e:	f001 fb93 	bl	8003338 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c12:	4a0a      	ldr	r2, [pc, #40]	; (8001c3c <HAL_InitTick+0xf4>)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6013      	str	r3, [r2, #0]
 8001c18:	e002      	b.n	8001c20 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c20:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3738      	adds	r7, #56	; 0x38
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	431bde83 	.word	0x431bde83
 8001c34:	200008d0 	.word	0x200008d0
 8001c38:	40001000 	.word	0x40001000
 8001c3c:	20000144 	.word	0x20000144

08001c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c44:	e7fe      	b.n	8001c44 <NMI_Handler+0x4>

08001c46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4a:	e7fe      	b.n	8001c4a <HardFault_Handler+0x4>

08001c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c50:	e7fe      	b.n	8001c50 <MemManage_Handler+0x4>

08001c52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c56:	e7fe      	b.n	8001c56 <BusFault_Handler+0x4>

08001c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <UsageFault_Handler+0x4>

08001c5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8001c70:	f001 ff8e 	bl	8003b90 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
	...

08001c88 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001c8c:	4802      	ldr	r0, [pc, #8]	; (8001c98 <DMA1_Stream1_IRQHandler+0x10>)
 8001c8e:	f001 fd15 	bl	80036bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	20000a30 	.word	0x20000a30

08001c9c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001ca0:	4802      	ldr	r0, [pc, #8]	; (8001cac <CAN1_TX_IRQHandler+0x10>)
 8001ca2:	f001 f862 	bl	8002d6a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	200003b8 	.word	0x200003b8

08001cb0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cb4:	4802      	ldr	r0, [pc, #8]	; (8001cc0 <CAN1_RX0_IRQHandler+0x10>)
 8001cb6:	f001 f858 	bl	8002d6a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	200003b8 	.word	0x200003b8

08001cc4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cc8:	4802      	ldr	r0, [pc, #8]	; (8001cd4 <CAN1_RX1_IRQHandler+0x10>)
 8001cca:	f001 f84e 	bl	8002d6a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	200003b8 	.word	0x200003b8

08001cd8 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <CAN1_SCE_IRQHandler+0x10>)
 8001cde:	f001 f844 	bl	8002d6a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	200003b8 	.word	0x200003b8

08001cec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001cf0:	4802      	ldr	r0, [pc, #8]	; (8001cfc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001cf2:	f003 ff2c 	bl	8005b4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000918 	.word	0x20000918

08001d00 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d04:	4802      	ldr	r0, [pc, #8]	; (8001d10 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001d06:	f003 ff22 	bl	8005b4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000918 	.word	0x20000918

08001d14 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d18:	4802      	ldr	r0, [pc, #8]	; (8001d24 <TIM1_CC_IRQHandler+0x10>)
 8001d1a:	f003 ff18 	bl	8005b4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000918 	.word	0x20000918

08001d28 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001d2c:	4802      	ldr	r0, [pc, #8]	; (8001d38 <SPI1_IRQHandler+0x10>)
 8001d2e:	f003 fb99 	bl	8005464 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000878 	.word	0x20000878

08001d3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d40:	4802      	ldr	r0, [pc, #8]	; (8001d4c <USART1_IRQHandler+0x10>)
 8001d42:	f004 fe09 	bl	8006958 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	200009a8 	.word	0x200009a8

08001d50 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d54:	4802      	ldr	r0, [pc, #8]	; (8001d60 <USART3_IRQHandler+0x10>)
 8001d56:	f004 fdff 	bl	8006958 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200009ec 	.word	0x200009ec

08001d64 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001d68:	4802      	ldr	r0, [pc, #8]	; (8001d74 <TIM5_IRQHandler+0x10>)
 8001d6a:	f003 fef0 	bl	8005b4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	20000960 	.word	0x20000960

08001d78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d7c:	4802      	ldr	r0, [pc, #8]	; (8001d88 <TIM6_DAC_IRQHandler+0x10>)
 8001d7e:	f003 fee6 	bl	8005b4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	200008d0 	.word	0x200008d0

08001d8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d90:	4b06      	ldr	r3, [pc, #24]	; (8001dac <SystemInit+0x20>)
 8001d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d96:	4a05      	ldr	r2, [pc, #20]	; (8001dac <SystemInit+0x20>)
 8001d98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b096      	sub	sp, #88	; 0x58
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]
 8001dbe:	605a      	str	r2, [r3, #4]
 8001dc0:	609a      	str	r2, [r3, #8]
 8001dc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	609a      	str	r2, [r3, #8]
 8001dda:	60da      	str	r2, [r3, #12]
 8001ddc:	611a      	str	r2, [r3, #16]
 8001dde:	615a      	str	r2, [r3, #20]
 8001de0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001de2:	1d3b      	adds	r3, r7, #4
 8001de4:	2220      	movs	r2, #32
 8001de6:	2100      	movs	r1, #0
 8001de8:	4618      	mov	r0, r3
 8001dea:	f008 fc2b 	bl	800a644 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001dee:	4b44      	ldr	r3, [pc, #272]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001df0:	4a44      	ldr	r2, [pc, #272]	; (8001f04 <MX_TIM1_Init+0x154>)
 8001df2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160-1;
 8001df4:	4b42      	ldr	r3, [pc, #264]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001df6:	229f      	movs	r2, #159	; 0x9f
 8001df8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfa:	4b41      	ldr	r3, [pc, #260]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 8001e00:	4b3f      	ldr	r3, [pc, #252]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001e02:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001e06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e08:	4b3d      	ldr	r3, [pc, #244]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e0e:	4b3c      	ldr	r3, [pc, #240]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e14:	4b3a      	ldr	r3, [pc, #232]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001e16:	2280      	movs	r2, #128	; 0x80
 8001e18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e1a:	4839      	ldr	r0, [pc, #228]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001e1c:	f003 fd7e 	bl	800591c <HAL_TIM_Base_Init>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001e26:	f7ff fa03 	bl	8001230 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e2e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e30:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e34:	4619      	mov	r1, r3
 8001e36:	4832      	ldr	r0, [pc, #200]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001e38:	f004 f854 	bl	8005ee4 <HAL_TIM_ConfigClockSource>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001e42:	f7ff f9f5 	bl	8001230 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e46:	482e      	ldr	r0, [pc, #184]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001e48:	f003 fe28 	bl	8005a9c <HAL_TIM_PWM_Init>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001e52:	f7ff f9ed 	bl	8001230 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e56:	2300      	movs	r3, #0
 8001e58:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e5e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e62:	4619      	mov	r1, r3
 8001e64:	4826      	ldr	r0, [pc, #152]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001e66:	f004 fc17 	bl	8006698 <HAL_TIMEx_MasterConfigSynchronization>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001e70:	f7ff f9de 	bl	8001230 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e74:	2360      	movs	r3, #96	; 0x60
 8001e76:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e80:	2300      	movs	r3, #0
 8001e82:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e84:	2300      	movs	r3, #0
 8001e86:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e94:	2200      	movs	r2, #0
 8001e96:	4619      	mov	r1, r3
 8001e98:	4819      	ldr	r0, [pc, #100]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001e9a:	f003 ff61 	bl	8005d60 <HAL_TIM_PWM_ConfigChannel>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001ea4:	f7ff f9c4 	bl	8001230 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ea8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eac:	2204      	movs	r2, #4
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4813      	ldr	r0, [pc, #76]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001eb2:	f003 ff55 	bl	8005d60 <HAL_TIM_PWM_ConfigChannel>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001ebc:	f7ff f9b8 	bl	8001230 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ed4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ed8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001eda:	2300      	movs	r3, #0
 8001edc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ede:	1d3b      	adds	r3, r7, #4
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4807      	ldr	r0, [pc, #28]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001ee4:	f004 fc54 	bl	8006790 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001eee:	f7ff f99f 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ef2:	4803      	ldr	r0, [pc, #12]	; (8001f00 <MX_TIM1_Init+0x150>)
 8001ef4:	f000 f8e0 	bl	80020b8 <HAL_TIM_MspPostInit>

}
 8001ef8:	bf00      	nop
 8001efa:	3758      	adds	r7, #88	; 0x58
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	20000918 	.word	0x20000918
 8001f04:	40010000 	.word	0x40010000

08001f08 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08e      	sub	sp, #56	; 0x38
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f1c:	f107 0320 	add.w	r3, r7, #32
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f26:	1d3b      	adds	r3, r7, #4
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
 8001f32:	611a      	str	r2, [r3, #16]
 8001f34:	615a      	str	r2, [r3, #20]
 8001f36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001f38:	4b32      	ldr	r3, [pc, #200]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001f3a:	4a33      	ldr	r2, [pc, #204]	; (8002008 <MX_TIM5_Init+0x100>)
 8001f3c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 168-1;
 8001f3e:	4b31      	ldr	r3, [pc, #196]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001f40:	22a7      	movs	r2, #167	; 0xa7
 8001f42:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f44:	4b2f      	ldr	r3, [pc, #188]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8001f4a:	4b2e      	ldr	r3, [pc, #184]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001f4c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f50:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f52:	4b2c      	ldr	r3, [pc, #176]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f58:	4b2a      	ldr	r3, [pc, #168]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001f5a:	2280      	movs	r2, #128	; 0x80
 8001f5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001f5e:	4829      	ldr	r0, [pc, #164]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001f60:	f003 fcdc 	bl	800591c <HAL_TIM_Base_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001f6a:	f7ff f961 	bl	8001230 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f72:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001f74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4822      	ldr	r0, [pc, #136]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001f7c:	f003 ffb2 	bl	8005ee4 <HAL_TIM_ConfigClockSource>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001f86:	f7ff f953 	bl	8001230 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001f8a:	481e      	ldr	r0, [pc, #120]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001f8c:	f003 fd86 	bl	8005a9c <HAL_TIM_PWM_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001f96:	f7ff f94b 	bl	8001230 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001fa2:	f107 0320 	add.w	r3, r7, #32
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4816      	ldr	r0, [pc, #88]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001faa:	f004 fb75 	bl	8006698 <HAL_TIMEx_MasterConfigSynchronization>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001fb4:	f7ff f93c 	bl	8001230 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fb8:	2360      	movs	r3, #96	; 0x60
 8001fba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fc8:	1d3b      	adds	r3, r7, #4
 8001fca:	2200      	movs	r2, #0
 8001fcc:	4619      	mov	r1, r3
 8001fce:	480d      	ldr	r0, [pc, #52]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001fd0:	f003 fec6 	bl	8005d60 <HAL_TIM_PWM_ConfigChannel>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8001fda:	f7ff f929 	bl	8001230 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fde:	1d3b      	adds	r3, r7, #4
 8001fe0:	2208      	movs	r2, #8
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4807      	ldr	r0, [pc, #28]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001fe6:	f003 febb 	bl	8005d60 <HAL_TIM_PWM_ConfigChannel>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8001ff0:	f7ff f91e 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001ff4:	4803      	ldr	r0, [pc, #12]	; (8002004 <MX_TIM5_Init+0xfc>)
 8001ff6:	f000 f85f 	bl	80020b8 <HAL_TIM_MspPostInit>

}
 8001ffa:	bf00      	nop
 8001ffc:	3738      	adds	r7, #56	; 0x38
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000960 	.word	0x20000960
 8002008:	40000c00 	.word	0x40000c00

0800200c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a24      	ldr	r2, [pc, #144]	; (80020ac <HAL_TIM_Base_MspInit+0xa0>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d126      	bne.n	800206c <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	4b23      	ldr	r3, [pc, #140]	; (80020b0 <HAL_TIM_Base_MspInit+0xa4>)
 8002024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002026:	4a22      	ldr	r2, [pc, #136]	; (80020b0 <HAL_TIM_Base_MspInit+0xa4>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	6453      	str	r3, [r2, #68]	; 0x44
 800202e:	4b20      	ldr	r3, [pc, #128]	; (80020b0 <HAL_TIM_Base_MspInit+0xa4>)
 8002030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800203a:	2200      	movs	r2, #0
 800203c:	2105      	movs	r1, #5
 800203e:	2019      	movs	r0, #25
 8002040:	f001 f97a 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002044:	2019      	movs	r0, #25
 8002046:	f001 f993 	bl	8003370 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 800204a:	2200      	movs	r2, #0
 800204c:	2105      	movs	r1, #5
 800204e:	201a      	movs	r0, #26
 8002050:	f001 f972 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002054:	201a      	movs	r0, #26
 8002056:	f001 f98b 	bl	8003370 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	2105      	movs	r1, #5
 800205e:	201b      	movs	r0, #27
 8002060:	f001 f96a 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002064:	201b      	movs	r0, #27
 8002066:	f001 f983 	bl	8003370 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800206a:	e01a      	b.n	80020a2 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM5)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a10      	ldr	r2, [pc, #64]	; (80020b4 <HAL_TIM_Base_MspInit+0xa8>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d115      	bne.n	80020a2 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <HAL_TIM_Base_MspInit+0xa4>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	4a0c      	ldr	r2, [pc, #48]	; (80020b0 <HAL_TIM_Base_MspInit+0xa4>)
 8002080:	f043 0308 	orr.w	r3, r3, #8
 8002084:	6413      	str	r3, [r2, #64]	; 0x40
 8002086:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <HAL_TIM_Base_MspInit+0xa4>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	f003 0308 	and.w	r3, r3, #8
 800208e:	60bb      	str	r3, [r7, #8]
 8002090:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2105      	movs	r1, #5
 8002096:	2032      	movs	r0, #50	; 0x32
 8002098:	f001 f94e 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800209c:	2032      	movs	r0, #50	; 0x32
 800209e:	f001 f967 	bl	8003370 <HAL_NVIC_EnableIRQ>
}
 80020a2:	bf00      	nop
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40010000 	.word	0x40010000
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40000c00 	.word	0x40000c00

080020b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08a      	sub	sp, #40	; 0x28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	f107 0314 	add.w	r3, r7, #20
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a25      	ldr	r2, [pc, #148]	; (800216c <HAL_TIM_MspPostInit+0xb4>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d11f      	bne.n	800211a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	613b      	str	r3, [r7, #16]
 80020de:	4b24      	ldr	r3, [pc, #144]	; (8002170 <HAL_TIM_MspPostInit+0xb8>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	4a23      	ldr	r2, [pc, #140]	; (8002170 <HAL_TIM_MspPostInit+0xb8>)
 80020e4:	f043 0310 	orr.w	r3, r3, #16
 80020e8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ea:	4b21      	ldr	r3, [pc, #132]	; (8002170 <HAL_TIM_MspPostInit+0xb8>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	f003 0310 	and.w	r3, r3, #16
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80020f6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80020fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002104:	2302      	movs	r3, #2
 8002106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002108:	2301      	movs	r3, #1
 800210a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800210c:	f107 0314 	add.w	r3, r7, #20
 8002110:	4619      	mov	r1, r3
 8002112:	4818      	ldr	r0, [pc, #96]	; (8002174 <HAL_TIM_MspPostInit+0xbc>)
 8002114:	f001 fed4 	bl	8003ec0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002118:	e023      	b.n	8002162 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a16      	ldr	r2, [pc, #88]	; (8002178 <HAL_TIM_MspPostInit+0xc0>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d11e      	bne.n	8002162 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	4b11      	ldr	r3, [pc, #68]	; (8002170 <HAL_TIM_MspPostInit+0xb8>)
 800212a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212c:	4a10      	ldr	r2, [pc, #64]	; (8002170 <HAL_TIM_MspPostInit+0xb8>)
 800212e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002132:	6313      	str	r3, [r2, #48]	; 0x30
 8002134:	4b0e      	ldr	r3, [pc, #56]	; (8002170 <HAL_TIM_MspPostInit+0xb8>)
 8002136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_R_Pin|LED_B_Pin;
 8002140:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002146:	2302      	movs	r3, #2
 8002148:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800214e:	2302      	movs	r3, #2
 8002150:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002152:	2302      	movs	r3, #2
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002156:	f107 0314 	add.w	r3, r7, #20
 800215a:	4619      	mov	r1, r3
 800215c:	4807      	ldr	r0, [pc, #28]	; (800217c <HAL_TIM_MspPostInit+0xc4>)
 800215e:	f001 feaf 	bl	8003ec0 <HAL_GPIO_Init>
}
 8002162:	bf00      	nop
 8002164:	3728      	adds	r7, #40	; 0x28
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	40010000 	.word	0x40010000
 8002170:	40023800 	.word	0x40023800
 8002174:	40021000 	.word	0x40021000
 8002178:	40000c00 	.word	0x40000c00
 800217c:	40021c00 	.word	0x40021c00

08002180 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002184:	4b11      	ldr	r3, [pc, #68]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 8002186:	4a12      	ldr	r2, [pc, #72]	; (80021d0 <MX_USART1_UART_Init+0x50>)
 8002188:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800218a:	4b10      	ldr	r3, [pc, #64]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 800218c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002190:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002192:	4b0e      	ldr	r3, [pc, #56]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 8002194:	2200      	movs	r2, #0
 8002196:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002198:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 800219a:	2200      	movs	r2, #0
 800219c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800219e:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021a4:	4b09      	ldr	r3, [pc, #36]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021a6:	220c      	movs	r2, #12
 80021a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021aa:	4b08      	ldr	r3, [pc, #32]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b0:	4b06      	ldr	r3, [pc, #24]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021b6:	4805      	ldr	r0, [pc, #20]	; (80021cc <MX_USART1_UART_Init+0x4c>)
 80021b8:	f004 fb50 	bl	800685c <HAL_UART_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021c2:	f7ff f835 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	200009a8 	.word	0x200009a8
 80021d0:	40011000 	.word	0x40011000

080021d4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80021d8:	4b11      	ldr	r3, [pc, #68]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021da:	4a12      	ldr	r2, [pc, #72]	; (8002224 <MX_USART3_UART_Init+0x50>)
 80021dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 80021de:	4b10      	ldr	r3, [pc, #64]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021e0:	4a11      	ldr	r2, [pc, #68]	; (8002228 <MX_USART3_UART_Init+0x54>)
 80021e2:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 80021e4:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80021ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021ec:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 80021f2:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021f8:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_RX;
 80021fa:	4b09      	ldr	r3, [pc, #36]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 80021fc:	2204      	movs	r2, #4
 80021fe:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002200:	4b07      	ldr	r3, [pc, #28]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 8002202:	2200      	movs	r2, #0
 8002204:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002206:	4b06      	ldr	r3, [pc, #24]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 8002208:	2200      	movs	r2, #0
 800220a:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800220c:	4804      	ldr	r0, [pc, #16]	; (8002220 <MX_USART3_UART_Init+0x4c>)
 800220e:	f004 fb25 	bl	800685c <HAL_UART_Init>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8002218:	f7ff f80a 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800221c:	bf00      	nop
 800221e:	bd80      	pop	{r7, pc}
 8002220:	200009ec 	.word	0x200009ec
 8002224:	40004800 	.word	0x40004800
 8002228:	000186a0 	.word	0x000186a0

0800222c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08c      	sub	sp, #48	; 0x30
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002234:	f107 031c 	add.w	r3, r7, #28
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	605a      	str	r2, [r3, #4]
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	60da      	str	r2, [r3, #12]
 8002242:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a5e      	ldr	r2, [pc, #376]	; (80023c4 <HAL_UART_MspInit+0x198>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d153      	bne.n	80022f6 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	61bb      	str	r3, [r7, #24]
 8002252:	4b5d      	ldr	r3, [pc, #372]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002256:	4a5c      	ldr	r2, [pc, #368]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002258:	f043 0310 	orr.w	r3, r3, #16
 800225c:	6453      	str	r3, [r2, #68]	; 0x44
 800225e:	4b5a      	ldr	r3, [pc, #360]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002262:	f003 0310 	and.w	r3, r3, #16
 8002266:	61bb      	str	r3, [r7, #24]
 8002268:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	617b      	str	r3, [r7, #20]
 800226e:	4b56      	ldr	r3, [pc, #344]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	4a55      	ldr	r2, [pc, #340]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002274:	f043 0302 	orr.w	r3, r3, #2
 8002278:	6313      	str	r3, [r2, #48]	; 0x30
 800227a:	4b53      	ldr	r3, [pc, #332]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
 800228a:	4b4f      	ldr	r3, [pc, #316]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228e:	4a4e      	ldr	r2, [pc, #312]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	6313      	str	r3, [r2, #48]	; 0x30
 8002296:	4b4c      	ldr	r3, [pc, #304]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	613b      	str	r3, [r7, #16]
 80022a0:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022a2:	2380      	movs	r3, #128	; 0x80
 80022a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a6:	2302      	movs	r3, #2
 80022a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ae:	2303      	movs	r3, #3
 80022b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022b2:	2307      	movs	r3, #7
 80022b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b6:	f107 031c 	add.w	r3, r7, #28
 80022ba:	4619      	mov	r1, r3
 80022bc:	4843      	ldr	r0, [pc, #268]	; (80023cc <HAL_UART_MspInit+0x1a0>)
 80022be:	f001 fdff 	bl	8003ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80022c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c8:	2302      	movs	r3, #2
 80022ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d0:	2303      	movs	r3, #3
 80022d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022d4:	2307      	movs	r3, #7
 80022d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d8:	f107 031c 	add.w	r3, r7, #28
 80022dc:	4619      	mov	r1, r3
 80022de:	483c      	ldr	r0, [pc, #240]	; (80023d0 <HAL_UART_MspInit+0x1a4>)
 80022e0:	f001 fdee 	bl	8003ec0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 80022e4:	2200      	movs	r2, #0
 80022e6:	2107      	movs	r1, #7
 80022e8:	2025      	movs	r0, #37	; 0x25
 80022ea:	f001 f825 	bl	8003338 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022ee:	2025      	movs	r0, #37	; 0x25
 80022f0:	f001 f83e 	bl	8003370 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80022f4:	e061      	b.n	80023ba <HAL_UART_MspInit+0x18e>
  else if(uartHandle->Instance==USART3)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a36      	ldr	r2, [pc, #216]	; (80023d4 <HAL_UART_MspInit+0x1a8>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d15c      	bne.n	80023ba <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002300:	2300      	movs	r3, #0
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	4b30      	ldr	r3, [pc, #192]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002308:	4a2f      	ldr	r2, [pc, #188]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 800230a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800230e:	6413      	str	r3, [r2, #64]	; 0x40
 8002310:	4b2d      	ldr	r3, [pc, #180]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002314:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800231c:	2300      	movs	r3, #0
 800231e:	60bb      	str	r3, [r7, #8]
 8002320:	4b29      	ldr	r3, [pc, #164]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002324:	4a28      	ldr	r2, [pc, #160]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 8002326:	f043 0304 	orr.w	r3, r3, #4
 800232a:	6313      	str	r3, [r2, #48]	; 0x30
 800232c:	4b26      	ldr	r3, [pc, #152]	; (80023c8 <HAL_UART_MspInit+0x19c>)
 800232e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	60bb      	str	r3, [r7, #8]
 8002336:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 8002338:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800233c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002346:	2303      	movs	r3, #3
 8002348:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800234a:	2307      	movs	r3, #7
 800234c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800234e:	f107 031c 	add.w	r3, r7, #28
 8002352:	4619      	mov	r1, r3
 8002354:	4820      	ldr	r0, [pc, #128]	; (80023d8 <HAL_UART_MspInit+0x1ac>)
 8002356:	f001 fdb3 	bl	8003ec0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800235a:	4b20      	ldr	r3, [pc, #128]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 800235c:	4a20      	ldr	r2, [pc, #128]	; (80023e0 <HAL_UART_MspInit+0x1b4>)
 800235e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002360:	4b1e      	ldr	r3, [pc, #120]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 8002362:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002366:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002368:	4b1c      	ldr	r3, [pc, #112]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 800236a:	2200      	movs	r2, #0
 800236c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800236e:	4b1b      	ldr	r3, [pc, #108]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 8002370:	2200      	movs	r2, #0
 8002372:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002374:	4b19      	ldr	r3, [pc, #100]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 8002376:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800237a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800237c:	4b17      	ldr	r3, [pc, #92]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 800237e:	2200      	movs	r2, #0
 8002380:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002382:	4b16      	ldr	r3, [pc, #88]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 8002384:	2200      	movs	r2, #0
 8002386:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002388:	4b14      	ldr	r3, [pc, #80]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 800238a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800238e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002390:	4b12      	ldr	r3, [pc, #72]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 8002392:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002396:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002398:	4b10      	ldr	r3, [pc, #64]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 800239a:	2200      	movs	r2, #0
 800239c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800239e:	480f      	ldr	r0, [pc, #60]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 80023a0:	f000 fff4 	bl	800338c <HAL_DMA_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_UART_MspInit+0x182>
      Error_Handler();
 80023aa:	f7fe ff41 	bl	8001230 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a0a      	ldr	r2, [pc, #40]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 80023b2:	639a      	str	r2, [r3, #56]	; 0x38
 80023b4:	4a09      	ldr	r2, [pc, #36]	; (80023dc <HAL_UART_MspInit+0x1b0>)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80023ba:	bf00      	nop
 80023bc:	3730      	adds	r7, #48	; 0x30
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40011000 	.word	0x40011000
 80023c8:	40023800 	.word	0x40023800
 80023cc:	40020400 	.word	0x40020400
 80023d0:	40020000 	.word	0x40020000
 80023d4:	40004800 	.word	0x40004800
 80023d8:	40020800 	.word	0x40020800
 80023dc:	20000a30 	.word	0x20000a30
 80023e0:	40026028 	.word	0x40026028

080023e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80023e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800241c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023e8:	480d      	ldr	r0, [pc, #52]	; (8002420 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023ea:	490e      	ldr	r1, [pc, #56]	; (8002424 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023ec:	4a0e      	ldr	r2, [pc, #56]	; (8002428 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f0:	e002      	b.n	80023f8 <LoopCopyDataInit>

080023f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023f6:	3304      	adds	r3, #4

080023f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023fc:	d3f9      	bcc.n	80023f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023fe:	4a0b      	ldr	r2, [pc, #44]	; (800242c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002400:	4c0b      	ldr	r4, [pc, #44]	; (8002430 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002404:	e001      	b.n	800240a <LoopFillZerobss>

08002406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002408:	3204      	adds	r2, #4

0800240a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800240c:	d3fb      	bcc.n	8002406 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800240e:	f7ff fcbd 	bl	8001d8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002412:	f008 f8e3 	bl	800a5dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002416:	f7fe fe11 	bl	800103c <main>
  bx  lr    
 800241a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800241c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002424:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 8002428:	0800a9f4 	.word	0x0800a9f4
  ldr r2, =_sbss
 800242c:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 8002430:	200054cc 	.word	0x200054cc

08002434 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002434:	e7fe      	b.n	8002434 <ADC_IRQHandler>
	...

08002438 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800243c:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <HAL_Init+0x40>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a0d      	ldr	r2, [pc, #52]	; (8002478 <HAL_Init+0x40>)
 8002442:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002446:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002448:	4b0b      	ldr	r3, [pc, #44]	; (8002478 <HAL_Init+0x40>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a0a      	ldr	r2, [pc, #40]	; (8002478 <HAL_Init+0x40>)
 800244e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002452:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002454:	4b08      	ldr	r3, [pc, #32]	; (8002478 <HAL_Init+0x40>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a07      	ldr	r2, [pc, #28]	; (8002478 <HAL_Init+0x40>)
 800245a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800245e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002460:	2003      	movs	r0, #3
 8002462:	f000 ff5e 	bl	8003322 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002466:	200f      	movs	r0, #15
 8002468:	f7ff fb6e 	bl	8001b48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800246c:	f7ff fb30 	bl	8001ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40023c00 	.word	0x40023c00

0800247c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002480:	4b06      	ldr	r3, [pc, #24]	; (800249c <HAL_IncTick+0x20>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	461a      	mov	r2, r3
 8002486:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <HAL_IncTick+0x24>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4413      	add	r3, r2
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <HAL_IncTick+0x24>)
 800248e:	6013      	str	r3, [r2, #0]
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000148 	.word	0x20000148
 80024a0:	20000a90 	.word	0x20000a90

080024a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return uwTick;
 80024a8:	4b03      	ldr	r3, [pc, #12]	; (80024b8 <HAL_GetTick+0x14>)
 80024aa:	681b      	ldr	r3, [r3, #0]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	20000a90 	.word	0x20000a90

080024bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c4:	f7ff ffee 	bl	80024a4 <HAL_GetTick>
 80024c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d4:	d005      	beq.n	80024e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024d6:	4b0a      	ldr	r3, [pc, #40]	; (8002500 <HAL_Delay+0x44>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4413      	add	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024e2:	bf00      	nop
 80024e4:	f7ff ffde 	bl	80024a4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d8f7      	bhi.n	80024e4 <HAL_Delay+0x28>
  {
  }
}
 80024f4:	bf00      	nop
 80024f6:	bf00      	nop
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000148 	.word	0x20000148

08002504 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e0ed      	b.n	80026f2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 3020 	ldrb.w	r3, [r3, #32]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d102      	bne.n	8002528 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7fe f8e6 	bl	80006f4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f042 0201 	orr.w	r2, r2, #1
 8002536:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002538:	f7ff ffb4 	bl	80024a4 <HAL_GetTick>
 800253c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800253e:	e012      	b.n	8002566 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002540:	f7ff ffb0 	bl	80024a4 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b0a      	cmp	r3, #10
 800254c:	d90b      	bls.n	8002566 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002552:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2205      	movs	r2, #5
 800255e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e0c5      	b.n	80026f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0e5      	beq.n	8002540 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0202 	bic.w	r2, r2, #2
 8002582:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002584:	f7ff ff8e 	bl	80024a4 <HAL_GetTick>
 8002588:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800258a:	e012      	b.n	80025b2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800258c:	f7ff ff8a 	bl	80024a4 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b0a      	cmp	r3, #10
 8002598:	d90b      	bls.n	80025b2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2205      	movs	r2, #5
 80025aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e09f      	b.n	80026f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1e5      	bne.n	800258c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	7e1b      	ldrb	r3, [r3, #24]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d108      	bne.n	80025da <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	e007      	b.n	80025ea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	7e5b      	ldrb	r3, [r3, #25]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d108      	bne.n	8002604 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	e007      	b.n	8002614 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002612:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	7e9b      	ldrb	r3, [r3, #26]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d108      	bne.n	800262e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 0220 	orr.w	r2, r2, #32
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	e007      	b.n	800263e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 0220 	bic.w	r2, r2, #32
 800263c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	7edb      	ldrb	r3, [r3, #27]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d108      	bne.n	8002658 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 0210 	bic.w	r2, r2, #16
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	e007      	b.n	8002668 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f042 0210 	orr.w	r2, r2, #16
 8002666:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	7f1b      	ldrb	r3, [r3, #28]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d108      	bne.n	8002682 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 0208 	orr.w	r2, r2, #8
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	e007      	b.n	8002692 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0208 	bic.w	r2, r2, #8
 8002690:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	7f5b      	ldrb	r3, [r3, #29]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d108      	bne.n	80026ac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f042 0204 	orr.w	r2, r2, #4
 80026a8:	601a      	str	r2, [r3, #0]
 80026aa:	e007      	b.n	80026bc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f022 0204 	bic.w	r2, r2, #4
 80026ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	431a      	orrs	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	ea42 0103 	orr.w	r1, r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	1e5a      	subs	r2, r3, #1
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	430a      	orrs	r2, r1
 80026e0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b087      	sub	sp, #28
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002712:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002714:	7cfb      	ldrb	r3, [r7, #19]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d003      	beq.n	8002722 <HAL_CAN_ConfigFilter+0x26>
 800271a:	7cfb      	ldrb	r3, [r7, #19]
 800271c:	2b02      	cmp	r3, #2
 800271e:	f040 80be 	bne.w	800289e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002722:	4b65      	ldr	r3, [pc, #404]	; (80028b8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002724:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800272c:	f043 0201 	orr.w	r2, r3, #1
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800273c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002750:	021b      	lsls	r3, r3, #8
 8002752:	431a      	orrs	r2, r3
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	2201      	movs	r2, #1
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	43db      	mvns	r3, r3
 8002774:	401a      	ands	r2, r3
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	69db      	ldr	r3, [r3, #28]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d123      	bne.n	80027cc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	43db      	mvns	r3, r3
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80027a6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	3248      	adds	r2, #72	; 0x48
 80027ac:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027c0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80027c2:	6979      	ldr	r1, [r7, #20]
 80027c4:	3348      	adds	r3, #72	; 0x48
 80027c6:	00db      	lsls	r3, r3, #3
 80027c8:	440b      	add	r3, r1
 80027ca:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	69db      	ldr	r3, [r3, #28]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d122      	bne.n	800281a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	431a      	orrs	r2, r3
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80027f4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	3248      	adds	r2, #72	; 0x48
 80027fa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800280e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002810:	6979      	ldr	r1, [r7, #20]
 8002812:	3348      	adds	r3, #72	; 0x48
 8002814:	00db      	lsls	r3, r3, #3
 8002816:	440b      	add	r3, r1
 8002818:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d109      	bne.n	8002836 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	43db      	mvns	r3, r3
 800282c:	401a      	ands	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002834:	e007      	b.n	8002846 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	431a      	orrs	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d109      	bne.n	8002862 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	43db      	mvns	r3, r3
 8002858:	401a      	ands	r2, r3
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002860:	e007      	b.n	8002872 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	431a      	orrs	r2, r3
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	6a1b      	ldr	r3, [r3, #32]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d107      	bne.n	800288a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	431a      	orrs	r2, r3
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002890:	f023 0201 	bic.w	r2, r3, #1
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800289a:	2300      	movs	r3, #0
 800289c:	e006      	b.n	80028ac <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
  }
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	371c      	adds	r7, #28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	40006400 	.word	0x40006400

080028bc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d12e      	bne.n	800292e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2202      	movs	r2, #2
 80028d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0201 	bic.w	r2, r2, #1
 80028e6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028e8:	f7ff fddc 	bl	80024a4 <HAL_GetTick>
 80028ec:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80028ee:	e012      	b.n	8002916 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028f0:	f7ff fdd8 	bl	80024a4 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b0a      	cmp	r3, #10
 80028fc:	d90b      	bls.n	8002916 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002902:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2205      	movs	r2, #5
 800290e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e012      	b.n	800293c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1e5      	bne.n	80028f0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	e006      	b.n	800293c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002932:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
  }
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002944:	b480      	push	{r7}
 8002946:	b089      	sub	sp, #36	; 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
 8002950:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002958:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002962:	7ffb      	ldrb	r3, [r7, #31]
 8002964:	2b01      	cmp	r3, #1
 8002966:	d003      	beq.n	8002970 <HAL_CAN_AddTxMessage+0x2c>
 8002968:	7ffb      	ldrb	r3, [r7, #31]
 800296a:	2b02      	cmp	r3, #2
 800296c:	f040 80b8 	bne.w	8002ae0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d10a      	bne.n	8002990 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002980:	2b00      	cmp	r3, #0
 8002982:	d105      	bne.n	8002990 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 80a0 	beq.w	8002ad0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	0e1b      	lsrs	r3, r3, #24
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	2b02      	cmp	r3, #2
 800299e:	d907      	bls.n	80029b0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e09e      	b.n	8002aee <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80029b0:	2201      	movs	r2, #1
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	409a      	lsls	r2, r3
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10d      	bne.n	80029de <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80029cc:	68f9      	ldr	r1, [r7, #12]
 80029ce:	6809      	ldr	r1, [r1, #0]
 80029d0:	431a      	orrs	r2, r3
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	3318      	adds	r3, #24
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	440b      	add	r3, r1
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	e00f      	b.n	80029fe <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029e8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029ee:	68f9      	ldr	r1, [r7, #12]
 80029f0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80029f2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	3318      	adds	r3, #24
 80029f8:	011b      	lsls	r3, r3, #4
 80029fa:	440b      	add	r3, r1
 80029fc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6819      	ldr	r1, [r3, #0]
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	691a      	ldr	r2, [r3, #16]
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	3318      	adds	r3, #24
 8002a0a:	011b      	lsls	r3, r3, #4
 8002a0c:	440b      	add	r3, r1
 8002a0e:	3304      	adds	r3, #4
 8002a10:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	7d1b      	ldrb	r3, [r3, #20]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d111      	bne.n	8002a3e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	3318      	adds	r3, #24
 8002a22:	011b      	lsls	r3, r3, #4
 8002a24:	4413      	add	r3, r2
 8002a26:	3304      	adds	r3, #4
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	6811      	ldr	r1, [r2, #0]
 8002a2e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	3318      	adds	r3, #24
 8002a36:	011b      	lsls	r3, r3, #4
 8002a38:	440b      	add	r3, r1
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	3307      	adds	r3, #7
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	061a      	lsls	r2, r3, #24
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	3306      	adds	r3, #6
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	041b      	lsls	r3, r3, #16
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3305      	adds	r3, #5
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	021b      	lsls	r3, r3, #8
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	3204      	adds	r2, #4
 8002a5e:	7812      	ldrb	r2, [r2, #0]
 8002a60:	4610      	mov	r0, r2
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	6811      	ldr	r1, [r2, #0]
 8002a66:	ea43 0200 	orr.w	r2, r3, r0
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	440b      	add	r3, r1
 8002a70:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002a74:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	3303      	adds	r3, #3
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	061a      	lsls	r2, r3, #24
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	3302      	adds	r3, #2
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	041b      	lsls	r3, r3, #16
 8002a86:	431a      	orrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	021b      	lsls	r3, r3, #8
 8002a90:	4313      	orrs	r3, r2
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	7812      	ldrb	r2, [r2, #0]
 8002a96:	4610      	mov	r0, r2
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	6811      	ldr	r1, [r2, #0]
 8002a9c:	ea43 0200 	orr.w	r2, r3, r0
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	440b      	add	r3, r1
 8002aa6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002aaa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	3318      	adds	r3, #24
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	4413      	add	r3, r2
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	6811      	ldr	r1, [r2, #0]
 8002abe:	f043 0201 	orr.w	r2, r3, #1
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	3318      	adds	r3, #24
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	440b      	add	r3, r1
 8002aca:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002acc:	2300      	movs	r3, #0
 8002ace:	e00e      	b.n	8002aee <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e006      	b.n	8002aee <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
  }
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3724      	adds	r7, #36	; 0x24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002afa:	b480      	push	{r7}
 8002afc:	b087      	sub	sp, #28
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	60f8      	str	r0, [r7, #12]
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b0e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b10:	7dfb      	ldrb	r3, [r7, #23]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d003      	beq.n	8002b1e <HAL_CAN_GetRxMessage+0x24>
 8002b16:	7dfb      	ldrb	r3, [r7, #23]
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	f040 80f3 	bne.w	8002d04 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d10e      	bne.n	8002b42 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d116      	bne.n	8002b60 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e0e7      	b.n	8002d12 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d107      	bne.n	8002b60 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b54:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e0d8      	b.n	8002d12 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	331b      	adds	r3, #27
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	4413      	add	r3, r2
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0204 	and.w	r2, r3, #4
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10c      	bne.n	8002b98 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	331b      	adds	r3, #27
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	4413      	add	r3, r2
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	0d5b      	lsrs	r3, r3, #21
 8002b8e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	e00b      	b.n	8002bb0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	331b      	adds	r3, #27
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	4413      	add	r3, r2
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	08db      	lsrs	r3, r3, #3
 8002ba8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	331b      	adds	r3, #27
 8002bb8:	011b      	lsls	r3, r3, #4
 8002bba:	4413      	add	r3, r2
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0202 	and.w	r2, r3, #2
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	331b      	adds	r3, #27
 8002bce:	011b      	lsls	r3, r3, #4
 8002bd0:	4413      	add	r3, r2
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 020f 	and.w	r2, r3, #15
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	331b      	adds	r3, #27
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	4413      	add	r3, r2
 8002bea:	3304      	adds	r3, #4
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	0a1b      	lsrs	r3, r3, #8
 8002bf0:	b2da      	uxtb	r2, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	331b      	adds	r3, #27
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	4413      	add	r3, r2
 8002c02:	3304      	adds	r3, #4
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	0c1b      	lsrs	r3, r3, #16
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	011b      	lsls	r3, r3, #4
 8002c16:	4413      	add	r3, r2
 8002c18:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	011b      	lsls	r3, r3, #4
 8002c2c:	4413      	add	r3, r2
 8002c2e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	0a1a      	lsrs	r2, r3, #8
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	b2d2      	uxtb	r2, r2
 8002c3c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	4413      	add	r3, r2
 8002c48:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	0c1a      	lsrs	r2, r3, #16
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	3302      	adds	r3, #2
 8002c54:	b2d2      	uxtb	r2, r2
 8002c56:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	4413      	add	r3, r2
 8002c62:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	0e1a      	lsrs	r2, r3, #24
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	3303      	adds	r3, #3
 8002c6e:	b2d2      	uxtb	r2, r2
 8002c70:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	011b      	lsls	r3, r3, #4
 8002c7a:	4413      	add	r3, r2
 8002c7c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	3304      	adds	r3, #4
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	4413      	add	r3, r2
 8002c94:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	0a1a      	lsrs	r2, r3, #8
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	3305      	adds	r3, #5
 8002ca0:	b2d2      	uxtb	r2, r2
 8002ca2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	4413      	add	r3, r2
 8002cae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	0c1a      	lsrs	r2, r3, #16
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	3306      	adds	r3, #6
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	0e1a      	lsrs	r2, r3, #24
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	3307      	adds	r3, #7
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d108      	bne.n	8002cf0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f042 0220 	orr.w	r2, r2, #32
 8002cec:	60da      	str	r2, [r3, #12]
 8002cee:	e007      	b.n	8002d00 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	691a      	ldr	r2, [r3, #16]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0220 	orr.w	r2, r2, #32
 8002cfe:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	e006      	b.n	8002d12 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d08:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
  }
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	371c      	adds	r7, #28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b085      	sub	sp, #20
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
 8002d26:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d2e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d002      	beq.n	8002d3c <HAL_CAN_ActivateNotification+0x1e>
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d109      	bne.n	8002d50 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	6959      	ldr	r1, [r3, #20]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	683a      	ldr	r2, [r7, #0]
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e006      	b.n	8002d5e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d54:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
  }
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b08a      	sub	sp, #40	; 0x28
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002d72:	2300      	movs	r3, #0
 8002d74:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	695b      	ldr	r3, [r3, #20]
 8002d7c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002da6:	6a3b      	ldr	r3, [r7, #32]
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d07c      	beq.n	8002eaa <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d023      	beq.n	8002e02 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f000 f983 	bl	80030d8 <HAL_CAN_TxMailbox0CompleteCallback>
 8002dd2:	e016      	b.n	8002e02 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	f003 0304 	and.w	r3, r3, #4
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d004      	beq.n	8002de8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002de4:	627b      	str	r3, [r7, #36]	; 0x24
 8002de6:	e00c      	b.n	8002e02 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	f003 0308 	and.w	r3, r3, #8
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d004      	beq.n	8002dfc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dfa:	e002      	b.n	8002e02 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f989 	bl	8003114 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d024      	beq.n	8002e56 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e14:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d003      	beq.n	8002e28 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 f963 	bl	80030ec <HAL_CAN_TxMailbox1CompleteCallback>
 8002e26:	e016      	b.n	8002e56 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d004      	beq.n	8002e3c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e38:	627b      	str	r3, [r7, #36]	; 0x24
 8002e3a:	e00c      	b.n	8002e56 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d004      	beq.n	8002e50 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e4e:	e002      	b.n	8002e56 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f000 f969 	bl	8003128 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d024      	beq.n	8002eaa <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e68:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d003      	beq.n	8002e7c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 f943 	bl	8003100 <HAL_CAN_TxMailbox2CompleteCallback>
 8002e7a:	e016      	b.n	8002eaa <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d004      	beq.n	8002e90 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e8e:	e00c      	b.n	8002eaa <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d004      	beq.n	8002ea4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ea2:	e002      	b.n	8002eaa <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 f949 	bl	800313c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00c      	beq.n	8002ece <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	f003 0310 	and.w	r3, r3, #16
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d007      	beq.n	8002ece <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ec4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2210      	movs	r2, #16
 8002ecc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	f003 0304 	and.w	r3, r3, #4
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00b      	beq.n	8002ef0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	f003 0308 	and.w	r3, r3, #8
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d006      	beq.n	8002ef0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2208      	movs	r2, #8
 8002ee8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f000 f930 	bl	8003150 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d009      	beq.n	8002f0e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	f003 0303 	and.w	r3, r3, #3
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d002      	beq.n	8002f0e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f7fd fd1f 	bl	800094c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002f0e:	6a3b      	ldr	r3, [r7, #32]
 8002f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00c      	beq.n	8002f32 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	f003 0310 	and.w	r3, r3, #16
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f24:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f28:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2210      	movs	r2, #16
 8002f30:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002f32:	6a3b      	ldr	r3, [r7, #32]
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00b      	beq.n	8002f54 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	f003 0308 	and.w	r3, r3, #8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d006      	beq.n	8002f54 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2208      	movs	r2, #8
 8002f4c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f912 	bl	8003178 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002f54:	6a3b      	ldr	r3, [r7, #32]
 8002f56:	f003 0310 	and.w	r3, r3, #16
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d009      	beq.n	8002f72 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	f003 0303 	and.w	r3, r3, #3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d002      	beq.n	8002f72 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f000 f8f9 	bl	8003164 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002f72:	6a3b      	ldr	r3, [r7, #32]
 8002f74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00b      	beq.n	8002f94 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	f003 0310 	and.w	r3, r3, #16
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d006      	beq.n	8002f94 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	2210      	movs	r2, #16
 8002f8c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 f8fc 	bl	800318c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002f94:	6a3b      	ldr	r3, [r7, #32]
 8002f96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00b      	beq.n	8002fb6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d006      	beq.n	8002fb6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2208      	movs	r2, #8
 8002fae:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 f8f5 	bl	80031a0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002fb6:	6a3b      	ldr	r3, [r7, #32]
 8002fb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d07b      	beq.n	80030b8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d072      	beq.n	80030b0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fca:	6a3b      	ldr	r3, [r7, #32]
 8002fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d003      	beq.n	8002fe6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe0:	f043 0301 	orr.w	r3, r3, #1
 8002fe4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002fe6:	6a3b      	ldr	r3, [r7, #32]
 8002fe8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d003      	beq.n	8003002 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffc:	f043 0302 	orr.w	r3, r3, #2
 8003000:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003008:	2b00      	cmp	r3, #0
 800300a:	d008      	beq.n	800301e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003018:	f043 0304 	orr.w	r3, r3, #4
 800301c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800301e:	6a3b      	ldr	r3, [r7, #32]
 8003020:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003024:	2b00      	cmp	r3, #0
 8003026:	d043      	beq.n	80030b0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800302e:	2b00      	cmp	r3, #0
 8003030:	d03e      	beq.n	80030b0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003038:	2b60      	cmp	r3, #96	; 0x60
 800303a:	d02b      	beq.n	8003094 <HAL_CAN_IRQHandler+0x32a>
 800303c:	2b60      	cmp	r3, #96	; 0x60
 800303e:	d82e      	bhi.n	800309e <HAL_CAN_IRQHandler+0x334>
 8003040:	2b50      	cmp	r3, #80	; 0x50
 8003042:	d022      	beq.n	800308a <HAL_CAN_IRQHandler+0x320>
 8003044:	2b50      	cmp	r3, #80	; 0x50
 8003046:	d82a      	bhi.n	800309e <HAL_CAN_IRQHandler+0x334>
 8003048:	2b40      	cmp	r3, #64	; 0x40
 800304a:	d019      	beq.n	8003080 <HAL_CAN_IRQHandler+0x316>
 800304c:	2b40      	cmp	r3, #64	; 0x40
 800304e:	d826      	bhi.n	800309e <HAL_CAN_IRQHandler+0x334>
 8003050:	2b30      	cmp	r3, #48	; 0x30
 8003052:	d010      	beq.n	8003076 <HAL_CAN_IRQHandler+0x30c>
 8003054:	2b30      	cmp	r3, #48	; 0x30
 8003056:	d822      	bhi.n	800309e <HAL_CAN_IRQHandler+0x334>
 8003058:	2b10      	cmp	r3, #16
 800305a:	d002      	beq.n	8003062 <HAL_CAN_IRQHandler+0x2f8>
 800305c:	2b20      	cmp	r3, #32
 800305e:	d005      	beq.n	800306c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003060:	e01d      	b.n	800309e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003064:	f043 0308 	orr.w	r3, r3, #8
 8003068:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800306a:	e019      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800306c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306e:	f043 0310 	orr.w	r3, r3, #16
 8003072:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003074:	e014      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	f043 0320 	orr.w	r3, r3, #32
 800307c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800307e:	e00f      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003086:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003088:	e00a      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800308a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003092:	e005      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003096:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800309a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800309c:	e000      	b.n	80030a0 <HAL_CAN_IRQHandler+0x336>
            break;
 800309e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	699a      	ldr	r2, [r3, #24]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80030ae:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2204      	movs	r2, #4
 80030b6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80030b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d008      	beq.n	80030d0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c4:	431a      	orrs	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 f872 	bl	80031b4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80030d0:	bf00      	nop
 80030d2:	3728      	adds	r7, #40	; 0x28
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031d8:	4b0c      	ldr	r3, [pc, #48]	; (800320c <__NVIC_SetPriorityGrouping+0x44>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031e4:	4013      	ands	r3, r2
 80031e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031fa:	4a04      	ldr	r2, [pc, #16]	; (800320c <__NVIC_SetPriorityGrouping+0x44>)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	60d3      	str	r3, [r2, #12]
}
 8003200:	bf00      	nop
 8003202:	3714      	adds	r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	e000ed00 	.word	0xe000ed00

08003210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003214:	4b04      	ldr	r3, [pc, #16]	; (8003228 <__NVIC_GetPriorityGrouping+0x18>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	0a1b      	lsrs	r3, r3, #8
 800321a:	f003 0307 	and.w	r3, r3, #7
}
 800321e:	4618      	mov	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323a:	2b00      	cmp	r3, #0
 800323c:	db0b      	blt.n	8003256 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800323e:	79fb      	ldrb	r3, [r7, #7]
 8003240:	f003 021f 	and.w	r2, r3, #31
 8003244:	4907      	ldr	r1, [pc, #28]	; (8003264 <__NVIC_EnableIRQ+0x38>)
 8003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324a:	095b      	lsrs	r3, r3, #5
 800324c:	2001      	movs	r0, #1
 800324e:	fa00 f202 	lsl.w	r2, r0, r2
 8003252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop
 8003264:	e000e100 	.word	0xe000e100

08003268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	6039      	str	r1, [r7, #0]
 8003272:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003278:	2b00      	cmp	r3, #0
 800327a:	db0a      	blt.n	8003292 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	b2da      	uxtb	r2, r3
 8003280:	490c      	ldr	r1, [pc, #48]	; (80032b4 <__NVIC_SetPriority+0x4c>)
 8003282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003286:	0112      	lsls	r2, r2, #4
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	440b      	add	r3, r1
 800328c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003290:	e00a      	b.n	80032a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	b2da      	uxtb	r2, r3
 8003296:	4908      	ldr	r1, [pc, #32]	; (80032b8 <__NVIC_SetPriority+0x50>)
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	3b04      	subs	r3, #4
 80032a0:	0112      	lsls	r2, r2, #4
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	440b      	add	r3, r1
 80032a6:	761a      	strb	r2, [r3, #24]
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	e000e100 	.word	0xe000e100
 80032b8:	e000ed00 	.word	0xe000ed00

080032bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032bc:	b480      	push	{r7}
 80032be:	b089      	sub	sp, #36	; 0x24
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f1c3 0307 	rsb	r3, r3, #7
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	bf28      	it	cs
 80032da:	2304      	movcs	r3, #4
 80032dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3304      	adds	r3, #4
 80032e2:	2b06      	cmp	r3, #6
 80032e4:	d902      	bls.n	80032ec <NVIC_EncodePriority+0x30>
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	3b03      	subs	r3, #3
 80032ea:	e000      	b.n	80032ee <NVIC_EncodePriority+0x32>
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f0:	f04f 32ff 	mov.w	r2, #4294967295
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43da      	mvns	r2, r3
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	401a      	ands	r2, r3
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003304:	f04f 31ff 	mov.w	r1, #4294967295
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	fa01 f303 	lsl.w	r3, r1, r3
 800330e:	43d9      	mvns	r1, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003314:	4313      	orrs	r3, r2
         );
}
 8003316:	4618      	mov	r0, r3
 8003318:	3724      	adds	r7, #36	; 0x24
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b082      	sub	sp, #8
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7ff ff4c 	bl	80031c8 <__NVIC_SetPriorityGrouping>
}
 8003330:	bf00      	nop
 8003332:	3708      	adds	r7, #8
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	4603      	mov	r3, r0
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
 8003344:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003346:	2300      	movs	r3, #0
 8003348:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800334a:	f7ff ff61 	bl	8003210 <__NVIC_GetPriorityGrouping>
 800334e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	68b9      	ldr	r1, [r7, #8]
 8003354:	6978      	ldr	r0, [r7, #20]
 8003356:	f7ff ffb1 	bl	80032bc <NVIC_EncodePriority>
 800335a:	4602      	mov	r2, r0
 800335c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003360:	4611      	mov	r1, r2
 8003362:	4618      	mov	r0, r3
 8003364:	f7ff ff80 	bl	8003268 <__NVIC_SetPriority>
}
 8003368:	bf00      	nop
 800336a:	3718      	adds	r7, #24
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
 8003376:	4603      	mov	r3, r0
 8003378:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800337a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff ff54 	bl	800322c <__NVIC_EnableIRQ>
}
 8003384:	bf00      	nop
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003398:	f7ff f884 	bl	80024a4 <HAL_GetTick>
 800339c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e099      	b.n	80034dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2202      	movs	r2, #2
 80033ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 0201 	bic.w	r2, r2, #1
 80033c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033c8:	e00f      	b.n	80033ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033ca:	f7ff f86b 	bl	80024a4 <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	2b05      	cmp	r3, #5
 80033d6:	d908      	bls.n	80033ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2220      	movs	r2, #32
 80033dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2203      	movs	r2, #3
 80033e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e078      	b.n	80034dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d1e8      	bne.n	80033ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003400:	697a      	ldr	r2, [r7, #20]
 8003402:	4b38      	ldr	r3, [pc, #224]	; (80034e4 <HAL_DMA_Init+0x158>)
 8003404:	4013      	ands	r3, r2
 8003406:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003416:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003422:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800342e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a1b      	ldr	r3, [r3, #32]
 8003434:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	4313      	orrs	r3, r2
 800343a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	2b04      	cmp	r3, #4
 8003442:	d107      	bne.n	8003454 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344c:	4313      	orrs	r3, r2
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	4313      	orrs	r3, r2
 8003452:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	697a      	ldr	r2, [r7, #20]
 800345a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f023 0307 	bic.w	r3, r3, #7
 800346a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	4313      	orrs	r3, r2
 8003474:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347a:	2b04      	cmp	r3, #4
 800347c:	d117      	bne.n	80034ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	4313      	orrs	r3, r2
 8003486:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00e      	beq.n	80034ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 fb01 	bl	8003a98 <DMA_CheckFifoParam>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d008      	beq.n	80034ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2240      	movs	r2, #64	; 0x40
 80034a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80034aa:	2301      	movs	r3, #1
 80034ac:	e016      	b.n	80034dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 fab8 	bl	8003a2c <DMA_CalcBaseAndBitshift>
 80034bc:	4603      	mov	r3, r0
 80034be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034c4:	223f      	movs	r2, #63	; 0x3f
 80034c6:	409a      	lsls	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3718      	adds	r7, #24
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	f010803f 	.word	0xf010803f

080034e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
 80034f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003506:	2b01      	cmp	r3, #1
 8003508:	d101      	bne.n	800350e <HAL_DMA_Start_IT+0x26>
 800350a:	2302      	movs	r3, #2
 800350c:	e040      	b.n	8003590 <HAL_DMA_Start_IT+0xa8>
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b01      	cmp	r3, #1
 8003520:	d12f      	bne.n	8003582 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2202      	movs	r2, #2
 8003526:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 fa4a 	bl	80039d0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003540:	223f      	movs	r2, #63	; 0x3f
 8003542:	409a      	lsls	r2, r3
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0216 	orr.w	r2, r2, #22
 8003556:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355c:	2b00      	cmp	r3, #0
 800355e:	d007      	beq.n	8003570 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 0208 	orr.w	r2, r2, #8
 800356e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 0201 	orr.w	r2, r2, #1
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	e005      	b.n	800358e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800358a:	2302      	movs	r3, #2
 800358c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800358e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003590:	4618      	mov	r0, r3
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80035a6:	f7fe ff7d 	bl	80024a4 <HAL_GetTick>
 80035aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d008      	beq.n	80035ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2280      	movs	r2, #128	; 0x80
 80035bc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e052      	b.n	8003670 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0216 	bic.w	r2, r2, #22
 80035d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	695a      	ldr	r2, [r3, #20]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d103      	bne.n	80035fa <HAL_DMA_Abort+0x62>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d007      	beq.n	800360a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 0208 	bic.w	r2, r2, #8
 8003608:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 0201 	bic.w	r2, r2, #1
 8003618:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800361a:	e013      	b.n	8003644 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800361c:	f7fe ff42 	bl	80024a4 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b05      	cmp	r3, #5
 8003628:	d90c      	bls.n	8003644 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2220      	movs	r2, #32
 800362e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2203      	movs	r2, #3
 8003634:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e015      	b.n	8003670 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1e4      	bne.n	800361c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003656:	223f      	movs	r2, #63	; 0x3f
 8003658:	409a      	lsls	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2201      	movs	r2, #1
 8003662:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3710      	adds	r7, #16
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d004      	beq.n	8003696 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2280      	movs	r2, #128	; 0x80
 8003690:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e00c      	b.n	80036b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2205      	movs	r2, #5
 800369a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 0201 	bic.w	r2, r2, #1
 80036ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b086      	sub	sp, #24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80036c8:	4b8e      	ldr	r3, [pc, #568]	; (8003904 <HAL_DMA_IRQHandler+0x248>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a8e      	ldr	r2, [pc, #568]	; (8003908 <HAL_DMA_IRQHandler+0x24c>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	0a9b      	lsrs	r3, r3, #10
 80036d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e6:	2208      	movs	r2, #8
 80036e8:	409a      	lsls	r2, r3
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	4013      	ands	r3, r2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d01a      	beq.n	8003728 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d013      	beq.n	8003728 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 0204 	bic.w	r2, r2, #4
 800370e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003714:	2208      	movs	r2, #8
 8003716:	409a      	lsls	r2, r3
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003720:	f043 0201 	orr.w	r2, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800372c:	2201      	movs	r2, #1
 800372e:	409a      	lsls	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4013      	ands	r3, r2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d012      	beq.n	800375e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003742:	2b00      	cmp	r3, #0
 8003744:	d00b      	beq.n	800375e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800374a:	2201      	movs	r2, #1
 800374c:	409a      	lsls	r2, r3
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003756:	f043 0202 	orr.w	r2, r3, #2
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003762:	2204      	movs	r2, #4
 8003764:	409a      	lsls	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	4013      	ands	r3, r2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d012      	beq.n	8003794 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00b      	beq.n	8003794 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003780:	2204      	movs	r2, #4
 8003782:	409a      	lsls	r2, r3
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800378c:	f043 0204 	orr.w	r2, r3, #4
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003798:	2210      	movs	r2, #16
 800379a:	409a      	lsls	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	4013      	ands	r3, r2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d043      	beq.n	800382c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d03c      	beq.n	800382c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b6:	2210      	movs	r2, #16
 80037b8:	409a      	lsls	r2, r3
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d018      	beq.n	80037fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d108      	bne.n	80037ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d024      	beq.n	800382c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	4798      	blx	r3
 80037ea:	e01f      	b.n	800382c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d01b      	beq.n	800382c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	4798      	blx	r3
 80037fc:	e016      	b.n	800382c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003808:	2b00      	cmp	r3, #0
 800380a:	d107      	bne.n	800381c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f022 0208 	bic.w	r2, r2, #8
 800381a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	2b00      	cmp	r3, #0
 8003822:	d003      	beq.n	800382c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003830:	2220      	movs	r2, #32
 8003832:	409a      	lsls	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	4013      	ands	r3, r2
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 808f 	beq.w	800395c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0310 	and.w	r3, r3, #16
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 8087 	beq.w	800395c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003852:	2220      	movs	r2, #32
 8003854:	409a      	lsls	r2, r3
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b05      	cmp	r3, #5
 8003864:	d136      	bne.n	80038d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0216 	bic.w	r2, r2, #22
 8003874:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	695a      	ldr	r2, [r3, #20]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003884:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	2b00      	cmp	r3, #0
 800388c:	d103      	bne.n	8003896 <HAL_DMA_IRQHandler+0x1da>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003892:	2b00      	cmp	r3, #0
 8003894:	d007      	beq.n	80038a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 0208 	bic.w	r2, r2, #8
 80038a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038aa:	223f      	movs	r2, #63	; 0x3f
 80038ac:	409a      	lsls	r2, r3
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d07e      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	4798      	blx	r3
        }
        return;
 80038d2:	e079      	b.n	80039c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d01d      	beq.n	800391e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10d      	bne.n	800390c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d031      	beq.n	800395c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	4798      	blx	r3
 8003900:	e02c      	b.n	800395c <HAL_DMA_IRQHandler+0x2a0>
 8003902:	bf00      	nop
 8003904:	20000140 	.word	0x20000140
 8003908:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003910:	2b00      	cmp	r3, #0
 8003912:	d023      	beq.n	800395c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	4798      	blx	r3
 800391c:	e01e      	b.n	800395c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003928:	2b00      	cmp	r3, #0
 800392a:	d10f      	bne.n	800394c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0210 	bic.w	r2, r2, #16
 800393a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003960:	2b00      	cmp	r3, #0
 8003962:	d032      	beq.n	80039ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d022      	beq.n	80039b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2205      	movs	r2, #5
 8003974:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 0201 	bic.w	r2, r2, #1
 8003986:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	3301      	adds	r3, #1
 800398c:	60bb      	str	r3, [r7, #8]
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	429a      	cmp	r2, r3
 8003992:	d307      	bcc.n	80039a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f2      	bne.n	8003988 <HAL_DMA_IRQHandler+0x2cc>
 80039a2:	e000      	b.n	80039a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80039a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d005      	beq.n	80039ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	4798      	blx	r3
 80039c6:	e000      	b.n	80039ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80039c8:	bf00      	nop
    }
  }
}
 80039ca:	3718      	adds	r7, #24
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
 80039dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80039ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	683a      	ldr	r2, [r7, #0]
 80039f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	2b40      	cmp	r3, #64	; 0x40
 80039fc:	d108      	bne.n	8003a10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68ba      	ldr	r2, [r7, #8]
 8003a0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a0e:	e007      	b.n	8003a20 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68ba      	ldr	r2, [r7, #8]
 8003a16:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	60da      	str	r2, [r3, #12]
}
 8003a20:	bf00      	nop
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	3b10      	subs	r3, #16
 8003a3c:	4a14      	ldr	r2, [pc, #80]	; (8003a90 <DMA_CalcBaseAndBitshift+0x64>)
 8003a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a42:	091b      	lsrs	r3, r3, #4
 8003a44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a46:	4a13      	ldr	r2, [pc, #76]	; (8003a94 <DMA_CalcBaseAndBitshift+0x68>)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	461a      	mov	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2b03      	cmp	r3, #3
 8003a58:	d909      	bls.n	8003a6e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a62:	f023 0303 	bic.w	r3, r3, #3
 8003a66:	1d1a      	adds	r2, r3, #4
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	659a      	str	r2, [r3, #88]	; 0x58
 8003a6c:	e007      	b.n	8003a7e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a76:	f023 0303 	bic.w	r3, r3, #3
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3714      	adds	r7, #20
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
 8003a8e:	bf00      	nop
 8003a90:	aaaaaaab 	.word	0xaaaaaaab
 8003a94:	0800a97c 	.word	0x0800a97c

08003a98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d11f      	bne.n	8003af2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	2b03      	cmp	r3, #3
 8003ab6:	d856      	bhi.n	8003b66 <DMA_CheckFifoParam+0xce>
 8003ab8:	a201      	add	r2, pc, #4	; (adr r2, 8003ac0 <DMA_CheckFifoParam+0x28>)
 8003aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003abe:	bf00      	nop
 8003ac0:	08003ad1 	.word	0x08003ad1
 8003ac4:	08003ae3 	.word	0x08003ae3
 8003ac8:	08003ad1 	.word	0x08003ad1
 8003acc:	08003b67 	.word	0x08003b67
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d046      	beq.n	8003b6a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ae0:	e043      	b.n	8003b6a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003aea:	d140      	bne.n	8003b6e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003af0:	e03d      	b.n	8003b6e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003afa:	d121      	bne.n	8003b40 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	2b03      	cmp	r3, #3
 8003b00:	d837      	bhi.n	8003b72 <DMA_CheckFifoParam+0xda>
 8003b02:	a201      	add	r2, pc, #4	; (adr r2, 8003b08 <DMA_CheckFifoParam+0x70>)
 8003b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b08:	08003b19 	.word	0x08003b19
 8003b0c:	08003b1f 	.word	0x08003b1f
 8003b10:	08003b19 	.word	0x08003b19
 8003b14:	08003b31 	.word	0x08003b31
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b1c:	e030      	b.n	8003b80 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d025      	beq.n	8003b76 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b2e:	e022      	b.n	8003b76 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b34:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b38:	d11f      	bne.n	8003b7a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b3e:	e01c      	b.n	8003b7a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d903      	bls.n	8003b4e <DMA_CheckFifoParam+0xb6>
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	2b03      	cmp	r3, #3
 8003b4a:	d003      	beq.n	8003b54 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b4c:	e018      	b.n	8003b80 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	73fb      	strb	r3, [r7, #15]
      break;
 8003b52:	e015      	b.n	8003b80 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00e      	beq.n	8003b7e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	73fb      	strb	r3, [r7, #15]
      break;
 8003b64:	e00b      	b.n	8003b7e <DMA_CheckFifoParam+0xe6>
      break;
 8003b66:	bf00      	nop
 8003b68:	e00a      	b.n	8003b80 <DMA_CheckFifoParam+0xe8>
      break;
 8003b6a:	bf00      	nop
 8003b6c:	e008      	b.n	8003b80 <DMA_CheckFifoParam+0xe8>
      break;
 8003b6e:	bf00      	nop
 8003b70:	e006      	b.n	8003b80 <DMA_CheckFifoParam+0xe8>
      break;
 8003b72:	bf00      	nop
 8003b74:	e004      	b.n	8003b80 <DMA_CheckFifoParam+0xe8>
      break;
 8003b76:	bf00      	nop
 8003b78:	e002      	b.n	8003b80 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b7a:	bf00      	nop
 8003b7c:	e000      	b.n	8003b80 <DMA_CheckFifoParam+0xe8>
      break;
 8003b7e:	bf00      	nop
    }
  } 
  
  return status; 
 8003b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3714      	adds	r7, #20
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop

08003b90 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003b9a:	4b4b      	ldr	r3, [pc, #300]	; (8003cc8 <HAL_FLASH_IRQHandler+0x138>)
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d020      	beq.n	8003be8 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8003ba6:	4b49      	ldr	r3, [pc, #292]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d107      	bne.n	8003bc0 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8003bb0:	4b46      	ldr	r3, [pc, #280]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8003bb6:	4b45      	ldr	r3, [pc, #276]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bbc:	60da      	str	r2, [r3, #12]
 8003bbe:	e00b      	b.n	8003bd8 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8003bc0:	4b42      	ldr	r3, [pc, #264]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d103      	bne.n	8003bd2 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8003bca:	4b40      	ldr	r3, [pc, #256]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	607b      	str	r3, [r7, #4]
 8003bd0:	e002      	b.n	8003bd8 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8003bd2:	4b3e      	ldr	r3, [pc, #248]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8003bd8:	f000 f88e 	bl	8003cf8 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 f881 	bl	8003ce4 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003be2:	4b3a      	ldr	r3, [pc, #232]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003be8:	4b37      	ldr	r3, [pc, #220]	; (8003cc8 <HAL_FLASH_IRQHandler+0x138>)
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d04a      	beq.n	8003c8a <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003bf4:	4b34      	ldr	r3, [pc, #208]	; (8003cc8 <HAL_FLASH_IRQHandler+0x138>)
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8003bfa:	4b34      	ldr	r3, [pc, #208]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d12d      	bne.n	8003c60 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8003c04:	4b31      	ldr	r3, [pc, #196]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	4a30      	ldr	r2, [pc, #192]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c0c:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 8003c0e:	4b2f      	ldr	r3, [pc, #188]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d015      	beq.n	8003c42 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8003c16:	4b2d      	ldr	r3, [pc, #180]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 f857 	bl	8003cd0 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 8003c22:	4b2a      	ldr	r3, [pc, #168]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	3301      	adds	r3, #1
 8003c28:	4a28      	ldr	r2, [pc, #160]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c2a:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8003c2c:	4b27      	ldr	r3, [pc, #156]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8003c32:	4b26      	ldr	r3, [pc, #152]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c34:	7a1b      	ldrb	r3, [r3, #8]
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	4619      	mov	r1, r3
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 f8b2 	bl	8003da4 <FLASH_Erase_Sector>
 8003c40:	e023      	b.n	8003c8a <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8003c42:	f04f 33ff 	mov.w	r3, #4294967295
 8003c46:	607b      	str	r3, [r7, #4]
 8003c48:	4a20      	ldr	r2, [pc, #128]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003c4e:	4b1f      	ldr	r3, [pc, #124]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8003c54:	f000 f8ee 	bl	8003e34 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f000 f839 	bl	8003cd0 <HAL_FLASH_EndOfOperationCallback>
 8003c5e:	e014      	b.n	8003c8a <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 8003c60:	4b1a      	ldr	r3, [pc, #104]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d107      	bne.n	8003c7a <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8003c6a:	f000 f8e3 	bl	8003e34 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8003c6e:	4b17      	ldr	r3, [pc, #92]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 f82c 	bl	8003cd0 <HAL_FLASH_EndOfOperationCallback>
 8003c78:	e004      	b.n	8003c84 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8003c7a:	4b14      	ldr	r3, [pc, #80]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f000 f826 	bl	8003cd0 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003c84:	4b11      	ldr	r3, [pc, #68]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8003c8a:	4b10      	ldr	r3, [pc, #64]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d114      	bne.n	8003cbe <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8003c94:	4b0c      	ldr	r3, [pc, #48]	; (8003cc8 <HAL_FLASH_IRQHandler+0x138>)
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	4a0b      	ldr	r2, [pc, #44]	; (8003cc8 <HAL_FLASH_IRQHandler+0x138>)
 8003c9a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003c9e:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8003ca0:	4b09      	ldr	r3, [pc, #36]	; (8003cc8 <HAL_FLASH_IRQHandler+0x138>)
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	4a08      	ldr	r2, [pc, #32]	; (8003cc8 <HAL_FLASH_IRQHandler+0x138>)
 8003ca6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003caa:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8003cac:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <HAL_FLASH_IRQHandler+0x138>)
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	4a05      	ldr	r2, [pc, #20]	; (8003cc8 <HAL_FLASH_IRQHandler+0x138>)
 8003cb2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003cb6:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8003cb8:	4b04      	ldr	r3, [pc, #16]	; (8003ccc <HAL_FLASH_IRQHandler+0x13c>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	761a      	strb	r2, [r3, #24]
  }
}
 8003cbe:	bf00      	nop
 8003cc0:	3708      	adds	r7, #8
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	40023c00 	.word	0x40023c00
 8003ccc:	20000a94 	.word	0x20000a94

08003cd0 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003cfc:	4b27      	ldr	r3, [pc, #156]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d008      	beq.n	8003d1a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003d08:	4b25      	ldr	r3, [pc, #148]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d0a:	69db      	ldr	r3, [r3, #28]
 8003d0c:	f043 0310 	orr.w	r3, r3, #16
 8003d10:	4a23      	ldr	r2, [pc, #140]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d12:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003d14:	4b21      	ldr	r3, [pc, #132]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003d16:	2210      	movs	r2, #16
 8003d18:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003d1a:	4b20      	ldr	r3, [pc, #128]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	f003 0320 	and.w	r3, r3, #32
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d008      	beq.n	8003d38 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003d26:	4b1e      	ldr	r3, [pc, #120]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	f043 0308 	orr.w	r3, r3, #8
 8003d2e:	4a1c      	ldr	r2, [pc, #112]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d30:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003d32:	4b1a      	ldr	r3, [pc, #104]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003d34:	2220      	movs	r2, #32
 8003d36:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003d38:	4b18      	ldr	r3, [pc, #96]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d008      	beq.n	8003d56 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003d44:	4b16      	ldr	r3, [pc, #88]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d46:	69db      	ldr	r3, [r3, #28]
 8003d48:	f043 0304 	orr.w	r3, r3, #4
 8003d4c:	4a14      	ldr	r2, [pc, #80]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d4e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003d50:	4b12      	ldr	r3, [pc, #72]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003d52:	2240      	movs	r2, #64	; 0x40
 8003d54:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003d56:	4b11      	ldr	r3, [pc, #68]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d008      	beq.n	8003d74 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003d62:	4b0f      	ldr	r3, [pc, #60]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d64:	69db      	ldr	r3, [r3, #28]
 8003d66:	f043 0302 	orr.w	r3, r3, #2
 8003d6a:	4a0d      	ldr	r2, [pc, #52]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d6c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003d6e:	4b0b      	ldr	r3, [pc, #44]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003d70:	2280      	movs	r2, #128	; 0x80
 8003d72:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003d74:	4b09      	ldr	r3, [pc, #36]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d008      	beq.n	8003d92 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003d80:	4b07      	ldr	r3, [pc, #28]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	f043 0320 	orr.w	r3, r3, #32
 8003d88:	4a05      	ldr	r2, [pc, #20]	; (8003da0 <FLASH_SetErrorCode+0xa8>)
 8003d8a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003d8c:	4b03      	ldr	r3, [pc, #12]	; (8003d9c <FLASH_SetErrorCode+0xa4>)
 8003d8e:	2202      	movs	r2, #2
 8003d90:	60da      	str	r2, [r3, #12]
  }
}
 8003d92:	bf00      	nop
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	40023c00 	.word	0x40023c00
 8003da0:	20000a94 	.word	0x20000a94

08003da4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	460b      	mov	r3, r1
 8003dae:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003db0:	2300      	movs	r3, #0
 8003db2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003db4:	78fb      	ldrb	r3, [r7, #3]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d102      	bne.n	8003dc0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	60fb      	str	r3, [r7, #12]
 8003dbe:	e010      	b.n	8003de2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003dc0:	78fb      	ldrb	r3, [r7, #3]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d103      	bne.n	8003dce <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003dc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003dca:	60fb      	str	r3, [r7, #12]
 8003dcc:	e009      	b.n	8003de2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003dce:	78fb      	ldrb	r3, [r7, #3]
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d103      	bne.n	8003ddc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003dd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003dd8:	60fb      	str	r3, [r7, #12]
 8003dda:	e002      	b.n	8003de2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003ddc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003de0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003de2:	4b13      	ldr	r3, [pc, #76]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	4a12      	ldr	r2, [pc, #72]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dec:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003dee:	4b10      	ldr	r3, [pc, #64]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003df0:	691a      	ldr	r2, [r3, #16]
 8003df2:	490f      	ldr	r1, [pc, #60]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003dfa:	4b0d      	ldr	r3, [pc, #52]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	4a0c      	ldr	r2, [pc, #48]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003e00:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003e04:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003e06:	4b0a      	ldr	r3, [pc, #40]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003e08:	691a      	ldr	r2, [r3, #16]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	00db      	lsls	r3, r3, #3
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	4a07      	ldr	r2, [pc, #28]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003e12:	f043 0302 	orr.w	r3, r3, #2
 8003e16:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003e18:	4b05      	ldr	r3, [pc, #20]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003e1a:	691b      	ldr	r3, [r3, #16]
 8003e1c:	4a04      	ldr	r2, [pc, #16]	; (8003e30 <FLASH_Erase_Sector+0x8c>)
 8003e1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e22:	6113      	str	r3, [r2, #16]
}
 8003e24:	bf00      	nop
 8003e26:	3714      	adds	r7, #20
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr
 8003e30:	40023c00 	.word	0x40023c00

08003e34 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003e34:	b480      	push	{r7}
 8003e36:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003e38:	4b20      	ldr	r3, [pc, #128]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d017      	beq.n	8003e74 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003e44:	4b1d      	ldr	r3, [pc, #116]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a1c      	ldr	r2, [pc, #112]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e4a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e4e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003e50:	4b1a      	ldr	r3, [pc, #104]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a19      	ldr	r2, [pc, #100]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e5a:	6013      	str	r3, [r2, #0]
 8003e5c:	4b17      	ldr	r3, [pc, #92]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a16      	ldr	r2, [pc, #88]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e66:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e68:	4b14      	ldr	r3, [pc, #80]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a13      	ldr	r2, [pc, #76]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e72:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003e74:	4b11      	ldr	r3, [pc, #68]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d017      	beq.n	8003eb0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003e80:	4b0e      	ldr	r3, [pc, #56]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a0d      	ldr	r2, [pc, #52]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e8a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003e8c:	4b0b      	ldr	r3, [pc, #44]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a0a      	ldr	r2, [pc, #40]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e92:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e96:	6013      	str	r3, [r2, #0]
 8003e98:	4b08      	ldr	r3, [pc, #32]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a07      	ldr	r2, [pc, #28]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003e9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ea2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ea4:	4b05      	ldr	r3, [pc, #20]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a04      	ldr	r2, [pc, #16]	; (8003ebc <FLASH_FlushCaches+0x88>)
 8003eaa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003eae:	6013      	str	r3, [r2, #0]
  }
}
 8003eb0:	bf00      	nop
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	40023c00 	.word	0x40023c00

08003ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b089      	sub	sp, #36	; 0x24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	61fb      	str	r3, [r7, #28]
 8003eda:	e16b      	b.n	80041b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003edc:	2201      	movs	r2, #1
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4013      	ands	r3, r2
 8003eee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	f040 815a 	bne.w	80041ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d005      	beq.n	8003f12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d130      	bne.n	8003f74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	2203      	movs	r2, #3
 8003f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f22:	43db      	mvns	r3, r3
 8003f24:	69ba      	ldr	r2, [r7, #24]
 8003f26:	4013      	ands	r3, r2
 8003f28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	68da      	ldr	r2, [r3, #12]
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f48:	2201      	movs	r2, #1
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f50:	43db      	mvns	r3, r3
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	4013      	ands	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	091b      	lsrs	r3, r3, #4
 8003f5e:	f003 0201 	and.w	r2, r3, #1
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 0303 	and.w	r3, r3, #3
 8003f7c:	2b03      	cmp	r3, #3
 8003f7e:	d017      	beq.n	8003fb0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	2203      	movs	r2, #3
 8003f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f90:	43db      	mvns	r3, r3
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	4013      	ands	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	689a      	ldr	r2, [r3, #8]
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	005b      	lsls	r3, r3, #1
 8003fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f003 0303 	and.w	r3, r3, #3
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d123      	bne.n	8004004 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	08da      	lsrs	r2, r3, #3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3208      	adds	r2, #8
 8003fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	f003 0307 	and.w	r3, r3, #7
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	220f      	movs	r2, #15
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	691a      	ldr	r2, [r3, #16]
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	08da      	lsrs	r2, r3, #3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	3208      	adds	r2, #8
 8003ffe:	69b9      	ldr	r1, [r7, #24]
 8004000:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	2203      	movs	r2, #3
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	43db      	mvns	r3, r3
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	4013      	ands	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f003 0203 	and.w	r2, r3, #3
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	005b      	lsls	r3, r3, #1
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	4313      	orrs	r3, r2
 8004030:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 80b4 	beq.w	80041ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004046:	2300      	movs	r3, #0
 8004048:	60fb      	str	r3, [r7, #12]
 800404a:	4b60      	ldr	r3, [pc, #384]	; (80041cc <HAL_GPIO_Init+0x30c>)
 800404c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404e:	4a5f      	ldr	r2, [pc, #380]	; (80041cc <HAL_GPIO_Init+0x30c>)
 8004050:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004054:	6453      	str	r3, [r2, #68]	; 0x44
 8004056:	4b5d      	ldr	r3, [pc, #372]	; (80041cc <HAL_GPIO_Init+0x30c>)
 8004058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800405e:	60fb      	str	r3, [r7, #12]
 8004060:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004062:	4a5b      	ldr	r2, [pc, #364]	; (80041d0 <HAL_GPIO_Init+0x310>)
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	089b      	lsrs	r3, r3, #2
 8004068:	3302      	adds	r3, #2
 800406a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800406e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f003 0303 	and.w	r3, r3, #3
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	220f      	movs	r2, #15
 800407a:	fa02 f303 	lsl.w	r3, r2, r3
 800407e:	43db      	mvns	r3, r3
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	4013      	ands	r3, r2
 8004084:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a52      	ldr	r2, [pc, #328]	; (80041d4 <HAL_GPIO_Init+0x314>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d02b      	beq.n	80040e6 <HAL_GPIO_Init+0x226>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a51      	ldr	r2, [pc, #324]	; (80041d8 <HAL_GPIO_Init+0x318>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d025      	beq.n	80040e2 <HAL_GPIO_Init+0x222>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a50      	ldr	r2, [pc, #320]	; (80041dc <HAL_GPIO_Init+0x31c>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d01f      	beq.n	80040de <HAL_GPIO_Init+0x21e>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a4f      	ldr	r2, [pc, #316]	; (80041e0 <HAL_GPIO_Init+0x320>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d019      	beq.n	80040da <HAL_GPIO_Init+0x21a>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a4e      	ldr	r2, [pc, #312]	; (80041e4 <HAL_GPIO_Init+0x324>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d013      	beq.n	80040d6 <HAL_GPIO_Init+0x216>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a4d      	ldr	r2, [pc, #308]	; (80041e8 <HAL_GPIO_Init+0x328>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d00d      	beq.n	80040d2 <HAL_GPIO_Init+0x212>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a4c      	ldr	r2, [pc, #304]	; (80041ec <HAL_GPIO_Init+0x32c>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d007      	beq.n	80040ce <HAL_GPIO_Init+0x20e>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a4b      	ldr	r2, [pc, #300]	; (80041f0 <HAL_GPIO_Init+0x330>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d101      	bne.n	80040ca <HAL_GPIO_Init+0x20a>
 80040c6:	2307      	movs	r3, #7
 80040c8:	e00e      	b.n	80040e8 <HAL_GPIO_Init+0x228>
 80040ca:	2308      	movs	r3, #8
 80040cc:	e00c      	b.n	80040e8 <HAL_GPIO_Init+0x228>
 80040ce:	2306      	movs	r3, #6
 80040d0:	e00a      	b.n	80040e8 <HAL_GPIO_Init+0x228>
 80040d2:	2305      	movs	r3, #5
 80040d4:	e008      	b.n	80040e8 <HAL_GPIO_Init+0x228>
 80040d6:	2304      	movs	r3, #4
 80040d8:	e006      	b.n	80040e8 <HAL_GPIO_Init+0x228>
 80040da:	2303      	movs	r3, #3
 80040dc:	e004      	b.n	80040e8 <HAL_GPIO_Init+0x228>
 80040de:	2302      	movs	r3, #2
 80040e0:	e002      	b.n	80040e8 <HAL_GPIO_Init+0x228>
 80040e2:	2301      	movs	r3, #1
 80040e4:	e000      	b.n	80040e8 <HAL_GPIO_Init+0x228>
 80040e6:	2300      	movs	r3, #0
 80040e8:	69fa      	ldr	r2, [r7, #28]
 80040ea:	f002 0203 	and.w	r2, r2, #3
 80040ee:	0092      	lsls	r2, r2, #2
 80040f0:	4093      	lsls	r3, r2
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040f8:	4935      	ldr	r1, [pc, #212]	; (80041d0 <HAL_GPIO_Init+0x310>)
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	089b      	lsrs	r3, r3, #2
 80040fe:	3302      	adds	r3, #2
 8004100:	69ba      	ldr	r2, [r7, #24]
 8004102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004106:	4b3b      	ldr	r3, [pc, #236]	; (80041f4 <HAL_GPIO_Init+0x334>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	43db      	mvns	r3, r3
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	4013      	ands	r3, r2
 8004114:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	4313      	orrs	r3, r2
 8004128:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800412a:	4a32      	ldr	r2, [pc, #200]	; (80041f4 <HAL_GPIO_Init+0x334>)
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004130:	4b30      	ldr	r3, [pc, #192]	; (80041f4 <HAL_GPIO_Init+0x334>)
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	43db      	mvns	r3, r3
 800413a:	69ba      	ldr	r2, [r7, #24]
 800413c:	4013      	ands	r3, r2
 800413e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d003      	beq.n	8004154 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	4313      	orrs	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004154:	4a27      	ldr	r2, [pc, #156]	; (80041f4 <HAL_GPIO_Init+0x334>)
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800415a:	4b26      	ldr	r3, [pc, #152]	; (80041f4 <HAL_GPIO_Init+0x334>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	43db      	mvns	r3, r3
 8004164:	69ba      	ldr	r2, [r7, #24]
 8004166:	4013      	ands	r3, r2
 8004168:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	4313      	orrs	r3, r2
 800417c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800417e:	4a1d      	ldr	r2, [pc, #116]	; (80041f4 <HAL_GPIO_Init+0x334>)
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004184:	4b1b      	ldr	r3, [pc, #108]	; (80041f4 <HAL_GPIO_Init+0x334>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	43db      	mvns	r3, r3
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	4013      	ands	r3, r2
 8004192:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d003      	beq.n	80041a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041a8:	4a12      	ldr	r2, [pc, #72]	; (80041f4 <HAL_GPIO_Init+0x334>)
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	3301      	adds	r3, #1
 80041b2:	61fb      	str	r3, [r7, #28]
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	2b0f      	cmp	r3, #15
 80041b8:	f67f ae90 	bls.w	8003edc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041bc:	bf00      	nop
 80041be:	bf00      	nop
 80041c0:	3724      	adds	r7, #36	; 0x24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	40023800 	.word	0x40023800
 80041d0:	40013800 	.word	0x40013800
 80041d4:	40020000 	.word	0x40020000
 80041d8:	40020400 	.word	0x40020400
 80041dc:	40020800 	.word	0x40020800
 80041e0:	40020c00 	.word	0x40020c00
 80041e4:	40021000 	.word	0x40021000
 80041e8:	40021400 	.word	0x40021400
 80041ec:	40021800 	.word	0x40021800
 80041f0:	40021c00 	.word	0x40021c00
 80041f4:	40013c00 	.word	0x40013c00

080041f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	460b      	mov	r3, r1
 8004202:	807b      	strh	r3, [r7, #2]
 8004204:	4613      	mov	r3, r2
 8004206:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004208:	787b      	ldrb	r3, [r7, #1]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800420e:	887a      	ldrh	r2, [r7, #2]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004214:	e003      	b.n	800421e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004216:	887b      	ldrh	r3, [r7, #2]
 8004218:	041a      	lsls	r2, r3, #16
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	619a      	str	r2, [r3, #24]
}
 800421e:	bf00      	nop
 8004220:	370c      	adds	r7, #12
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr

0800422a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800422a:	b480      	push	{r7}
 800422c:	b085      	sub	sp, #20
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
 8004232:	460b      	mov	r3, r1
 8004234:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800423c:	887a      	ldrh	r2, [r7, #2]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	4013      	ands	r3, r2
 8004242:	041a      	lsls	r2, r3, #16
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	43d9      	mvns	r1, r3
 8004248:	887b      	ldrh	r3, [r7, #2]
 800424a:	400b      	ands	r3, r1
 800424c:	431a      	orrs	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	619a      	str	r2, [r3, #24]
}
 8004252:	bf00      	nop
 8004254:	3714      	adds	r7, #20
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
	...

08004260 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e267      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0301 	and.w	r3, r3, #1
 800427a:	2b00      	cmp	r3, #0
 800427c:	d075      	beq.n	800436a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800427e:	4b88      	ldr	r3, [pc, #544]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 030c 	and.w	r3, r3, #12
 8004286:	2b04      	cmp	r3, #4
 8004288:	d00c      	beq.n	80042a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800428a:	4b85      	ldr	r3, [pc, #532]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004292:	2b08      	cmp	r3, #8
 8004294:	d112      	bne.n	80042bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004296:	4b82      	ldr	r3, [pc, #520]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800429e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042a2:	d10b      	bne.n	80042bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042a4:	4b7e      	ldr	r3, [pc, #504]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d05b      	beq.n	8004368 <HAL_RCC_OscConfig+0x108>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d157      	bne.n	8004368 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e242      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042c4:	d106      	bne.n	80042d4 <HAL_RCC_OscConfig+0x74>
 80042c6:	4b76      	ldr	r3, [pc, #472]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a75      	ldr	r2, [pc, #468]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80042cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042d0:	6013      	str	r3, [r2, #0]
 80042d2:	e01d      	b.n	8004310 <HAL_RCC_OscConfig+0xb0>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042dc:	d10c      	bne.n	80042f8 <HAL_RCC_OscConfig+0x98>
 80042de:	4b70      	ldr	r3, [pc, #448]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a6f      	ldr	r2, [pc, #444]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80042e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042e8:	6013      	str	r3, [r2, #0]
 80042ea:	4b6d      	ldr	r3, [pc, #436]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a6c      	ldr	r2, [pc, #432]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80042f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042f4:	6013      	str	r3, [r2, #0]
 80042f6:	e00b      	b.n	8004310 <HAL_RCC_OscConfig+0xb0>
 80042f8:	4b69      	ldr	r3, [pc, #420]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a68      	ldr	r2, [pc, #416]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80042fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	4b66      	ldr	r3, [pc, #408]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a65      	ldr	r2, [pc, #404]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 800430a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800430e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d013      	beq.n	8004340 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004318:	f7fe f8c4 	bl	80024a4 <HAL_GetTick>
 800431c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004320:	f7fe f8c0 	bl	80024a4 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b64      	cmp	r3, #100	; 0x64
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e207      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004332:	4b5b      	ldr	r3, [pc, #364]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0f0      	beq.n	8004320 <HAL_RCC_OscConfig+0xc0>
 800433e:	e014      	b.n	800436a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004340:	f7fe f8b0 	bl	80024a4 <HAL_GetTick>
 8004344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004346:	e008      	b.n	800435a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004348:	f7fe f8ac 	bl	80024a4 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b64      	cmp	r3, #100	; 0x64
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e1f3      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800435a:	4b51      	ldr	r3, [pc, #324]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1f0      	bne.n	8004348 <HAL_RCC_OscConfig+0xe8>
 8004366:	e000      	b.n	800436a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004368:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d063      	beq.n	800443e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004376:	4b4a      	ldr	r3, [pc, #296]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f003 030c 	and.w	r3, r3, #12
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00b      	beq.n	800439a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004382:	4b47      	ldr	r3, [pc, #284]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800438a:	2b08      	cmp	r3, #8
 800438c:	d11c      	bne.n	80043c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800438e:	4b44      	ldr	r3, [pc, #272]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d116      	bne.n	80043c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800439a:	4b41      	ldr	r3, [pc, #260]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d005      	beq.n	80043b2 <HAL_RCC_OscConfig+0x152>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d001      	beq.n	80043b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e1c7      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043b2:	4b3b      	ldr	r3, [pc, #236]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	4937      	ldr	r1, [pc, #220]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043c6:	e03a      	b.n	800443e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d020      	beq.n	8004412 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043d0:	4b34      	ldr	r3, [pc, #208]	; (80044a4 <HAL_RCC_OscConfig+0x244>)
 80043d2:	2201      	movs	r2, #1
 80043d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d6:	f7fe f865 	bl	80024a4 <HAL_GetTick>
 80043da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043dc:	e008      	b.n	80043f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043de:	f7fe f861 	bl	80024a4 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e1a8      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043f0:	4b2b      	ldr	r3, [pc, #172]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d0f0      	beq.n	80043de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043fc:	4b28      	ldr	r3, [pc, #160]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	00db      	lsls	r3, r3, #3
 800440a:	4925      	ldr	r1, [pc, #148]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 800440c:	4313      	orrs	r3, r2
 800440e:	600b      	str	r3, [r1, #0]
 8004410:	e015      	b.n	800443e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004412:	4b24      	ldr	r3, [pc, #144]	; (80044a4 <HAL_RCC_OscConfig+0x244>)
 8004414:	2200      	movs	r2, #0
 8004416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004418:	f7fe f844 	bl	80024a4 <HAL_GetTick>
 800441c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004420:	f7fe f840 	bl	80024a4 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b02      	cmp	r3, #2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e187      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004432:	4b1b      	ldr	r3, [pc, #108]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1f0      	bne.n	8004420 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0308 	and.w	r3, r3, #8
 8004446:	2b00      	cmp	r3, #0
 8004448:	d036      	beq.n	80044b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	695b      	ldr	r3, [r3, #20]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d016      	beq.n	8004480 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004452:	4b15      	ldr	r3, [pc, #84]	; (80044a8 <HAL_RCC_OscConfig+0x248>)
 8004454:	2201      	movs	r2, #1
 8004456:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004458:	f7fe f824 	bl	80024a4 <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004460:	f7fe f820 	bl	80024a4 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e167      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004472:	4b0b      	ldr	r3, [pc, #44]	; (80044a0 <HAL_RCC_OscConfig+0x240>)
 8004474:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d0f0      	beq.n	8004460 <HAL_RCC_OscConfig+0x200>
 800447e:	e01b      	b.n	80044b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004480:	4b09      	ldr	r3, [pc, #36]	; (80044a8 <HAL_RCC_OscConfig+0x248>)
 8004482:	2200      	movs	r2, #0
 8004484:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004486:	f7fe f80d 	bl	80024a4 <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800448c:	e00e      	b.n	80044ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800448e:	f7fe f809 	bl	80024a4 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d907      	bls.n	80044ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e150      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
 80044a0:	40023800 	.word	0x40023800
 80044a4:	42470000 	.word	0x42470000
 80044a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ac:	4b88      	ldr	r3, [pc, #544]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80044ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1ea      	bne.n	800448e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0304 	and.w	r3, r3, #4
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	f000 8097 	beq.w	80045f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044c6:	2300      	movs	r3, #0
 80044c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ca:	4b81      	ldr	r3, [pc, #516]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80044cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d10f      	bne.n	80044f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044d6:	2300      	movs	r3, #0
 80044d8:	60bb      	str	r3, [r7, #8]
 80044da:	4b7d      	ldr	r3, [pc, #500]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80044dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044de:	4a7c      	ldr	r2, [pc, #496]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80044e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044e4:	6413      	str	r3, [r2, #64]	; 0x40
 80044e6:	4b7a      	ldr	r3, [pc, #488]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ee:	60bb      	str	r3, [r7, #8]
 80044f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044f2:	2301      	movs	r3, #1
 80044f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044f6:	4b77      	ldr	r3, [pc, #476]	; (80046d4 <HAL_RCC_OscConfig+0x474>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d118      	bne.n	8004534 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004502:	4b74      	ldr	r3, [pc, #464]	; (80046d4 <HAL_RCC_OscConfig+0x474>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a73      	ldr	r2, [pc, #460]	; (80046d4 <HAL_RCC_OscConfig+0x474>)
 8004508:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800450c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800450e:	f7fd ffc9 	bl	80024a4 <HAL_GetTick>
 8004512:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004514:	e008      	b.n	8004528 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004516:	f7fd ffc5 	bl	80024a4 <HAL_GetTick>
 800451a:	4602      	mov	r2, r0
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	2b02      	cmp	r3, #2
 8004522:	d901      	bls.n	8004528 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e10c      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004528:	4b6a      	ldr	r3, [pc, #424]	; (80046d4 <HAL_RCC_OscConfig+0x474>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004530:	2b00      	cmp	r3, #0
 8004532:	d0f0      	beq.n	8004516 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	2b01      	cmp	r3, #1
 800453a:	d106      	bne.n	800454a <HAL_RCC_OscConfig+0x2ea>
 800453c:	4b64      	ldr	r3, [pc, #400]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 800453e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004540:	4a63      	ldr	r2, [pc, #396]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 8004542:	f043 0301 	orr.w	r3, r3, #1
 8004546:	6713      	str	r3, [r2, #112]	; 0x70
 8004548:	e01c      	b.n	8004584 <HAL_RCC_OscConfig+0x324>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	2b05      	cmp	r3, #5
 8004550:	d10c      	bne.n	800456c <HAL_RCC_OscConfig+0x30c>
 8004552:	4b5f      	ldr	r3, [pc, #380]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 8004554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004556:	4a5e      	ldr	r2, [pc, #376]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 8004558:	f043 0304 	orr.w	r3, r3, #4
 800455c:	6713      	str	r3, [r2, #112]	; 0x70
 800455e:	4b5c      	ldr	r3, [pc, #368]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 8004560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004562:	4a5b      	ldr	r2, [pc, #364]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 8004564:	f043 0301 	orr.w	r3, r3, #1
 8004568:	6713      	str	r3, [r2, #112]	; 0x70
 800456a:	e00b      	b.n	8004584 <HAL_RCC_OscConfig+0x324>
 800456c:	4b58      	ldr	r3, [pc, #352]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 800456e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004570:	4a57      	ldr	r2, [pc, #348]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 8004572:	f023 0301 	bic.w	r3, r3, #1
 8004576:	6713      	str	r3, [r2, #112]	; 0x70
 8004578:	4b55      	ldr	r3, [pc, #340]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 800457a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800457c:	4a54      	ldr	r2, [pc, #336]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 800457e:	f023 0304 	bic.w	r3, r3, #4
 8004582:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d015      	beq.n	80045b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800458c:	f7fd ff8a 	bl	80024a4 <HAL_GetTick>
 8004590:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004592:	e00a      	b.n	80045aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004594:	f7fd ff86 	bl	80024a4 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	f241 3288 	movw	r2, #5000	; 0x1388
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e0cb      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045aa:	4b49      	ldr	r3, [pc, #292]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80045ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d0ee      	beq.n	8004594 <HAL_RCC_OscConfig+0x334>
 80045b6:	e014      	b.n	80045e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045b8:	f7fd ff74 	bl	80024a4 <HAL_GetTick>
 80045bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045be:	e00a      	b.n	80045d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045c0:	f7fd ff70 	bl	80024a4 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e0b5      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045d6:	4b3e      	ldr	r3, [pc, #248]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80045d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1ee      	bne.n	80045c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045e2:	7dfb      	ldrb	r3, [r7, #23]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d105      	bne.n	80045f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045e8:	4b39      	ldr	r3, [pc, #228]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80045ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ec:	4a38      	ldr	r2, [pc, #224]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80045ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f000 80a1 	beq.w	8004740 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80045fe:	4b34      	ldr	r3, [pc, #208]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 030c 	and.w	r3, r3, #12
 8004606:	2b08      	cmp	r3, #8
 8004608:	d05c      	beq.n	80046c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	2b02      	cmp	r3, #2
 8004610:	d141      	bne.n	8004696 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004612:	4b31      	ldr	r3, [pc, #196]	; (80046d8 <HAL_RCC_OscConfig+0x478>)
 8004614:	2200      	movs	r2, #0
 8004616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004618:	f7fd ff44 	bl	80024a4 <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800461e:	e008      	b.n	8004632 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004620:	f7fd ff40 	bl	80024a4 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	2b02      	cmp	r3, #2
 800462c:	d901      	bls.n	8004632 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e087      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004632:	4b27      	ldr	r3, [pc, #156]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1f0      	bne.n	8004620 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	69da      	ldr	r2, [r3, #28]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	431a      	orrs	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464c:	019b      	lsls	r3, r3, #6
 800464e:	431a      	orrs	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004654:	085b      	lsrs	r3, r3, #1
 8004656:	3b01      	subs	r3, #1
 8004658:	041b      	lsls	r3, r3, #16
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004660:	061b      	lsls	r3, r3, #24
 8004662:	491b      	ldr	r1, [pc, #108]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 8004664:	4313      	orrs	r3, r2
 8004666:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004668:	4b1b      	ldr	r3, [pc, #108]	; (80046d8 <HAL_RCC_OscConfig+0x478>)
 800466a:	2201      	movs	r2, #1
 800466c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800466e:	f7fd ff19 	bl	80024a4 <HAL_GetTick>
 8004672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004674:	e008      	b.n	8004688 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004676:	f7fd ff15 	bl	80024a4 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	2b02      	cmp	r3, #2
 8004682:	d901      	bls.n	8004688 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	e05c      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004688:	4b11      	ldr	r3, [pc, #68]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004690:	2b00      	cmp	r3, #0
 8004692:	d0f0      	beq.n	8004676 <HAL_RCC_OscConfig+0x416>
 8004694:	e054      	b.n	8004740 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004696:	4b10      	ldr	r3, [pc, #64]	; (80046d8 <HAL_RCC_OscConfig+0x478>)
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800469c:	f7fd ff02 	bl	80024a4 <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046a4:	f7fd fefe 	bl	80024a4 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e045      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b6:	4b06      	ldr	r3, [pc, #24]	; (80046d0 <HAL_RCC_OscConfig+0x470>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f0      	bne.n	80046a4 <HAL_RCC_OscConfig+0x444>
 80046c2:	e03d      	b.n	8004740 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d107      	bne.n	80046dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e038      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
 80046d0:	40023800 	.word	0x40023800
 80046d4:	40007000 	.word	0x40007000
 80046d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046dc:	4b1b      	ldr	r3, [pc, #108]	; (800474c <HAL_RCC_OscConfig+0x4ec>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d028      	beq.n	800473c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d121      	bne.n	800473c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004702:	429a      	cmp	r2, r3
 8004704:	d11a      	bne.n	800473c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800470c:	4013      	ands	r3, r2
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004712:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004714:	4293      	cmp	r3, r2
 8004716:	d111      	bne.n	800473c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004722:	085b      	lsrs	r3, r3, #1
 8004724:	3b01      	subs	r3, #1
 8004726:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004728:	429a      	cmp	r2, r3
 800472a:	d107      	bne.n	800473c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004736:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004738:	429a      	cmp	r2, r3
 800473a:	d001      	beq.n	8004740 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e000      	b.n	8004742 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3718      	adds	r7, #24
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40023800 	.word	0x40023800

08004750 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d101      	bne.n	8004764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e0cc      	b.n	80048fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004764:	4b68      	ldr	r3, [pc, #416]	; (8004908 <HAL_RCC_ClockConfig+0x1b8>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0307 	and.w	r3, r3, #7
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	429a      	cmp	r2, r3
 8004770:	d90c      	bls.n	800478c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004772:	4b65      	ldr	r3, [pc, #404]	; (8004908 <HAL_RCC_ClockConfig+0x1b8>)
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	b2d2      	uxtb	r2, r2
 8004778:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800477a:	4b63      	ldr	r3, [pc, #396]	; (8004908 <HAL_RCC_ClockConfig+0x1b8>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0307 	and.w	r3, r3, #7
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	429a      	cmp	r2, r3
 8004786:	d001      	beq.n	800478c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e0b8      	b.n	80048fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0302 	and.w	r3, r3, #2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d020      	beq.n	80047da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0304 	and.w	r3, r3, #4
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d005      	beq.n	80047b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047a4:	4b59      	ldr	r3, [pc, #356]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	4a58      	ldr	r2, [pc, #352]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80047aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f003 0308 	and.w	r3, r3, #8
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d005      	beq.n	80047c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047bc:	4b53      	ldr	r3, [pc, #332]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	4a52      	ldr	r2, [pc, #328]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80047c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047c8:	4b50      	ldr	r3, [pc, #320]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	494d      	ldr	r1, [pc, #308]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d044      	beq.n	8004870 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d107      	bne.n	80047fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ee:	4b47      	ldr	r3, [pc, #284]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d119      	bne.n	800482e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e07f      	b.n	80048fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	2b02      	cmp	r3, #2
 8004804:	d003      	beq.n	800480e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800480a:	2b03      	cmp	r3, #3
 800480c:	d107      	bne.n	800481e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800480e:	4b3f      	ldr	r3, [pc, #252]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d109      	bne.n	800482e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e06f      	b.n	80048fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800481e:	4b3b      	ldr	r3, [pc, #236]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d101      	bne.n	800482e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e067      	b.n	80048fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800482e:	4b37      	ldr	r3, [pc, #220]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f023 0203 	bic.w	r2, r3, #3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	4934      	ldr	r1, [pc, #208]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 800483c:	4313      	orrs	r3, r2
 800483e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004840:	f7fd fe30 	bl	80024a4 <HAL_GetTick>
 8004844:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004846:	e00a      	b.n	800485e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004848:	f7fd fe2c 	bl	80024a4 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	f241 3288 	movw	r2, #5000	; 0x1388
 8004856:	4293      	cmp	r3, r2
 8004858:	d901      	bls.n	800485e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e04f      	b.n	80048fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800485e:	4b2b      	ldr	r3, [pc, #172]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f003 020c 	and.w	r2, r3, #12
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	429a      	cmp	r2, r3
 800486e:	d1eb      	bne.n	8004848 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004870:	4b25      	ldr	r3, [pc, #148]	; (8004908 <HAL_RCC_ClockConfig+0x1b8>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	429a      	cmp	r2, r3
 800487c:	d20c      	bcs.n	8004898 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487e:	4b22      	ldr	r3, [pc, #136]	; (8004908 <HAL_RCC_ClockConfig+0x1b8>)
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	b2d2      	uxtb	r2, r2
 8004884:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004886:	4b20      	ldr	r3, [pc, #128]	; (8004908 <HAL_RCC_ClockConfig+0x1b8>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	683a      	ldr	r2, [r7, #0]
 8004890:	429a      	cmp	r2, r3
 8004892:	d001      	beq.n	8004898 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e032      	b.n	80048fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0304 	and.w	r3, r3, #4
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d008      	beq.n	80048b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048a4:	4b19      	ldr	r3, [pc, #100]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	4916      	ldr	r1, [pc, #88]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80048b2:	4313      	orrs	r3, r2
 80048b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0308 	and.w	r3, r3, #8
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d009      	beq.n	80048d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048c2:	4b12      	ldr	r3, [pc, #72]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	691b      	ldr	r3, [r3, #16]
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	490e      	ldr	r1, [pc, #56]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048d6:	f000 f821 	bl	800491c <HAL_RCC_GetSysClockFreq>
 80048da:	4602      	mov	r2, r0
 80048dc:	4b0b      	ldr	r3, [pc, #44]	; (800490c <HAL_RCC_ClockConfig+0x1bc>)
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	091b      	lsrs	r3, r3, #4
 80048e2:	f003 030f 	and.w	r3, r3, #15
 80048e6:	490a      	ldr	r1, [pc, #40]	; (8004910 <HAL_RCC_ClockConfig+0x1c0>)
 80048e8:	5ccb      	ldrb	r3, [r1, r3]
 80048ea:	fa22 f303 	lsr.w	r3, r2, r3
 80048ee:	4a09      	ldr	r2, [pc, #36]	; (8004914 <HAL_RCC_ClockConfig+0x1c4>)
 80048f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80048f2:	4b09      	ldr	r3, [pc, #36]	; (8004918 <HAL_RCC_ClockConfig+0x1c8>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7fd f926 	bl	8001b48 <HAL_InitTick>

  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3710      	adds	r7, #16
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	40023c00 	.word	0x40023c00
 800490c:	40023800 	.word	0x40023800
 8004910:	0800a964 	.word	0x0800a964
 8004914:	20000140 	.word	0x20000140
 8004918:	20000144 	.word	0x20000144

0800491c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800491c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004920:	b090      	sub	sp, #64	; 0x40
 8004922:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004924:	2300      	movs	r3, #0
 8004926:	637b      	str	r3, [r7, #52]	; 0x34
 8004928:	2300      	movs	r3, #0
 800492a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800492c:	2300      	movs	r3, #0
 800492e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004930:	2300      	movs	r3, #0
 8004932:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004934:	4b59      	ldr	r3, [pc, #356]	; (8004a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f003 030c 	and.w	r3, r3, #12
 800493c:	2b08      	cmp	r3, #8
 800493e:	d00d      	beq.n	800495c <HAL_RCC_GetSysClockFreq+0x40>
 8004940:	2b08      	cmp	r3, #8
 8004942:	f200 80a1 	bhi.w	8004a88 <HAL_RCC_GetSysClockFreq+0x16c>
 8004946:	2b00      	cmp	r3, #0
 8004948:	d002      	beq.n	8004950 <HAL_RCC_GetSysClockFreq+0x34>
 800494a:	2b04      	cmp	r3, #4
 800494c:	d003      	beq.n	8004956 <HAL_RCC_GetSysClockFreq+0x3a>
 800494e:	e09b      	b.n	8004a88 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004950:	4b53      	ldr	r3, [pc, #332]	; (8004aa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004952:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004954:	e09b      	b.n	8004a8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004956:	4b53      	ldr	r3, [pc, #332]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004958:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800495a:	e098      	b.n	8004a8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800495c:	4b4f      	ldr	r3, [pc, #316]	; (8004a9c <HAL_RCC_GetSysClockFreq+0x180>)
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004964:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004966:	4b4d      	ldr	r3, [pc, #308]	; (8004a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d028      	beq.n	80049c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004972:	4b4a      	ldr	r3, [pc, #296]	; (8004a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	099b      	lsrs	r3, r3, #6
 8004978:	2200      	movs	r2, #0
 800497a:	623b      	str	r3, [r7, #32]
 800497c:	627a      	str	r2, [r7, #36]	; 0x24
 800497e:	6a3b      	ldr	r3, [r7, #32]
 8004980:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004984:	2100      	movs	r1, #0
 8004986:	4b47      	ldr	r3, [pc, #284]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004988:	fb03 f201 	mul.w	r2, r3, r1
 800498c:	2300      	movs	r3, #0
 800498e:	fb00 f303 	mul.w	r3, r0, r3
 8004992:	4413      	add	r3, r2
 8004994:	4a43      	ldr	r2, [pc, #268]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004996:	fba0 1202 	umull	r1, r2, r0, r2
 800499a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800499c:	460a      	mov	r2, r1
 800499e:	62ba      	str	r2, [r7, #40]	; 0x28
 80049a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049a2:	4413      	add	r3, r2
 80049a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049a8:	2200      	movs	r2, #0
 80049aa:	61bb      	str	r3, [r7, #24]
 80049ac:	61fa      	str	r2, [r7, #28]
 80049ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80049b6:	f7fb fc0b 	bl	80001d0 <__aeabi_uldivmod>
 80049ba:	4602      	mov	r2, r0
 80049bc:	460b      	mov	r3, r1
 80049be:	4613      	mov	r3, r2
 80049c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049c2:	e053      	b.n	8004a6c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049c4:	4b35      	ldr	r3, [pc, #212]	; (8004a9c <HAL_RCC_GetSysClockFreq+0x180>)
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	099b      	lsrs	r3, r3, #6
 80049ca:	2200      	movs	r2, #0
 80049cc:	613b      	str	r3, [r7, #16]
 80049ce:	617a      	str	r2, [r7, #20]
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80049d6:	f04f 0b00 	mov.w	fp, #0
 80049da:	4652      	mov	r2, sl
 80049dc:	465b      	mov	r3, fp
 80049de:	f04f 0000 	mov.w	r0, #0
 80049e2:	f04f 0100 	mov.w	r1, #0
 80049e6:	0159      	lsls	r1, r3, #5
 80049e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049ec:	0150      	lsls	r0, r2, #5
 80049ee:	4602      	mov	r2, r0
 80049f0:	460b      	mov	r3, r1
 80049f2:	ebb2 080a 	subs.w	r8, r2, sl
 80049f6:	eb63 090b 	sbc.w	r9, r3, fp
 80049fa:	f04f 0200 	mov.w	r2, #0
 80049fe:	f04f 0300 	mov.w	r3, #0
 8004a02:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a06:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a0a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a0e:	ebb2 0408 	subs.w	r4, r2, r8
 8004a12:	eb63 0509 	sbc.w	r5, r3, r9
 8004a16:	f04f 0200 	mov.w	r2, #0
 8004a1a:	f04f 0300 	mov.w	r3, #0
 8004a1e:	00eb      	lsls	r3, r5, #3
 8004a20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a24:	00e2      	lsls	r2, r4, #3
 8004a26:	4614      	mov	r4, r2
 8004a28:	461d      	mov	r5, r3
 8004a2a:	eb14 030a 	adds.w	r3, r4, sl
 8004a2e:	603b      	str	r3, [r7, #0]
 8004a30:	eb45 030b 	adc.w	r3, r5, fp
 8004a34:	607b      	str	r3, [r7, #4]
 8004a36:	f04f 0200 	mov.w	r2, #0
 8004a3a:	f04f 0300 	mov.w	r3, #0
 8004a3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a42:	4629      	mov	r1, r5
 8004a44:	028b      	lsls	r3, r1, #10
 8004a46:	4621      	mov	r1, r4
 8004a48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a4c:	4621      	mov	r1, r4
 8004a4e:	028a      	lsls	r2, r1, #10
 8004a50:	4610      	mov	r0, r2
 8004a52:	4619      	mov	r1, r3
 8004a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a56:	2200      	movs	r2, #0
 8004a58:	60bb      	str	r3, [r7, #8]
 8004a5a:	60fa      	str	r2, [r7, #12]
 8004a5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a60:	f7fb fbb6 	bl	80001d0 <__aeabi_uldivmod>
 8004a64:	4602      	mov	r2, r0
 8004a66:	460b      	mov	r3, r1
 8004a68:	4613      	mov	r3, r2
 8004a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a6c:	4b0b      	ldr	r3, [pc, #44]	; (8004a9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	0c1b      	lsrs	r3, r3, #16
 8004a72:	f003 0303 	and.w	r3, r3, #3
 8004a76:	3301      	adds	r3, #1
 8004a78:	005b      	lsls	r3, r3, #1
 8004a7a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004a7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a84:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004a86:	e002      	b.n	8004a8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a88:	4b05      	ldr	r3, [pc, #20]	; (8004aa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004a8a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004a8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3740      	adds	r7, #64	; 0x40
 8004a94:	46bd      	mov	sp, r7
 8004a96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a9a:	bf00      	nop
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	00f42400 	.word	0x00f42400
 8004aa4:	00b71b00 	.word	0x00b71b00

08004aa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004aac:	4b03      	ldr	r3, [pc, #12]	; (8004abc <HAL_RCC_GetHCLKFreq+0x14>)
 8004aae:	681b      	ldr	r3, [r3, #0]
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	20000140 	.word	0x20000140

08004ac0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004ac4:	f7ff fff0 	bl	8004aa8 <HAL_RCC_GetHCLKFreq>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	4b05      	ldr	r3, [pc, #20]	; (8004ae0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	0a9b      	lsrs	r3, r3, #10
 8004ad0:	f003 0307 	and.w	r3, r3, #7
 8004ad4:	4903      	ldr	r1, [pc, #12]	; (8004ae4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ad6:	5ccb      	ldrb	r3, [r1, r3]
 8004ad8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	40023800 	.word	0x40023800
 8004ae4:	0800a974 	.word	0x0800a974

08004ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004aec:	f7ff ffdc 	bl	8004aa8 <HAL_RCC_GetHCLKFreq>
 8004af0:	4602      	mov	r2, r0
 8004af2:	4b05      	ldr	r3, [pc, #20]	; (8004b08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	0b5b      	lsrs	r3, r3, #13
 8004af8:	f003 0307 	and.w	r3, r3, #7
 8004afc:	4903      	ldr	r1, [pc, #12]	; (8004b0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004afe:	5ccb      	ldrb	r3, [r1, r3]
 8004b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	0800a974 	.word	0x0800a974

08004b10 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	220f      	movs	r2, #15
 8004b1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b20:	4b12      	ldr	r3, [pc, #72]	; (8004b6c <HAL_RCC_GetClockConfig+0x5c>)
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f003 0203 	and.w	r2, r3, #3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004b2c:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <HAL_RCC_GetClockConfig+0x5c>)
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004b38:	4b0c      	ldr	r3, [pc, #48]	; (8004b6c <HAL_RCC_GetClockConfig+0x5c>)
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004b44:	4b09      	ldr	r3, [pc, #36]	; (8004b6c <HAL_RCC_GetClockConfig+0x5c>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	08db      	lsrs	r3, r3, #3
 8004b4a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b52:	4b07      	ldr	r3, [pc, #28]	; (8004b70 <HAL_RCC_GetClockConfig+0x60>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0207 	and.w	r2, r3, #7
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	601a      	str	r2, [r3, #0]
}
 8004b5e:	bf00      	nop
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	40023800 	.word	0x40023800
 8004b70:	40023c00 	.word	0x40023c00

08004b74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e07b      	b.n	8004c7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d108      	bne.n	8004ba0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b96:	d009      	beq.n	8004bac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	61da      	str	r2, [r3, #28]
 8004b9e:	e005      	b.n	8004bac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d106      	bne.n	8004bcc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f7fc ff12 	bl	80019f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004be2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	f003 0301 	and.w	r3, r3, #1
 8004c12:	431a      	orrs	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c1c:	431a      	orrs	r2, r3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	69db      	ldr	r3, [r3, #28]
 8004c22:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c26:	431a      	orrs	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a1b      	ldr	r3, [r3, #32]
 8004c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c30:	ea42 0103 	orr.w	r1, r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c38:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	0c1b      	lsrs	r3, r3, #16
 8004c4a:	f003 0104 	and.w	r1, r3, #4
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c52:	f003 0210 	and.w	r2, r3, #16
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	69da      	ldr	r2, [r3, #28]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b088      	sub	sp, #32
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	60f8      	str	r0, [r7, #12]
 8004c8e:	60b9      	str	r1, [r7, #8]
 8004c90:	603b      	str	r3, [r7, #0]
 8004c92:	4613      	mov	r3, r2
 8004c94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d101      	bne.n	8004ca8 <HAL_SPI_Transmit+0x22>
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	e126      	b.n	8004ef6 <HAL_SPI_Transmit+0x270>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cb0:	f7fd fbf8 	bl	80024a4 <HAL_GetTick>
 8004cb4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004cb6:	88fb      	ldrh	r3, [r7, #6]
 8004cb8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d002      	beq.n	8004ccc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cca:	e10b      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d002      	beq.n	8004cd8 <HAL_SPI_Transmit+0x52>
 8004cd2:	88fb      	ldrh	r3, [r7, #6]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d102      	bne.n	8004cde <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cdc:	e102      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2203      	movs	r2, #3
 8004ce2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	88fa      	ldrh	r2, [r7, #6]
 8004cf6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	88fa      	ldrh	r2, [r7, #6]
 8004cfc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d24:	d10f      	bne.n	8004d46 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d50:	2b40      	cmp	r3, #64	; 0x40
 8004d52:	d007      	beq.n	8004d64 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d6c:	d14b      	bne.n	8004e06 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d002      	beq.n	8004d7c <HAL_SPI_Transmit+0xf6>
 8004d76:	8afb      	ldrh	r3, [r7, #22]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d13e      	bne.n	8004dfa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d80:	881a      	ldrh	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d8c:	1c9a      	adds	r2, r3, #2
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004da0:	e02b      	b.n	8004dfa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d112      	bne.n	8004dd6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db4:	881a      	ldrh	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc0:	1c9a      	adds	r2, r3, #2
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	b29a      	uxth	r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	86da      	strh	r2, [r3, #54]	; 0x36
 8004dd4:	e011      	b.n	8004dfa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dd6:	f7fd fb65 	bl	80024a4 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d803      	bhi.n	8004dee <HAL_SPI_Transmit+0x168>
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dec:	d102      	bne.n	8004df4 <HAL_SPI_Transmit+0x16e>
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d102      	bne.n	8004dfa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004df8:	e074      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1ce      	bne.n	8004da2 <HAL_SPI_Transmit+0x11c>
 8004e04:	e04c      	b.n	8004ea0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d002      	beq.n	8004e14 <HAL_SPI_Transmit+0x18e>
 8004e0e:	8afb      	ldrh	r3, [r7, #22]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d140      	bne.n	8004e96 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	330c      	adds	r3, #12
 8004e1e:	7812      	ldrb	r2, [r2, #0]
 8004e20:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e3a:	e02c      	b.n	8004e96 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d113      	bne.n	8004e72 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	330c      	adds	r3, #12
 8004e54:	7812      	ldrb	r2, [r2, #0]
 8004e56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e5c:	1c5a      	adds	r2, r3, #1
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e70:	e011      	b.n	8004e96 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e72:	f7fd fb17 	bl	80024a4 <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	683a      	ldr	r2, [r7, #0]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d803      	bhi.n	8004e8a <HAL_SPI_Transmit+0x204>
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e88:	d102      	bne.n	8004e90 <HAL_SPI_Transmit+0x20a>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d102      	bne.n	8004e96 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e94:	e026      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d1cd      	bne.n	8004e3c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	6839      	ldr	r1, [r7, #0]
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 fcf7 	bl	8005898 <SPI_EndRxTxTransaction>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d002      	beq.n	8004eb6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2220      	movs	r2, #32
 8004eb4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10a      	bne.n	8004ed4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	613b      	str	r3, [r7, #16]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	613b      	str	r3, [r7, #16]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	613b      	str	r3, [r7, #16]
 8004ed2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d002      	beq.n	8004ee2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	77fb      	strb	r3, [r7, #31]
 8004ee0:	e000      	b.n	8004ee4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004ee2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ef4:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3720      	adds	r7, #32
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b088      	sub	sp, #32
 8004f02:	af02      	add	r7, sp, #8
 8004f04:	60f8      	str	r0, [r7, #12]
 8004f06:	60b9      	str	r1, [r7, #8]
 8004f08:	603b      	str	r3, [r7, #0]
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f1a:	d112      	bne.n	8004f42 <HAL_SPI_Receive+0x44>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10e      	bne.n	8004f42 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2204      	movs	r2, #4
 8004f28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004f2c:	88fa      	ldrh	r2, [r7, #6]
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	4613      	mov	r3, r2
 8004f34:	68ba      	ldr	r2, [r7, #8]
 8004f36:	68b9      	ldr	r1, [r7, #8]
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f000 f8f1 	bl	8005120 <HAL_SPI_TransmitReceive>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	e0ea      	b.n	8005118 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d101      	bne.n	8004f50 <HAL_SPI_Receive+0x52>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	e0e3      	b.n	8005118 <HAL_SPI_Receive+0x21a>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f58:	f7fd faa4 	bl	80024a4 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d002      	beq.n	8004f70 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004f6e:	e0ca      	b.n	8005106 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d002      	beq.n	8004f7c <HAL_SPI_Receive+0x7e>
 8004f76:	88fb      	ldrh	r3, [r7, #6]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d102      	bne.n	8004f82 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004f80:	e0c1      	b.n	8005106 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2204      	movs	r2, #4
 8004f86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	68ba      	ldr	r2, [r7, #8]
 8004f94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	88fa      	ldrh	r2, [r7, #6]
 8004f9a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	88fa      	ldrh	r2, [r7, #6]
 8004fa0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fc8:	d10f      	bne.n	8004fea <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004fe8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ff4:	2b40      	cmp	r3, #64	; 0x40
 8004ff6:	d007      	beq.n	8005008 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005006:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d162      	bne.n	80050d6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005010:	e02e      	b.n	8005070 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b01      	cmp	r3, #1
 800501e:	d115      	bne.n	800504c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f103 020c 	add.w	r2, r3, #12
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502c:	7812      	ldrb	r2, [r2, #0]
 800502e:	b2d2      	uxtb	r2, r2
 8005030:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005036:	1c5a      	adds	r2, r3, #1
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005040:	b29b      	uxth	r3, r3
 8005042:	3b01      	subs	r3, #1
 8005044:	b29a      	uxth	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	87da      	strh	r2, [r3, #62]	; 0x3e
 800504a:	e011      	b.n	8005070 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800504c:	f7fd fa2a 	bl	80024a4 <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	d803      	bhi.n	8005064 <HAL_SPI_Receive+0x166>
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005062:	d102      	bne.n	800506a <HAL_SPI_Receive+0x16c>
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d102      	bne.n	8005070 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800506e:	e04a      	b.n	8005106 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005074:	b29b      	uxth	r3, r3
 8005076:	2b00      	cmp	r3, #0
 8005078:	d1cb      	bne.n	8005012 <HAL_SPI_Receive+0x114>
 800507a:	e031      	b.n	80050e0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b01      	cmp	r3, #1
 8005088:	d113      	bne.n	80050b2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68da      	ldr	r2, [r3, #12]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005094:	b292      	uxth	r2, r2
 8005096:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800509c:	1c9a      	adds	r2, r3, #2
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	3b01      	subs	r3, #1
 80050aa:	b29a      	uxth	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050b0:	e011      	b.n	80050d6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050b2:	f7fd f9f7 	bl	80024a4 <HAL_GetTick>
 80050b6:	4602      	mov	r2, r0
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	429a      	cmp	r2, r3
 80050c0:	d803      	bhi.n	80050ca <HAL_SPI_Receive+0x1cc>
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c8:	d102      	bne.n	80050d0 <HAL_SPI_Receive+0x1d2>
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d102      	bne.n	80050d6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80050d4:	e017      	b.n	8005106 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050da:	b29b      	uxth	r3, r3
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d1cd      	bne.n	800507c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	6839      	ldr	r1, [r7, #0]
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f000 fb71 	bl	80057cc <SPI_EndRxTransaction>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d002      	beq.n	80050f6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2220      	movs	r2, #32
 80050f4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	75fb      	strb	r3, [r7, #23]
 8005102:	e000      	b.n	8005106 <HAL_SPI_Receive+0x208>
  }

error :
 8005104:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005116:	7dfb      	ldrb	r3, [r7, #23]
}
 8005118:	4618      	mov	r0, r3
 800511a:	3718      	adds	r7, #24
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b08c      	sub	sp, #48	; 0x30
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
 800512c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800512e:	2301      	movs	r3, #1
 8005130:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800513e:	2b01      	cmp	r3, #1
 8005140:	d101      	bne.n	8005146 <HAL_SPI_TransmitReceive+0x26>
 8005142:	2302      	movs	r3, #2
 8005144:	e18a      	b.n	800545c <HAL_SPI_TransmitReceive+0x33c>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2201      	movs	r2, #1
 800514a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800514e:	f7fd f9a9 	bl	80024a4 <HAL_GetTick>
 8005152:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800515a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005164:	887b      	ldrh	r3, [r7, #2]
 8005166:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005168:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800516c:	2b01      	cmp	r3, #1
 800516e:	d00f      	beq.n	8005190 <HAL_SPI_TransmitReceive+0x70>
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005176:	d107      	bne.n	8005188 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d103      	bne.n	8005188 <HAL_SPI_TransmitReceive+0x68>
 8005180:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005184:	2b04      	cmp	r3, #4
 8005186:	d003      	beq.n	8005190 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005188:	2302      	movs	r3, #2
 800518a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800518e:	e15b      	b.n	8005448 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d005      	beq.n	80051a2 <HAL_SPI_TransmitReceive+0x82>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d002      	beq.n	80051a2 <HAL_SPI_TransmitReceive+0x82>
 800519c:	887b      	ldrh	r3, [r7, #2]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d103      	bne.n	80051aa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80051a8:	e14e      	b.n	8005448 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b04      	cmp	r3, #4
 80051b4:	d003      	beq.n	80051be <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2205      	movs	r2, #5
 80051ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	887a      	ldrh	r2, [r7, #2]
 80051ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	887a      	ldrh	r2, [r7, #2]
 80051d4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	68ba      	ldr	r2, [r7, #8]
 80051da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	887a      	ldrh	r2, [r7, #2]
 80051e0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	887a      	ldrh	r2, [r7, #2]
 80051e6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2200      	movs	r2, #0
 80051f2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fe:	2b40      	cmp	r3, #64	; 0x40
 8005200:	d007      	beq.n	8005212 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005210:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800521a:	d178      	bne.n	800530e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d002      	beq.n	800522a <HAL_SPI_TransmitReceive+0x10a>
 8005224:	8b7b      	ldrh	r3, [r7, #26]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d166      	bne.n	80052f8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800522e:	881a      	ldrh	r2, [r3, #0]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523a:	1c9a      	adds	r2, r3, #2
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005244:	b29b      	uxth	r3, r3
 8005246:	3b01      	subs	r3, #1
 8005248:	b29a      	uxth	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800524e:	e053      	b.n	80052f8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f003 0302 	and.w	r3, r3, #2
 800525a:	2b02      	cmp	r3, #2
 800525c:	d11b      	bne.n	8005296 <HAL_SPI_TransmitReceive+0x176>
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005262:	b29b      	uxth	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	d016      	beq.n	8005296 <HAL_SPI_TransmitReceive+0x176>
 8005268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800526a:	2b01      	cmp	r3, #1
 800526c:	d113      	bne.n	8005296 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005272:	881a      	ldrh	r2, [r3, #0]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527e:	1c9a      	adds	r2, r3, #2
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005288:	b29b      	uxth	r3, r3
 800528a:	3b01      	subs	r3, #1
 800528c:	b29a      	uxth	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005292:	2300      	movs	r3, #0
 8005294:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d119      	bne.n	80052d8 <HAL_SPI_TransmitReceive+0x1b8>
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d014      	beq.n	80052d8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b8:	b292      	uxth	r2, r2
 80052ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c0:	1c9a      	adds	r2, r3, #2
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	3b01      	subs	r3, #1
 80052ce:	b29a      	uxth	r2, r3
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052d4:	2301      	movs	r3, #1
 80052d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80052d8:	f7fd f8e4 	bl	80024a4 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d807      	bhi.n	80052f8 <HAL_SPI_TransmitReceive+0x1d8>
 80052e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ee:	d003      	beq.n	80052f8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80052f6:	e0a7      	b.n	8005448 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1a6      	bne.n	8005250 <HAL_SPI_TransmitReceive+0x130>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005306:	b29b      	uxth	r3, r3
 8005308:	2b00      	cmp	r3, #0
 800530a:	d1a1      	bne.n	8005250 <HAL_SPI_TransmitReceive+0x130>
 800530c:	e07c      	b.n	8005408 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d002      	beq.n	800531c <HAL_SPI_TransmitReceive+0x1fc>
 8005316:	8b7b      	ldrh	r3, [r7, #26]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d16b      	bne.n	80053f4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	330c      	adds	r3, #12
 8005326:	7812      	ldrb	r2, [r2, #0]
 8005328:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532e:	1c5a      	adds	r2, r3, #1
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005338:	b29b      	uxth	r3, r3
 800533a:	3b01      	subs	r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005342:	e057      	b.n	80053f4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f003 0302 	and.w	r3, r3, #2
 800534e:	2b02      	cmp	r3, #2
 8005350:	d11c      	bne.n	800538c <HAL_SPI_TransmitReceive+0x26c>
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005356:	b29b      	uxth	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d017      	beq.n	800538c <HAL_SPI_TransmitReceive+0x26c>
 800535c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800535e:	2b01      	cmp	r3, #1
 8005360:	d114      	bne.n	800538c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	330c      	adds	r3, #12
 800536c:	7812      	ldrb	r2, [r2, #0]
 800536e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800537e:	b29b      	uxth	r3, r3
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005388:	2300      	movs	r3, #0
 800538a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f003 0301 	and.w	r3, r3, #1
 8005396:	2b01      	cmp	r3, #1
 8005398:	d119      	bne.n	80053ce <HAL_SPI_TransmitReceive+0x2ae>
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800539e:	b29b      	uxth	r3, r3
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d014      	beq.n	80053ce <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68da      	ldr	r2, [r3, #12]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ae:	b2d2      	uxtb	r2, r2
 80053b0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b6:	1c5a      	adds	r2, r3, #1
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	3b01      	subs	r3, #1
 80053c4:	b29a      	uxth	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80053ca:	2301      	movs	r3, #1
 80053cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80053ce:	f7fd f869 	bl	80024a4 <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053da:	429a      	cmp	r2, r3
 80053dc:	d803      	bhi.n	80053e6 <HAL_SPI_TransmitReceive+0x2c6>
 80053de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e4:	d102      	bne.n	80053ec <HAL_SPI_TransmitReceive+0x2cc>
 80053e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d103      	bne.n	80053f4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80053f2:	e029      	b.n	8005448 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1a2      	bne.n	8005344 <HAL_SPI_TransmitReceive+0x224>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005402:	b29b      	uxth	r3, r3
 8005404:	2b00      	cmp	r3, #0
 8005406:	d19d      	bne.n	8005344 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800540a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 fa43 	bl	8005898 <SPI_EndRxTxTransaction>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d006      	beq.n	8005426 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2220      	movs	r2, #32
 8005422:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005424:	e010      	b.n	8005448 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10b      	bne.n	8005446 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800542e:	2300      	movs	r3, #0
 8005430:	617b      	str	r3, [r7, #20]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	617b      	str	r3, [r7, #20]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	617b      	str	r3, [r7, #20]
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	e000      	b.n	8005448 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005446:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005458:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800545c:	4618      	mov	r0, r3
 800545e:	3730      	adds	r7, #48	; 0x30
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b088      	sub	sp, #32
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	099b      	lsrs	r3, r3, #6
 8005480:	f003 0301 	and.w	r3, r3, #1
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10f      	bne.n	80054a8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00a      	beq.n	80054a8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	099b      	lsrs	r3, r3, #6
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	2b00      	cmp	r3, #0
 800549c:	d004      	beq.n	80054a8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	4798      	blx	r3
    return;
 80054a6:	e0d7      	b.n	8005658 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	085b      	lsrs	r3, r3, #1
 80054ac:	f003 0301 	and.w	r3, r3, #1
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00a      	beq.n	80054ca <HAL_SPI_IRQHandler+0x66>
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	09db      	lsrs	r3, r3, #7
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d004      	beq.n	80054ca <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	4798      	blx	r3
    return;
 80054c8:	e0c6      	b.n	8005658 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	095b      	lsrs	r3, r3, #5
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10c      	bne.n	80054f0 <HAL_SPI_IRQHandler+0x8c>
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	099b      	lsrs	r3, r3, #6
 80054da:	f003 0301 	and.w	r3, r3, #1
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d106      	bne.n	80054f0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	0a1b      	lsrs	r3, r3, #8
 80054e6:	f003 0301 	and.w	r3, r3, #1
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f000 80b4 	beq.w	8005658 <HAL_SPI_IRQHandler+0x1f4>
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	095b      	lsrs	r3, r3, #5
 80054f4:	f003 0301 	and.w	r3, r3, #1
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 80ad 	beq.w	8005658 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	099b      	lsrs	r3, r3, #6
 8005502:	f003 0301 	and.w	r3, r3, #1
 8005506:	2b00      	cmp	r3, #0
 8005508:	d023      	beq.n	8005552 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b03      	cmp	r3, #3
 8005514:	d011      	beq.n	800553a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800551a:	f043 0204 	orr.w	r2, r3, #4
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005522:	2300      	movs	r3, #0
 8005524:	617b      	str	r3, [r7, #20]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	617b      	str	r3, [r7, #20]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	617b      	str	r3, [r7, #20]
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	e00b      	b.n	8005552 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800553a:	2300      	movs	r3, #0
 800553c:	613b      	str	r3, [r7, #16]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	613b      	str	r3, [r7, #16]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	613b      	str	r3, [r7, #16]
 800554e:	693b      	ldr	r3, [r7, #16]
        return;
 8005550:	e082      	b.n	8005658 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	095b      	lsrs	r3, r3, #5
 8005556:	f003 0301 	and.w	r3, r3, #1
 800555a:	2b00      	cmp	r3, #0
 800555c:	d014      	beq.n	8005588 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005562:	f043 0201 	orr.w	r2, r3, #1
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800556a:	2300      	movs	r3, #0
 800556c:	60fb      	str	r3, [r7, #12]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	60fb      	str	r3, [r7, #12]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005584:	601a      	str	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005588:	69bb      	ldr	r3, [r7, #24]
 800558a:	0a1b      	lsrs	r3, r3, #8
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00c      	beq.n	80055ae <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005598:	f043 0208 	orr.w	r2, r3, #8
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80055a0:	2300      	movs	r3, #0
 80055a2:	60bb      	str	r3, [r7, #8]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	60bb      	str	r3, [r7, #8]
 80055ac:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d04f      	beq.n	8005656 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	685a      	ldr	r2, [r3, #4]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055c4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	f003 0302 	and.w	r3, r3, #2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d104      	bne.n	80055e2 <HAL_SPI_IRQHandler+0x17e>
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	f003 0301 	and.w	r3, r3, #1
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d034      	beq.n	800564c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 0203 	bic.w	r2, r2, #3
 80055f0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d011      	beq.n	800561e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055fe:	4a18      	ldr	r2, [pc, #96]	; (8005660 <HAL_SPI_IRQHandler+0x1fc>)
 8005600:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005606:	4618      	mov	r0, r3
 8005608:	f7fe f836 	bl	8003678 <HAL_DMA_Abort_IT>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d005      	beq.n	800561e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005616:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005622:	2b00      	cmp	r3, #0
 8005624:	d016      	beq.n	8005654 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800562a:	4a0d      	ldr	r2, [pc, #52]	; (8005660 <HAL_SPI_IRQHandler+0x1fc>)
 800562c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005632:	4618      	mov	r0, r3
 8005634:	f7fe f820 	bl	8003678 <HAL_DMA_Abort_IT>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005642:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800564a:	e003      	b.n	8005654 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 f809 	bl	8005664 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005652:	e000      	b.n	8005656 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005654:	bf00      	nop
    return;
 8005656:	bf00      	nop
  }
}
 8005658:	3720      	adds	r7, #32
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	08005695 	.word	0x08005695

08005664 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800566c:	bf00      	nop
 800566e:	370c      	adds	r7, #12
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005686:	b2db      	uxtb	r3, r3
}
 8005688:	4618      	mov	r0, r3
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80056ae:	68f8      	ldr	r0, [r7, #12]
 80056b0:	f7ff ffd8 	bl	8005664 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80056b4:	bf00      	nop
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b088      	sub	sp, #32
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	603b      	str	r3, [r7, #0]
 80056c8:	4613      	mov	r3, r2
 80056ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80056cc:	f7fc feea 	bl	80024a4 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d4:	1a9b      	subs	r3, r3, r2
 80056d6:	683a      	ldr	r2, [r7, #0]
 80056d8:	4413      	add	r3, r2
 80056da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80056dc:	f7fc fee2 	bl	80024a4 <HAL_GetTick>
 80056e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80056e2:	4b39      	ldr	r3, [pc, #228]	; (80057c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	015b      	lsls	r3, r3, #5
 80056e8:	0d1b      	lsrs	r3, r3, #20
 80056ea:	69fa      	ldr	r2, [r7, #28]
 80056ec:	fb02 f303 	mul.w	r3, r2, r3
 80056f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056f2:	e054      	b.n	800579e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fa:	d050      	beq.n	800579e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056fc:	f7fc fed2 	bl	80024a4 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	69fa      	ldr	r2, [r7, #28]
 8005708:	429a      	cmp	r2, r3
 800570a:	d902      	bls.n	8005712 <SPI_WaitFlagStateUntilTimeout+0x56>
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d13d      	bne.n	800578e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	685a      	ldr	r2, [r3, #4]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005720:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800572a:	d111      	bne.n	8005750 <SPI_WaitFlagStateUntilTimeout+0x94>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005734:	d004      	beq.n	8005740 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800573e:	d107      	bne.n	8005750 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800574e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005754:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005758:	d10f      	bne.n	800577a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005768:	601a      	str	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005778:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e017      	b.n	80057be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	3b01      	subs	r3, #1
 800579c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	689a      	ldr	r2, [r3, #8]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	4013      	ands	r3, r2
 80057a8:	68ba      	ldr	r2, [r7, #8]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	bf0c      	ite	eq
 80057ae:	2301      	moveq	r3, #1
 80057b0:	2300      	movne	r3, #0
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	461a      	mov	r2, r3
 80057b6:	79fb      	ldrb	r3, [r7, #7]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d19b      	bne.n	80056f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3720      	adds	r7, #32
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	20000140 	.word	0x20000140

080057cc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b086      	sub	sp, #24
 80057d0:	af02      	add	r7, sp, #8
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057e0:	d111      	bne.n	8005806 <SPI_EndRxTransaction+0x3a>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057ea:	d004      	beq.n	80057f6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057f4:	d107      	bne.n	8005806 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005804:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800580e:	d12a      	bne.n	8005866 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005818:	d012      	beq.n	8005840 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	9300      	str	r3, [sp, #0]
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	2200      	movs	r2, #0
 8005822:	2180      	movs	r1, #128	; 0x80
 8005824:	68f8      	ldr	r0, [r7, #12]
 8005826:	f7ff ff49 	bl	80056bc <SPI_WaitFlagStateUntilTimeout>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d02d      	beq.n	800588c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005834:	f043 0220 	orr.w	r2, r3, #32
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	e026      	b.n	800588e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	2200      	movs	r2, #0
 8005848:	2101      	movs	r1, #1
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f7ff ff36 	bl	80056bc <SPI_WaitFlagStateUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d01a      	beq.n	800588c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800585a:	f043 0220 	orr.w	r2, r3, #32
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e013      	b.n	800588e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	2200      	movs	r2, #0
 800586e:	2101      	movs	r1, #1
 8005870:	68f8      	ldr	r0, [r7, #12]
 8005872:	f7ff ff23 	bl	80056bc <SPI_WaitFlagStateUntilTimeout>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d007      	beq.n	800588c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005880:	f043 0220 	orr.w	r2, r3, #32
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e000      	b.n	800588e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
	...

08005898 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b088      	sub	sp, #32
 800589c:	af02      	add	r7, sp, #8
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	607a      	str	r2, [r7, #4]
  /* Timeout in ¬µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80058a4:	4b1b      	ldr	r3, [pc, #108]	; (8005914 <SPI_EndRxTxTransaction+0x7c>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a1b      	ldr	r2, [pc, #108]	; (8005918 <SPI_EndRxTxTransaction+0x80>)
 80058aa:	fba2 2303 	umull	r2, r3, r2, r3
 80058ae:	0d5b      	lsrs	r3, r3, #21
 80058b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80058b4:	fb02 f303 	mul.w	r3, r2, r3
 80058b8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058c2:	d112      	bne.n	80058ea <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	9300      	str	r3, [sp, #0]
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	2200      	movs	r2, #0
 80058cc:	2180      	movs	r1, #128	; 0x80
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f7ff fef4 	bl	80056bc <SPI_WaitFlagStateUntilTimeout>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d016      	beq.n	8005908 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058de:	f043 0220 	orr.w	r2, r3, #32
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e00f      	b.n	800590a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00a      	beq.n	8005906 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	3b01      	subs	r3, #1
 80058f4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005900:	2b80      	cmp	r3, #128	; 0x80
 8005902:	d0f2      	beq.n	80058ea <SPI_EndRxTxTransaction+0x52>
 8005904:	e000      	b.n	8005908 <SPI_EndRxTxTransaction+0x70>
        break;
 8005906:	bf00      	nop
  }

  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3718      	adds	r7, #24
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	20000140 	.word	0x20000140
 8005918:	165e9f81 	.word	0x165e9f81

0800591c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e041      	b.n	80059b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2b00      	cmp	r3, #0
 8005938:	d106      	bne.n	8005948 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f7fc fb62 	bl	800200c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	3304      	adds	r3, #4
 8005958:	4619      	mov	r1, r3
 800595a:	4610      	mov	r0, r2
 800595c:	f000 fbb2 	bl	80060c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3708      	adds	r7, #8
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
	...

080059bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059bc:	b480      	push	{r7}
 80059be:	b085      	sub	sp, #20
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d001      	beq.n	80059d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e04e      	b.n	8005a72 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2202      	movs	r2, #2
 80059d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68da      	ldr	r2, [r3, #12]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f042 0201 	orr.w	r2, r2, #1
 80059ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a23      	ldr	r2, [pc, #140]	; (8005a80 <HAL_TIM_Base_Start_IT+0xc4>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d022      	beq.n	8005a3c <HAL_TIM_Base_Start_IT+0x80>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059fe:	d01d      	beq.n	8005a3c <HAL_TIM_Base_Start_IT+0x80>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a1f      	ldr	r2, [pc, #124]	; (8005a84 <HAL_TIM_Base_Start_IT+0xc8>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d018      	beq.n	8005a3c <HAL_TIM_Base_Start_IT+0x80>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a1e      	ldr	r2, [pc, #120]	; (8005a88 <HAL_TIM_Base_Start_IT+0xcc>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d013      	beq.n	8005a3c <HAL_TIM_Base_Start_IT+0x80>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a1c      	ldr	r2, [pc, #112]	; (8005a8c <HAL_TIM_Base_Start_IT+0xd0>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d00e      	beq.n	8005a3c <HAL_TIM_Base_Start_IT+0x80>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a1b      	ldr	r2, [pc, #108]	; (8005a90 <HAL_TIM_Base_Start_IT+0xd4>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d009      	beq.n	8005a3c <HAL_TIM_Base_Start_IT+0x80>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a19      	ldr	r2, [pc, #100]	; (8005a94 <HAL_TIM_Base_Start_IT+0xd8>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d004      	beq.n	8005a3c <HAL_TIM_Base_Start_IT+0x80>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a18      	ldr	r2, [pc, #96]	; (8005a98 <HAL_TIM_Base_Start_IT+0xdc>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d111      	bne.n	8005a60 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f003 0307 	and.w	r3, r3, #7
 8005a46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2b06      	cmp	r3, #6
 8005a4c:	d010      	beq.n	8005a70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f042 0201 	orr.w	r2, r2, #1
 8005a5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a5e:	e007      	b.n	8005a70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f042 0201 	orr.w	r2, r2, #1
 8005a6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3714      	adds	r7, #20
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	40010000 	.word	0x40010000
 8005a84:	40000400 	.word	0x40000400
 8005a88:	40000800 	.word	0x40000800
 8005a8c:	40000c00 	.word	0x40000c00
 8005a90:	40010400 	.word	0x40010400
 8005a94:	40014000 	.word	0x40014000
 8005a98:	40001800 	.word	0x40001800

08005a9c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d101      	bne.n	8005aae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e041      	b.n	8005b32 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d106      	bne.n	8005ac8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 f839 	bl	8005b3a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2202      	movs	r2, #2
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	3304      	adds	r3, #4
 8005ad8:	4619      	mov	r1, r3
 8005ada:	4610      	mov	r0, r2
 8005adc:	f000 faf2 	bl	80060c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3708      	adds	r7, #8
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	b083      	sub	sp, #12
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b42:	bf00      	nop
 8005b44:	370c      	adds	r7, #12
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b4e:	b580      	push	{r7, lr}
 8005b50:	b082      	sub	sp, #8
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	f003 0302 	and.w	r3, r3, #2
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d122      	bne.n	8005baa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d11b      	bne.n	8005baa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f06f 0202 	mvn.w	r2, #2
 8005b7a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	f003 0303 	and.w	r3, r3, #3
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d003      	beq.n	8005b98 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 fa78 	bl	8006086 <HAL_TIM_IC_CaptureCallback>
 8005b96:	e005      	b.n	8005ba4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 fa6a 	bl	8006072 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f000 fa7b 	bl	800609a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	f003 0304 	and.w	r3, r3, #4
 8005bb4:	2b04      	cmp	r3, #4
 8005bb6:	d122      	bne.n	8005bfe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	f003 0304 	and.w	r3, r3, #4
 8005bc2:	2b04      	cmp	r3, #4
 8005bc4:	d11b      	bne.n	8005bfe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f06f 0204 	mvn.w	r2, #4
 8005bce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	699b      	ldr	r3, [r3, #24]
 8005bdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d003      	beq.n	8005bec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f000 fa4e 	bl	8006086 <HAL_TIM_IC_CaptureCallback>
 8005bea:	e005      	b.n	8005bf8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 fa40 	bl	8006072 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 fa51 	bl	800609a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	f003 0308 	and.w	r3, r3, #8
 8005c08:	2b08      	cmp	r3, #8
 8005c0a:	d122      	bne.n	8005c52 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	f003 0308 	and.w	r3, r3, #8
 8005c16:	2b08      	cmp	r3, #8
 8005c18:	d11b      	bne.n	8005c52 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f06f 0208 	mvn.w	r2, #8
 8005c22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2204      	movs	r2, #4
 8005c28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	69db      	ldr	r3, [r3, #28]
 8005c30:	f003 0303 	and.w	r3, r3, #3
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d003      	beq.n	8005c40 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 fa24 	bl	8006086 <HAL_TIM_IC_CaptureCallback>
 8005c3e:	e005      	b.n	8005c4c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 fa16 	bl	8006072 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 fa27 	bl	800609a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	f003 0310 	and.w	r3, r3, #16
 8005c5c:	2b10      	cmp	r3, #16
 8005c5e:	d122      	bne.n	8005ca6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	f003 0310 	and.w	r3, r3, #16
 8005c6a:	2b10      	cmp	r3, #16
 8005c6c:	d11b      	bne.n	8005ca6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f06f 0210 	mvn.w	r2, #16
 8005c76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2208      	movs	r2, #8
 8005c7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	69db      	ldr	r3, [r3, #28]
 8005c84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d003      	beq.n	8005c94 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f9fa 	bl	8006086 <HAL_TIM_IC_CaptureCallback>
 8005c92:	e005      	b.n	8005ca0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 f9ec 	bl	8006072 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f9fd 	bl	800609a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d10e      	bne.n	8005cd2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d107      	bne.n	8005cd2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f06f 0201 	mvn.w	r2, #1
 8005cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f7fb fa9d 	bl	800120c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cdc:	2b80      	cmp	r3, #128	; 0x80
 8005cde:	d10e      	bne.n	8005cfe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cea:	2b80      	cmp	r3, #128	; 0x80
 8005cec:	d107      	bne.n	8005cfe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005cf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 fda5 	bl	8006848 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d08:	2b40      	cmp	r3, #64	; 0x40
 8005d0a:	d10e      	bne.n	8005d2a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d16:	2b40      	cmp	r3, #64	; 0x40
 8005d18:	d107      	bne.n	8005d2a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f000 f9c2 	bl	80060ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	691b      	ldr	r3, [r3, #16]
 8005d30:	f003 0320 	and.w	r3, r3, #32
 8005d34:	2b20      	cmp	r3, #32
 8005d36:	d10e      	bne.n	8005d56 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68db      	ldr	r3, [r3, #12]
 8005d3e:	f003 0320 	and.w	r3, r3, #32
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	d107      	bne.n	8005d56 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f06f 0220 	mvn.w	r2, #32
 8005d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 fd6f 	bl	8006834 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d56:	bf00      	nop
 8005d58:	3708      	adds	r7, #8
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
	...

08005d60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b086      	sub	sp, #24
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d101      	bne.n	8005d7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	e0ae      	b.n	8005edc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2b0c      	cmp	r3, #12
 8005d8a:	f200 809f 	bhi.w	8005ecc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005d8e:	a201      	add	r2, pc, #4	; (adr r2, 8005d94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d94:	08005dc9 	.word	0x08005dc9
 8005d98:	08005ecd 	.word	0x08005ecd
 8005d9c:	08005ecd 	.word	0x08005ecd
 8005da0:	08005ecd 	.word	0x08005ecd
 8005da4:	08005e09 	.word	0x08005e09
 8005da8:	08005ecd 	.word	0x08005ecd
 8005dac:	08005ecd 	.word	0x08005ecd
 8005db0:	08005ecd 	.word	0x08005ecd
 8005db4:	08005e4b 	.word	0x08005e4b
 8005db8:	08005ecd 	.word	0x08005ecd
 8005dbc:	08005ecd 	.word	0x08005ecd
 8005dc0:	08005ecd 	.word	0x08005ecd
 8005dc4:	08005e8b 	.word	0x08005e8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68b9      	ldr	r1, [r7, #8]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f000 fa18 	bl	8006204 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	699a      	ldr	r2, [r3, #24]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0208 	orr.w	r2, r2, #8
 8005de2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	699a      	ldr	r2, [r3, #24]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f022 0204 	bic.w	r2, r2, #4
 8005df2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	6999      	ldr	r1, [r3, #24]
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	691a      	ldr	r2, [r3, #16]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	619a      	str	r2, [r3, #24]
      break;
 8005e06:	e064      	b.n	8005ed2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68b9      	ldr	r1, [r7, #8]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f000 fa68 	bl	80062e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	699a      	ldr	r2, [r3, #24]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	699a      	ldr	r2, [r3, #24]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	6999      	ldr	r1, [r3, #24]
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	021a      	lsls	r2, r3, #8
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	430a      	orrs	r2, r1
 8005e46:	619a      	str	r2, [r3, #24]
      break;
 8005e48:	e043      	b.n	8005ed2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68b9      	ldr	r1, [r7, #8]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f000 fabd 	bl	80063d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69da      	ldr	r2, [r3, #28]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f042 0208 	orr.w	r2, r2, #8
 8005e64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	69da      	ldr	r2, [r3, #28]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 0204 	bic.w	r2, r2, #4
 8005e74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	69d9      	ldr	r1, [r3, #28]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	691a      	ldr	r2, [r3, #16]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	61da      	str	r2, [r3, #28]
      break;
 8005e88:	e023      	b.n	8005ed2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68b9      	ldr	r1, [r7, #8]
 8005e90:	4618      	mov	r0, r3
 8005e92:	f000 fb11 	bl	80064b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	69da      	ldr	r2, [r3, #28]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ea4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	69da      	ldr	r2, [r3, #28]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	69d9      	ldr	r1, [r3, #28]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	021a      	lsls	r2, r3, #8
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	61da      	str	r2, [r3, #28]
      break;
 8005eca:	e002      	b.n	8005ed2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	75fb      	strb	r3, [r7, #23]
      break;
 8005ed0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3718      	adds	r7, #24
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d101      	bne.n	8005f00 <HAL_TIM_ConfigClockSource+0x1c>
 8005efc:	2302      	movs	r3, #2
 8005efe:	e0b4      	b.n	800606a <HAL_TIM_ConfigClockSource+0x186>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68ba      	ldr	r2, [r7, #8]
 8005f2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f38:	d03e      	beq.n	8005fb8 <HAL_TIM_ConfigClockSource+0xd4>
 8005f3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f3e:	f200 8087 	bhi.w	8006050 <HAL_TIM_ConfigClockSource+0x16c>
 8005f42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f46:	f000 8086 	beq.w	8006056 <HAL_TIM_ConfigClockSource+0x172>
 8005f4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f4e:	d87f      	bhi.n	8006050 <HAL_TIM_ConfigClockSource+0x16c>
 8005f50:	2b70      	cmp	r3, #112	; 0x70
 8005f52:	d01a      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0xa6>
 8005f54:	2b70      	cmp	r3, #112	; 0x70
 8005f56:	d87b      	bhi.n	8006050 <HAL_TIM_ConfigClockSource+0x16c>
 8005f58:	2b60      	cmp	r3, #96	; 0x60
 8005f5a:	d050      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x11a>
 8005f5c:	2b60      	cmp	r3, #96	; 0x60
 8005f5e:	d877      	bhi.n	8006050 <HAL_TIM_ConfigClockSource+0x16c>
 8005f60:	2b50      	cmp	r3, #80	; 0x50
 8005f62:	d03c      	beq.n	8005fde <HAL_TIM_ConfigClockSource+0xfa>
 8005f64:	2b50      	cmp	r3, #80	; 0x50
 8005f66:	d873      	bhi.n	8006050 <HAL_TIM_ConfigClockSource+0x16c>
 8005f68:	2b40      	cmp	r3, #64	; 0x40
 8005f6a:	d058      	beq.n	800601e <HAL_TIM_ConfigClockSource+0x13a>
 8005f6c:	2b40      	cmp	r3, #64	; 0x40
 8005f6e:	d86f      	bhi.n	8006050 <HAL_TIM_ConfigClockSource+0x16c>
 8005f70:	2b30      	cmp	r3, #48	; 0x30
 8005f72:	d064      	beq.n	800603e <HAL_TIM_ConfigClockSource+0x15a>
 8005f74:	2b30      	cmp	r3, #48	; 0x30
 8005f76:	d86b      	bhi.n	8006050 <HAL_TIM_ConfigClockSource+0x16c>
 8005f78:	2b20      	cmp	r3, #32
 8005f7a:	d060      	beq.n	800603e <HAL_TIM_ConfigClockSource+0x15a>
 8005f7c:	2b20      	cmp	r3, #32
 8005f7e:	d867      	bhi.n	8006050 <HAL_TIM_ConfigClockSource+0x16c>
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d05c      	beq.n	800603e <HAL_TIM_ConfigClockSource+0x15a>
 8005f84:	2b10      	cmp	r3, #16
 8005f86:	d05a      	beq.n	800603e <HAL_TIM_ConfigClockSource+0x15a>
 8005f88:	e062      	b.n	8006050 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6818      	ldr	r0, [r3, #0]
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	6899      	ldr	r1, [r3, #8]
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685a      	ldr	r2, [r3, #4]
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	f000 fb5d 	bl	8006658 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005fac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68ba      	ldr	r2, [r7, #8]
 8005fb4:	609a      	str	r2, [r3, #8]
      break;
 8005fb6:	e04f      	b.n	8006058 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6818      	ldr	r0, [r3, #0]
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	6899      	ldr	r1, [r3, #8]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	f000 fb46 	bl	8006658 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	689a      	ldr	r2, [r3, #8]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005fda:	609a      	str	r2, [r3, #8]
      break;
 8005fdc:	e03c      	b.n	8006058 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6818      	ldr	r0, [r3, #0]
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	6859      	ldr	r1, [r3, #4]
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	461a      	mov	r2, r3
 8005fec:	f000 faba 	bl	8006564 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2150      	movs	r1, #80	; 0x50
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f000 fb13 	bl	8006622 <TIM_ITRx_SetConfig>
      break;
 8005ffc:	e02c      	b.n	8006058 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6818      	ldr	r0, [r3, #0]
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	6859      	ldr	r1, [r3, #4]
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	461a      	mov	r2, r3
 800600c:	f000 fad9 	bl	80065c2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2160      	movs	r1, #96	; 0x60
 8006016:	4618      	mov	r0, r3
 8006018:	f000 fb03 	bl	8006622 <TIM_ITRx_SetConfig>
      break;
 800601c:	e01c      	b.n	8006058 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6818      	ldr	r0, [r3, #0]
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	6859      	ldr	r1, [r3, #4]
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	461a      	mov	r2, r3
 800602c:	f000 fa9a 	bl	8006564 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2140      	movs	r1, #64	; 0x40
 8006036:	4618      	mov	r0, r3
 8006038:	f000 faf3 	bl	8006622 <TIM_ITRx_SetConfig>
      break;
 800603c:	e00c      	b.n	8006058 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4619      	mov	r1, r3
 8006048:	4610      	mov	r0, r2
 800604a:	f000 faea 	bl	8006622 <TIM_ITRx_SetConfig>
      break;
 800604e:	e003      	b.n	8006058 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	73fb      	strb	r3, [r7, #15]
      break;
 8006054:	e000      	b.n	8006058 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006056:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006068:	7bfb      	ldrb	r3, [r7, #15]
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006072:	b480      	push	{r7}
 8006074:	b083      	sub	sp, #12
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800607a:	bf00      	nop
 800607c:	370c      	adds	r7, #12
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr

08006086 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006086:	b480      	push	{r7}
 8006088:	b083      	sub	sp, #12
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800608e:	bf00      	nop
 8006090:	370c      	adds	r7, #12
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr

0800609a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800609a:	b480      	push	{r7}
 800609c:	b083      	sub	sp, #12
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060a2:	bf00      	nop
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr

080060ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b083      	sub	sp, #12
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060b6:	bf00      	nop
 80060b8:	370c      	adds	r7, #12
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
	...

080060c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a40      	ldr	r2, [pc, #256]	; (80061d8 <TIM_Base_SetConfig+0x114>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d013      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060e2:	d00f      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a3d      	ldr	r2, [pc, #244]	; (80061dc <TIM_Base_SetConfig+0x118>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d00b      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4a3c      	ldr	r2, [pc, #240]	; (80061e0 <TIM_Base_SetConfig+0x11c>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d007      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4a3b      	ldr	r2, [pc, #236]	; (80061e4 <TIM_Base_SetConfig+0x120>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d003      	beq.n	8006104 <TIM_Base_SetConfig+0x40>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a3a      	ldr	r2, [pc, #232]	; (80061e8 <TIM_Base_SetConfig+0x124>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d108      	bne.n	8006116 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800610a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	4313      	orrs	r3, r2
 8006114:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a2f      	ldr	r2, [pc, #188]	; (80061d8 <TIM_Base_SetConfig+0x114>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d02b      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006124:	d027      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a2c      	ldr	r2, [pc, #176]	; (80061dc <TIM_Base_SetConfig+0x118>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d023      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a2b      	ldr	r2, [pc, #172]	; (80061e0 <TIM_Base_SetConfig+0x11c>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d01f      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a2a      	ldr	r2, [pc, #168]	; (80061e4 <TIM_Base_SetConfig+0x120>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d01b      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a29      	ldr	r2, [pc, #164]	; (80061e8 <TIM_Base_SetConfig+0x124>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d017      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a28      	ldr	r2, [pc, #160]	; (80061ec <TIM_Base_SetConfig+0x128>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d013      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a27      	ldr	r2, [pc, #156]	; (80061f0 <TIM_Base_SetConfig+0x12c>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d00f      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a26      	ldr	r2, [pc, #152]	; (80061f4 <TIM_Base_SetConfig+0x130>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d00b      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a25      	ldr	r2, [pc, #148]	; (80061f8 <TIM_Base_SetConfig+0x134>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d007      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a24      	ldr	r2, [pc, #144]	; (80061fc <TIM_Base_SetConfig+0x138>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d003      	beq.n	8006176 <TIM_Base_SetConfig+0xb2>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a23      	ldr	r2, [pc, #140]	; (8006200 <TIM_Base_SetConfig+0x13c>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d108      	bne.n	8006188 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800617c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	68fa      	ldr	r2, [r7, #12]
 8006184:	4313      	orrs	r3, r2
 8006186:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	695b      	ldr	r3, [r3, #20]
 8006192:	4313      	orrs	r3, r2
 8006194:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	689a      	ldr	r2, [r3, #8]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4a0a      	ldr	r2, [pc, #40]	; (80061d8 <TIM_Base_SetConfig+0x114>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d003      	beq.n	80061bc <TIM_Base_SetConfig+0xf8>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a0c      	ldr	r2, [pc, #48]	; (80061e8 <TIM_Base_SetConfig+0x124>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d103      	bne.n	80061c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	691a      	ldr	r2, [r3, #16]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	615a      	str	r2, [r3, #20]
}
 80061ca:	bf00      	nop
 80061cc:	3714      	adds	r7, #20
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr
 80061d6:	bf00      	nop
 80061d8:	40010000 	.word	0x40010000
 80061dc:	40000400 	.word	0x40000400
 80061e0:	40000800 	.word	0x40000800
 80061e4:	40000c00 	.word	0x40000c00
 80061e8:	40010400 	.word	0x40010400
 80061ec:	40014000 	.word	0x40014000
 80061f0:	40014400 	.word	0x40014400
 80061f4:	40014800 	.word	0x40014800
 80061f8:	40001800 	.word	0x40001800
 80061fc:	40001c00 	.word	0x40001c00
 8006200:	40002000 	.word	0x40002000

08006204 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006204:	b480      	push	{r7}
 8006206:	b087      	sub	sp, #28
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a1b      	ldr	r3, [r3, #32]
 8006212:	f023 0201 	bic.w	r2, r3, #1
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	699b      	ldr	r3, [r3, #24]
 800622a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f023 0303 	bic.w	r3, r3, #3
 800623a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	4313      	orrs	r3, r2
 8006244:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	f023 0302 	bic.w	r3, r3, #2
 800624c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	4313      	orrs	r3, r2
 8006256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a20      	ldr	r2, [pc, #128]	; (80062dc <TIM_OC1_SetConfig+0xd8>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d003      	beq.n	8006268 <TIM_OC1_SetConfig+0x64>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a1f      	ldr	r2, [pc, #124]	; (80062e0 <TIM_OC1_SetConfig+0xdc>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d10c      	bne.n	8006282 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f023 0308 	bic.w	r3, r3, #8
 800626e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	4313      	orrs	r3, r2
 8006278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	f023 0304 	bic.w	r3, r3, #4
 8006280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a15      	ldr	r2, [pc, #84]	; (80062dc <TIM_OC1_SetConfig+0xd8>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d003      	beq.n	8006292 <TIM_OC1_SetConfig+0x8e>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a14      	ldr	r2, [pc, #80]	; (80062e0 <TIM_OC1_SetConfig+0xdc>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d111      	bne.n	80062b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006298:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80062a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	685a      	ldr	r2, [r3, #4]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	697a      	ldr	r2, [r7, #20]
 80062ce:	621a      	str	r2, [r3, #32]
}
 80062d0:	bf00      	nop
 80062d2:	371c      	adds	r7, #28
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr
 80062dc:	40010000 	.word	0x40010000
 80062e0:	40010400 	.word	0x40010400

080062e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b087      	sub	sp, #28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f023 0210 	bic.w	r2, r3, #16
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800631a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	021b      	lsls	r3, r3, #8
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	4313      	orrs	r3, r2
 8006326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	f023 0320 	bic.w	r3, r3, #32
 800632e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	011b      	lsls	r3, r3, #4
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	4313      	orrs	r3, r2
 800633a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a22      	ldr	r2, [pc, #136]	; (80063c8 <TIM_OC2_SetConfig+0xe4>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d003      	beq.n	800634c <TIM_OC2_SetConfig+0x68>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a21      	ldr	r2, [pc, #132]	; (80063cc <TIM_OC2_SetConfig+0xe8>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d10d      	bne.n	8006368 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006352:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	011b      	lsls	r3, r3, #4
 800635a:	697a      	ldr	r2, [r7, #20]
 800635c:	4313      	orrs	r3, r2
 800635e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006366:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a17      	ldr	r2, [pc, #92]	; (80063c8 <TIM_OC2_SetConfig+0xe4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d003      	beq.n	8006378 <TIM_OC2_SetConfig+0x94>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a16      	ldr	r2, [pc, #88]	; (80063cc <TIM_OC2_SetConfig+0xe8>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d113      	bne.n	80063a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800637e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006386:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	695b      	ldr	r3, [r3, #20]
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	4313      	orrs	r3, r2
 8006392:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	4313      	orrs	r3, r2
 800639e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	693a      	ldr	r2, [r7, #16]
 80063a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68fa      	ldr	r2, [r7, #12]
 80063aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	685a      	ldr	r2, [r3, #4]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	621a      	str	r2, [r3, #32]
}
 80063ba:	bf00      	nop
 80063bc:	371c      	adds	r7, #28
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	40010000 	.word	0x40010000
 80063cc:	40010400 	.word	0x40010400

080063d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b087      	sub	sp, #28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f023 0303 	bic.w	r3, r3, #3
 8006406:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006418:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	021b      	lsls	r3, r3, #8
 8006420:	697a      	ldr	r2, [r7, #20]
 8006422:	4313      	orrs	r3, r2
 8006424:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a21      	ldr	r2, [pc, #132]	; (80064b0 <TIM_OC3_SetConfig+0xe0>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d003      	beq.n	8006436 <TIM_OC3_SetConfig+0x66>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a20      	ldr	r2, [pc, #128]	; (80064b4 <TIM_OC3_SetConfig+0xe4>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d10d      	bne.n	8006452 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800643c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	021b      	lsls	r3, r3, #8
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	4313      	orrs	r3, r2
 8006448:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006450:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a16      	ldr	r2, [pc, #88]	; (80064b0 <TIM_OC3_SetConfig+0xe0>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d003      	beq.n	8006462 <TIM_OC3_SetConfig+0x92>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a15      	ldr	r2, [pc, #84]	; (80064b4 <TIM_OC3_SetConfig+0xe4>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d113      	bne.n	800648a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006468:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006470:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	011b      	lsls	r3, r3, #4
 8006478:	693a      	ldr	r2, [r7, #16]
 800647a:	4313      	orrs	r3, r2
 800647c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	011b      	lsls	r3, r3, #4
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4313      	orrs	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	621a      	str	r2, [r3, #32]
}
 80064a4:	bf00      	nop
 80064a6:	371c      	adds	r7, #28
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr
 80064b0:	40010000 	.word	0x40010000
 80064b4:	40010400 	.word	0x40010400

080064b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b087      	sub	sp, #28
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a1b      	ldr	r3, [r3, #32]
 80064d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	69db      	ldr	r3, [r3, #28]
 80064de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	021b      	lsls	r3, r3, #8
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	031b      	lsls	r3, r3, #12
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	4313      	orrs	r3, r2
 800650e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a12      	ldr	r2, [pc, #72]	; (800655c <TIM_OC4_SetConfig+0xa4>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d003      	beq.n	8006520 <TIM_OC4_SetConfig+0x68>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a11      	ldr	r2, [pc, #68]	; (8006560 <TIM_OC4_SetConfig+0xa8>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d109      	bne.n	8006534 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006526:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	695b      	ldr	r3, [r3, #20]
 800652c:	019b      	lsls	r3, r3, #6
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	4313      	orrs	r3, r2
 8006532:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	621a      	str	r2, [r3, #32]
}
 800654e:	bf00      	nop
 8006550:	371c      	adds	r7, #28
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	40010000 	.word	0x40010000
 8006560:	40010400 	.word	0x40010400

08006564 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006564:	b480      	push	{r7}
 8006566:	b087      	sub	sp, #28
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6a1b      	ldr	r3, [r3, #32]
 8006574:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	f023 0201 	bic.w	r2, r3, #1
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800658e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	011b      	lsls	r3, r3, #4
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	4313      	orrs	r3, r2
 8006598:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	f023 030a 	bic.w	r3, r3, #10
 80065a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80065a2:	697a      	ldr	r2, [r7, #20]
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	621a      	str	r2, [r3, #32]
}
 80065b6:	bf00      	nop
 80065b8:	371c      	adds	r7, #28
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr

080065c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065c2:	b480      	push	{r7}
 80065c4:	b087      	sub	sp, #28
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	60f8      	str	r0, [r7, #12]
 80065ca:	60b9      	str	r1, [r7, #8]
 80065cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6a1b      	ldr	r3, [r3, #32]
 80065d2:	f023 0210 	bic.w	r2, r3, #16
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6a1b      	ldr	r3, [r3, #32]
 80065e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80065ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	031b      	lsls	r3, r3, #12
 80065f2:	697a      	ldr	r2, [r7, #20]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80065fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	011b      	lsls	r3, r3, #4
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	4313      	orrs	r3, r2
 8006608:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	621a      	str	r2, [r3, #32]
}
 8006616:	bf00      	nop
 8006618:	371c      	adds	r7, #28
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr

08006622 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006622:	b480      	push	{r7}
 8006624:	b085      	sub	sp, #20
 8006626:	af00      	add	r7, sp, #0
 8006628:	6078      	str	r0, [r7, #4]
 800662a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006638:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800663a:	683a      	ldr	r2, [r7, #0]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	4313      	orrs	r3, r2
 8006640:	f043 0307 	orr.w	r3, r3, #7
 8006644:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	609a      	str	r2, [r3, #8]
}
 800664c:	bf00      	nop
 800664e:	3714      	adds	r7, #20
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006658:	b480      	push	{r7}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
 8006664:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006672:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	021a      	lsls	r2, r3, #8
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	431a      	orrs	r2, r3
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	4313      	orrs	r3, r2
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	4313      	orrs	r3, r2
 8006684:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	609a      	str	r2, [r3, #8]
}
 800668c:	bf00      	nop
 800668e:	371c      	adds	r7, #28
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d101      	bne.n	80066b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066ac:	2302      	movs	r3, #2
 80066ae:	e05a      	b.n	8006766 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2202      	movs	r2, #2
 80066bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68fa      	ldr	r2, [r7, #12]
 80066de:	4313      	orrs	r3, r2
 80066e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a21      	ldr	r2, [pc, #132]	; (8006774 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d022      	beq.n	800673a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066fc:	d01d      	beq.n	800673a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a1d      	ldr	r2, [pc, #116]	; (8006778 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d018      	beq.n	800673a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a1b      	ldr	r2, [pc, #108]	; (800677c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d013      	beq.n	800673a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a1a      	ldr	r2, [pc, #104]	; (8006780 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d00e      	beq.n	800673a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a18      	ldr	r2, [pc, #96]	; (8006784 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d009      	beq.n	800673a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a17      	ldr	r2, [pc, #92]	; (8006788 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d004      	beq.n	800673a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a15      	ldr	r2, [pc, #84]	; (800678c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d10c      	bne.n	8006754 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006740:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	68ba      	ldr	r2, [r7, #8]
 8006748:	4313      	orrs	r3, r2
 800674a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3714      	adds	r7, #20
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	40010000 	.word	0x40010000
 8006778:	40000400 	.word	0x40000400
 800677c:	40000800 	.word	0x40000800
 8006780:	40000c00 	.word	0x40000c00
 8006784:	40010400 	.word	0x40010400
 8006788:	40014000 	.word	0x40014000
 800678c:	40001800 	.word	0x40001800

08006790 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006790:	b480      	push	{r7}
 8006792:	b085      	sub	sp, #20
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800679a:	2300      	movs	r3, #0
 800679c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e03d      	b.n	8006828 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	4313      	orrs	r3, r2
 80067c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	4313      	orrs	r3, r2
 80067dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	4313      	orrs	r3, r2
 8006806:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	4313      	orrs	r3, r2
 8006814:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	3714      	adds	r7, #20
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800683c:	bf00      	nop
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d101      	bne.n	800686e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e03f      	b.n	80068ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006874:	b2db      	uxtb	r3, r3
 8006876:	2b00      	cmp	r3, #0
 8006878:	d106      	bne.n	8006888 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2200      	movs	r2, #0
 800687e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f7fb fcd2 	bl	800222c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2224      	movs	r2, #36	; 0x24
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68da      	ldr	r2, [r3, #12]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800689e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 fe69 	bl	8007578 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	691a      	ldr	r2, [r3, #16]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	695a      	ldr	r2, [r3, #20]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68da      	ldr	r2, [r3, #12]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2220      	movs	r2, #32
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2220      	movs	r2, #32
 80068e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3708      	adds	r7, #8
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b084      	sub	sp, #16
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	60f8      	str	r0, [r7, #12]
 80068fe:	60b9      	str	r1, [r7, #8]
 8006900:	4613      	mov	r3, r2
 8006902:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800690a:	b2db      	uxtb	r3, r3
 800690c:	2b20      	cmp	r3, #32
 800690e:	d11d      	bne.n	800694c <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d002      	beq.n	800691c <HAL_UART_Receive_DMA+0x26>
 8006916:	88fb      	ldrh	r3, [r7, #6]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d101      	bne.n	8006920 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e016      	b.n	800694e <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006926:	2b01      	cmp	r3, #1
 8006928:	d101      	bne.n	800692e <HAL_UART_Receive_DMA+0x38>
 800692a:	2302      	movs	r3, #2
 800692c:	e00f      	b.n	800694e <HAL_UART_Receive_DMA+0x58>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2201      	movs	r2, #1
 8006932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800693c:	88fb      	ldrh	r3, [r7, #6]
 800693e:	461a      	mov	r2, r3
 8006940:	68b9      	ldr	r1, [r7, #8]
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f000 fbb8 	bl	80070b8 <UART_Start_Receive_DMA>
 8006948:	4603      	mov	r3, r0
 800694a:	e000      	b.n	800694e <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800694c:	2302      	movs	r3, #2
  }
}
 800694e:	4618      	mov	r0, r3
 8006950:	3710      	adds	r7, #16
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}
	...

08006958 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b0ba      	sub	sp, #232	; 0xe8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800697e:	2300      	movs	r3, #0
 8006980:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006984:	2300      	movs	r3, #0
 8006986:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800698a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800698e:	f003 030f 	and.w	r3, r3, #15
 8006992:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006996:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800699a:	2b00      	cmp	r3, #0
 800699c:	d10f      	bne.n	80069be <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800699e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069a2:	f003 0320 	and.w	r3, r3, #32
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d009      	beq.n	80069be <HAL_UART_IRQHandler+0x66>
 80069aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069ae:	f003 0320 	and.w	r3, r3, #32
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d003      	beq.n	80069be <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 fd23 	bl	8007402 <UART_Receive_IT>
      return;
 80069bc:	e256      	b.n	8006e6c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80069be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f000 80de 	beq.w	8006b84 <HAL_UART_IRQHandler+0x22c>
 80069c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d106      	bne.n	80069e2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80069d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069d8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80069dc:	2b00      	cmp	r3, #0
 80069de:	f000 80d1 	beq.w	8006b84 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80069e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00b      	beq.n	8006a06 <HAL_UART_IRQHandler+0xae>
 80069ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d005      	beq.n	8006a06 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fe:	f043 0201 	orr.w	r2, r3, #1
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a0a:	f003 0304 	and.w	r3, r3, #4
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00b      	beq.n	8006a2a <HAL_UART_IRQHandler+0xd2>
 8006a12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a16:	f003 0301 	and.w	r3, r3, #1
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d005      	beq.n	8006a2a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a22:	f043 0202 	orr.w	r2, r3, #2
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a2e:	f003 0302 	and.w	r3, r3, #2
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00b      	beq.n	8006a4e <HAL_UART_IRQHandler+0xf6>
 8006a36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a3a:	f003 0301 	and.w	r3, r3, #1
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d005      	beq.n	8006a4e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a46:	f043 0204 	orr.w	r2, r3, #4
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006a4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a52:	f003 0308 	and.w	r3, r3, #8
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d011      	beq.n	8006a7e <HAL_UART_IRQHandler+0x126>
 8006a5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a5e:	f003 0320 	and.w	r3, r3, #32
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d105      	bne.n	8006a72 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006a66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a6a:	f003 0301 	and.w	r3, r3, #1
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d005      	beq.n	8006a7e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a76:	f043 0208 	orr.w	r2, r3, #8
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	f000 81ed 	beq.w	8006e62 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a8c:	f003 0320 	and.w	r3, r3, #32
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d008      	beq.n	8006aa6 <HAL_UART_IRQHandler+0x14e>
 8006a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a98:	f003 0320 	and.w	r3, r3, #32
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d002      	beq.n	8006aa6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f000 fcae 	bl	8007402 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	695b      	ldr	r3, [r3, #20]
 8006aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab0:	2b40      	cmp	r3, #64	; 0x40
 8006ab2:	bf0c      	ite	eq
 8006ab4:	2301      	moveq	r3, #1
 8006ab6:	2300      	movne	r3, #0
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac2:	f003 0308 	and.w	r3, r3, #8
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d103      	bne.n	8006ad2 <HAL_UART_IRQHandler+0x17a>
 8006aca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d04f      	beq.n	8006b72 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 fbb6 	bl	8007244 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae2:	2b40      	cmp	r3, #64	; 0x40
 8006ae4:	d141      	bne.n	8006b6a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	3314      	adds	r3, #20
 8006aec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006af4:	e853 3f00 	ldrex	r3, [r3]
 8006af8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006afc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006b00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	3314      	adds	r3, #20
 8006b0e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006b12:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006b16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006b1e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006b22:	e841 2300 	strex	r3, r2, [r1]
 8006b26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006b2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1d9      	bne.n	8006ae6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d013      	beq.n	8006b62 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b3e:	4a7d      	ldr	r2, [pc, #500]	; (8006d34 <HAL_UART_IRQHandler+0x3dc>)
 8006b40:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fc fd96 	bl	8003678 <HAL_DMA_Abort_IT>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d016      	beq.n	8006b80 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b5c:	4610      	mov	r0, r2
 8006b5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b60:	e00e      	b.n	8006b80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 f99a 	bl	8006e9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b68:	e00a      	b.n	8006b80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f996 	bl	8006e9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b70:	e006      	b.n	8006b80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f992 	bl	8006e9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006b7e:	e170      	b.n	8006e62 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b80:	bf00      	nop
    return;
 8006b82:	e16e      	b.n	8006e62 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	f040 814a 	bne.w	8006e22 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006b8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b92:	f003 0310 	and.w	r3, r3, #16
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	f000 8143 	beq.w	8006e22 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006b9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ba0:	f003 0310 	and.w	r3, r3, #16
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	f000 813c 	beq.w	8006e22 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006baa:	2300      	movs	r3, #0
 8006bac:	60bb      	str	r3, [r7, #8]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	60bb      	str	r3, [r7, #8]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	60bb      	str	r3, [r7, #8]
 8006bbe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	695b      	ldr	r3, [r3, #20]
 8006bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bca:	2b40      	cmp	r3, #64	; 0x40
 8006bcc:	f040 80b4 	bne.w	8006d38 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006bdc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	f000 8140 	beq.w	8006e66 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006bea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	f080 8139 	bcs.w	8006e66 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006bfa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c00:	69db      	ldr	r3, [r3, #28]
 8006c02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c06:	f000 8088 	beq.w	8006d1a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	330c      	adds	r3, #12
 8006c10:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c14:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c18:	e853 3f00 	ldrex	r3, [r3]
 8006c1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006c20:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006c24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	330c      	adds	r3, #12
 8006c32:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006c36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006c42:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006c46:	e841 2300 	strex	r3, r2, [r1]
 8006c4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006c4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1d9      	bne.n	8006c0a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	3314      	adds	r3, #20
 8006c5c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006c60:	e853 3f00 	ldrex	r3, [r3]
 8006c64:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006c66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006c68:	f023 0301 	bic.w	r3, r3, #1
 8006c6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	3314      	adds	r3, #20
 8006c76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006c7a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006c7e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c80:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006c82:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006c86:	e841 2300 	strex	r3, r2, [r1]
 8006c8a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006c8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1e1      	bne.n	8006c56 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	3314      	adds	r3, #20
 8006c98:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006c9c:	e853 3f00 	ldrex	r3, [r3]
 8006ca0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006ca2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ca4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ca8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	3314      	adds	r3, #20
 8006cb2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006cb6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006cb8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006cbc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006cbe:	e841 2300 	strex	r3, r2, [r1]
 8006cc2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006cc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1e3      	bne.n	8006c92 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2220      	movs	r2, #32
 8006cce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	330c      	adds	r3, #12
 8006cde:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ce2:	e853 3f00 	ldrex	r3, [r3]
 8006ce6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006ce8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cea:	f023 0310 	bic.w	r3, r3, #16
 8006cee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	330c      	adds	r3, #12
 8006cf8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006cfc:	65ba      	str	r2, [r7, #88]	; 0x58
 8006cfe:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d00:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d02:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d04:	e841 2300 	strex	r3, r2, [r1]
 8006d08:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006d0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d1e3      	bne.n	8006cd8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7fc fc3f 	bl	8003598 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	1ad3      	subs	r3, r2, r3
 8006d26:	b29b      	uxth	r3, r3
 8006d28:	4619      	mov	r1, r3
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 f8c0 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d30:	e099      	b.n	8006e66 <HAL_UART_IRQHandler+0x50e>
 8006d32:	bf00      	nop
 8006d34:	0800730b 	.word	0x0800730b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	f000 808b 	beq.w	8006e6a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006d54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f000 8086 	beq.w	8006e6a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	330c      	adds	r3, #12
 8006d64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d68:	e853 3f00 	ldrex	r3, [r3]
 8006d6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d74:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	330c      	adds	r3, #12
 8006d7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006d82:	647a      	str	r2, [r7, #68]	; 0x44
 8006d84:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006d88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d8a:	e841 2300 	strex	r3, r2, [r1]
 8006d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d1e3      	bne.n	8006d5e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	3314      	adds	r3, #20
 8006d9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da0:	e853 3f00 	ldrex	r3, [r3]
 8006da4:	623b      	str	r3, [r7, #32]
   return(result);
 8006da6:	6a3b      	ldr	r3, [r7, #32]
 8006da8:	f023 0301 	bic.w	r3, r3, #1
 8006dac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3314      	adds	r3, #20
 8006db6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006dba:	633a      	str	r2, [r7, #48]	; 0x30
 8006dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006dc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dc2:	e841 2300 	strex	r3, r2, [r1]
 8006dc6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1e3      	bne.n	8006d96 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	330c      	adds	r3, #12
 8006de2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	e853 3f00 	ldrex	r3, [r3]
 8006dea:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f023 0310 	bic.w	r3, r3, #16
 8006df2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	330c      	adds	r3, #12
 8006dfc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006e00:	61fa      	str	r2, [r7, #28]
 8006e02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e04:	69b9      	ldr	r1, [r7, #24]
 8006e06:	69fa      	ldr	r2, [r7, #28]
 8006e08:	e841 2300 	strex	r3, r2, [r1]
 8006e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d1e3      	bne.n	8006ddc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e18:	4619      	mov	r1, r3
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 f848 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006e20:	e023      	b.n	8006e6a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d009      	beq.n	8006e42 <HAL_UART_IRQHandler+0x4ea>
 8006e2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d003      	beq.n	8006e42 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 fa79 	bl	8007332 <UART_Transmit_IT>
    return;
 8006e40:	e014      	b.n	8006e6c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00e      	beq.n	8006e6c <HAL_UART_IRQHandler+0x514>
 8006e4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d008      	beq.n	8006e6c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fab9 	bl	80073d2 <UART_EndTransmit_IT>
    return;
 8006e60:	e004      	b.n	8006e6c <HAL_UART_IRQHandler+0x514>
    return;
 8006e62:	bf00      	nop
 8006e64:	e002      	b.n	8006e6c <HAL_UART_IRQHandler+0x514>
      return;
 8006e66:	bf00      	nop
 8006e68:	e000      	b.n	8006e6c <HAL_UART_IRQHandler+0x514>
      return;
 8006e6a:	bf00      	nop
  }
}
 8006e6c:	37e8      	adds	r7, #232	; 0xe8
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop

08006e74 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b083      	sub	sp, #12
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006e7c:	bf00      	nop
 8006e7e:	370c      	adds	r7, #12
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006e90:	bf00      	nop
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006ea4:	bf00      	nop
 8006ea6:	370c      	adds	r7, #12
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr

08006eb0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b083      	sub	sp, #12
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	460b      	mov	r3, r1
 8006eba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b09c      	sub	sp, #112	; 0x70
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed4:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d172      	bne.n	8006fca <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006ee4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	330c      	adds	r3, #12
 8006ef0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ef4:	e853 3f00 	ldrex	r3, [r3]
 8006ef8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006efa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006efc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f00:	66bb      	str	r3, [r7, #104]	; 0x68
 8006f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	330c      	adds	r3, #12
 8006f08:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006f0a:	65ba      	str	r2, [r7, #88]	; 0x58
 8006f0c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f0e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006f10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006f12:	e841 2300 	strex	r3, r2, [r1]
 8006f16:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006f18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d1e5      	bne.n	8006eea <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	3314      	adds	r3, #20
 8006f24:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f28:	e853 3f00 	ldrex	r3, [r3]
 8006f2c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f30:	f023 0301 	bic.w	r3, r3, #1
 8006f34:	667b      	str	r3, [r7, #100]	; 0x64
 8006f36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	3314      	adds	r3, #20
 8006f3c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006f3e:	647a      	str	r2, [r7, #68]	; 0x44
 8006f40:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f42:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006f44:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f46:	e841 2300 	strex	r3, r2, [r1]
 8006f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006f4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1e5      	bne.n	8006f1e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	3314      	adds	r3, #20
 8006f58:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5c:	e853 3f00 	ldrex	r3, [r3]
 8006f60:	623b      	str	r3, [r7, #32]
   return(result);
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f68:	663b      	str	r3, [r7, #96]	; 0x60
 8006f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	3314      	adds	r3, #20
 8006f70:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006f72:	633a      	str	r2, [r7, #48]	; 0x30
 8006f74:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f7a:	e841 2300 	strex	r3, r2, [r1]
 8006f7e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d1e5      	bne.n	8006f52 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006f86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f88:	2220      	movs	r2, #32
 8006f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d119      	bne.n	8006fca <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	330c      	adds	r3, #12
 8006f9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	e853 3f00 	ldrex	r3, [r3]
 8006fa4:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f023 0310 	bic.w	r3, r3, #16
 8006fac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006fae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	330c      	adds	r3, #12
 8006fb4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006fb6:	61fa      	str	r2, [r7, #28]
 8006fb8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fba:	69b9      	ldr	r1, [r7, #24]
 8006fbc:	69fa      	ldr	r2, [r7, #28]
 8006fbe:	e841 2300 	strex	r3, r2, [r1]
 8006fc2:	617b      	str	r3, [r7, #20]
   return(result);
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d1e5      	bne.n	8006f96 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d106      	bne.n	8006fe0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fd4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006fda:	f7ff ff69 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006fde:	e002      	b.n	8006fe6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006fe0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006fe2:	f7fa fb7d 	bl	80016e0 <HAL_UART_RxCpltCallback>
}
 8006fe6:	bf00      	nop
 8006fe8:	3770      	adds	r7, #112	; 0x70
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006fee:	b580      	push	{r7, lr}
 8006ff0:	b084      	sub	sp, #16
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ffa:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007000:	2b01      	cmp	r3, #1
 8007002:	d108      	bne.n	8007016 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007008:	085b      	lsrs	r3, r3, #1
 800700a:	b29b      	uxth	r3, r3
 800700c:	4619      	mov	r1, r3
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f7ff ff4e 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007014:	e002      	b.n	800701c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007016:	68f8      	ldr	r0, [r7, #12]
 8007018:	f7ff ff36 	bl	8006e88 <HAL_UART_RxHalfCpltCallback>
}
 800701c:	bf00      	nop
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800702c:	2300      	movs	r3, #0
 800702e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007034:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	695b      	ldr	r3, [r3, #20]
 800703c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007040:	2b80      	cmp	r3, #128	; 0x80
 8007042:	bf0c      	ite	eq
 8007044:	2301      	moveq	r3, #1
 8007046:	2300      	movne	r3, #0
 8007048:	b2db      	uxtb	r3, r3
 800704a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b21      	cmp	r3, #33	; 0x21
 8007056:	d108      	bne.n	800706a <UART_DMAError+0x46>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d005      	beq.n	800706a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	2200      	movs	r2, #0
 8007062:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007064:	68b8      	ldr	r0, [r7, #8]
 8007066:	f000 f8c5 	bl	80071f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	695b      	ldr	r3, [r3, #20]
 8007070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007074:	2b40      	cmp	r3, #64	; 0x40
 8007076:	bf0c      	ite	eq
 8007078:	2301      	moveq	r3, #1
 800707a:	2300      	movne	r3, #0
 800707c:	b2db      	uxtb	r3, r3
 800707e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007086:	b2db      	uxtb	r3, r3
 8007088:	2b22      	cmp	r3, #34	; 0x22
 800708a:	d108      	bne.n	800709e <UART_DMAError+0x7a>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d005      	beq.n	800709e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	2200      	movs	r2, #0
 8007096:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007098:	68b8      	ldr	r0, [r7, #8]
 800709a:	f000 f8d3 	bl	8007244 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a2:	f043 0210 	orr.w	r2, r3, #16
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070aa:	68b8      	ldr	r0, [r7, #8]
 80070ac:	f7ff fef6 	bl	8006e9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070b0:	bf00      	nop
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b098      	sub	sp, #96	; 0x60
 80070bc:	af00      	add	r7, sp, #0
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	60b9      	str	r1, [r7, #8]
 80070c2:	4613      	mov	r3, r2
 80070c4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80070c6:	68ba      	ldr	r2, [r7, #8]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	88fa      	ldrh	r2, [r7, #6]
 80070d0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2200      	movs	r2, #0
 80070d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2222      	movs	r2, #34	; 0x22
 80070dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e4:	4a40      	ldr	r2, [pc, #256]	; (80071e8 <UART_Start_Receive_DMA+0x130>)
 80070e6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ec:	4a3f      	ldr	r2, [pc, #252]	; (80071ec <UART_Start_Receive_DMA+0x134>)
 80070ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f4:	4a3e      	ldr	r2, [pc, #248]	; (80071f0 <UART_Start_Receive_DMA+0x138>)
 80070f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070fc:	2200      	movs	r2, #0
 80070fe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007100:	f107 0308 	add.w	r3, r7, #8
 8007104:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	3304      	adds	r3, #4
 8007110:	4619      	mov	r1, r3
 8007112:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	88fb      	ldrh	r3, [r7, #6]
 8007118:	f7fc f9e6 	bl	80034e8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800711c:	2300      	movs	r3, #0
 800711e:	613b      	str	r3, [r7, #16]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	613b      	str	r3, [r7, #16]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	613b      	str	r3, [r7, #16]
 8007130:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d019      	beq.n	8007176 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	330c      	adds	r3, #12
 8007148:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800714c:	e853 3f00 	ldrex	r3, [r3]
 8007150:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007158:	65bb      	str	r3, [r7, #88]	; 0x58
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	330c      	adds	r3, #12
 8007160:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007162:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007164:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007166:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007168:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800716a:	e841 2300 	strex	r3, r2, [r1]
 800716e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007170:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1e5      	bne.n	8007142 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	3314      	adds	r3, #20
 800717c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007180:	e853 3f00 	ldrex	r3, [r3]
 8007184:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007188:	f043 0301 	orr.w	r3, r3, #1
 800718c:	657b      	str	r3, [r7, #84]	; 0x54
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3314      	adds	r3, #20
 8007194:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007196:	63ba      	str	r2, [r7, #56]	; 0x38
 8007198:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800719c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800719e:	e841 2300 	strex	r3, r2, [r1]
 80071a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80071a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1e5      	bne.n	8007176 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	3314      	adds	r3, #20
 80071b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	e853 3f00 	ldrex	r3, [r3]
 80071b8:	617b      	str	r3, [r7, #20]
   return(result);
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071c0:	653b      	str	r3, [r7, #80]	; 0x50
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3314      	adds	r3, #20
 80071c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80071ca:	627a      	str	r2, [r7, #36]	; 0x24
 80071cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ce:	6a39      	ldr	r1, [r7, #32]
 80071d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071d2:	e841 2300 	strex	r3, r2, [r1]
 80071d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80071d8:	69fb      	ldr	r3, [r7, #28]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1e5      	bne.n	80071aa <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3760      	adds	r7, #96	; 0x60
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	08006ec9 	.word	0x08006ec9
 80071ec:	08006fef 	.word	0x08006fef
 80071f0:	08007025 	.word	0x08007025

080071f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b089      	sub	sp, #36	; 0x24
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	330c      	adds	r3, #12
 8007202:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	e853 3f00 	ldrex	r3, [r3]
 800720a:	60bb      	str	r3, [r7, #8]
   return(result);
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007212:	61fb      	str	r3, [r7, #28]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	330c      	adds	r3, #12
 800721a:	69fa      	ldr	r2, [r7, #28]
 800721c:	61ba      	str	r2, [r7, #24]
 800721e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007220:	6979      	ldr	r1, [r7, #20]
 8007222:	69ba      	ldr	r2, [r7, #24]
 8007224:	e841 2300 	strex	r3, r2, [r1]
 8007228:	613b      	str	r3, [r7, #16]
   return(result);
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d1e5      	bne.n	80071fc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2220      	movs	r2, #32
 8007234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007238:	bf00      	nop
 800723a:	3724      	adds	r7, #36	; 0x24
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007244:	b480      	push	{r7}
 8007246:	b095      	sub	sp, #84	; 0x54
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	330c      	adds	r3, #12
 8007252:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007256:	e853 3f00 	ldrex	r3, [r3]
 800725a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800725c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800725e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007262:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	330c      	adds	r3, #12
 800726a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800726c:	643a      	str	r2, [r7, #64]	; 0x40
 800726e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007270:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007272:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007274:	e841 2300 	strex	r3, r2, [r1]
 8007278:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800727a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800727c:	2b00      	cmp	r3, #0
 800727e:	d1e5      	bne.n	800724c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3314      	adds	r3, #20
 8007286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007288:	6a3b      	ldr	r3, [r7, #32]
 800728a:	e853 3f00 	ldrex	r3, [r3]
 800728e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	f023 0301 	bic.w	r3, r3, #1
 8007296:	64bb      	str	r3, [r7, #72]	; 0x48
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	3314      	adds	r3, #20
 800729e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80072a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80072a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80072a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80072a8:	e841 2300 	strex	r3, r2, [r1]
 80072ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80072ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1e5      	bne.n	8007280 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d119      	bne.n	80072f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	330c      	adds	r3, #12
 80072c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	e853 3f00 	ldrex	r3, [r3]
 80072ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	f023 0310 	bic.w	r3, r3, #16
 80072d2:	647b      	str	r3, [r7, #68]	; 0x44
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	330c      	adds	r3, #12
 80072da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80072dc:	61ba      	str	r2, [r7, #24]
 80072de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e0:	6979      	ldr	r1, [r7, #20]
 80072e2:	69ba      	ldr	r2, [r7, #24]
 80072e4:	e841 2300 	strex	r3, r2, [r1]
 80072e8:	613b      	str	r3, [r7, #16]
   return(result);
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d1e5      	bne.n	80072bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2220      	movs	r2, #32
 80072f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2200      	movs	r2, #0
 80072fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80072fe:	bf00      	nop
 8007300:	3754      	adds	r7, #84	; 0x54
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800730a:	b580      	push	{r7, lr}
 800730c:	b084      	sub	sp, #16
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007316:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2200      	movs	r2, #0
 800731c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2200      	movs	r2, #0
 8007322:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007324:	68f8      	ldr	r0, [r7, #12]
 8007326:	f7ff fdb9 	bl	8006e9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800732a:	bf00      	nop
 800732c:	3710      	adds	r7, #16
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}

08007332 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007332:	b480      	push	{r7}
 8007334:	b085      	sub	sp, #20
 8007336:	af00      	add	r7, sp, #0
 8007338:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007340:	b2db      	uxtb	r3, r3
 8007342:	2b21      	cmp	r3, #33	; 0x21
 8007344:	d13e      	bne.n	80073c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800734e:	d114      	bne.n	800737a <UART_Transmit_IT+0x48>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d110      	bne.n	800737a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6a1b      	ldr	r3, [r3, #32]
 800735c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	881b      	ldrh	r3, [r3, #0]
 8007362:	461a      	mov	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800736c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a1b      	ldr	r3, [r3, #32]
 8007372:	1c9a      	adds	r2, r3, #2
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	621a      	str	r2, [r3, #32]
 8007378:	e008      	b.n	800738c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6a1b      	ldr	r3, [r3, #32]
 800737e:	1c59      	adds	r1, r3, #1
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	6211      	str	r1, [r2, #32]
 8007384:	781a      	ldrb	r2, [r3, #0]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007390:	b29b      	uxth	r3, r3
 8007392:	3b01      	subs	r3, #1
 8007394:	b29b      	uxth	r3, r3
 8007396:	687a      	ldr	r2, [r7, #4]
 8007398:	4619      	mov	r1, r3
 800739a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10f      	bne.n	80073c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	68da      	ldr	r2, [r3, #12]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68da      	ldr	r2, [r3, #12]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80073c0:	2300      	movs	r3, #0
 80073c2:	e000      	b.n	80073c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80073c4:	2302      	movs	r3, #2
  }
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3714      	adds	r7, #20
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr

080073d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b082      	sub	sp, #8
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	68da      	ldr	r2, [r3, #12]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2220      	movs	r2, #32
 80073ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f7ff fd3e 	bl	8006e74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3708      	adds	r7, #8
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}

08007402 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007402:	b580      	push	{r7, lr}
 8007404:	b08c      	sub	sp, #48	; 0x30
 8007406:	af00      	add	r7, sp, #0
 8007408:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007410:	b2db      	uxtb	r3, r3
 8007412:	2b22      	cmp	r3, #34	; 0x22
 8007414:	f040 80ab 	bne.w	800756e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007420:	d117      	bne.n	8007452 <UART_Receive_IT+0x50>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d113      	bne.n	8007452 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800742a:	2300      	movs	r3, #0
 800742c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007432:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	b29b      	uxth	r3, r3
 800743c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007440:	b29a      	uxth	r2, r3
 8007442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007444:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800744a:	1c9a      	adds	r2, r3, #2
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	629a      	str	r2, [r3, #40]	; 0x28
 8007450:	e026      	b.n	80074a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007456:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007458:	2300      	movs	r3, #0
 800745a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007464:	d007      	beq.n	8007476 <UART_Receive_IT+0x74>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d10a      	bne.n	8007484 <UART_Receive_IT+0x82>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d106      	bne.n	8007484 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	b2da      	uxtb	r2, r3
 800747e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007480:	701a      	strb	r2, [r3, #0]
 8007482:	e008      	b.n	8007496 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	b2db      	uxtb	r3, r3
 800748c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007490:	b2da      	uxtb	r2, r3
 8007492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007494:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800749a:	1c5a      	adds	r2, r3, #1
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	3b01      	subs	r3, #1
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	4619      	mov	r1, r3
 80074ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d15a      	bne.n	800756a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	68da      	ldr	r2, [r3, #12]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f022 0220 	bic.w	r2, r2, #32
 80074c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68da      	ldr	r2, [r3, #12]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80074d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	695a      	ldr	r2, [r3, #20]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f022 0201 	bic.w	r2, r2, #1
 80074e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2220      	movs	r2, #32
 80074e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d135      	bne.n	8007560 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	330c      	adds	r3, #12
 8007500:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	e853 3f00 	ldrex	r3, [r3]
 8007508:	613b      	str	r3, [r7, #16]
   return(result);
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	f023 0310 	bic.w	r3, r3, #16
 8007510:	627b      	str	r3, [r7, #36]	; 0x24
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	330c      	adds	r3, #12
 8007518:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800751a:	623a      	str	r2, [r7, #32]
 800751c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751e:	69f9      	ldr	r1, [r7, #28]
 8007520:	6a3a      	ldr	r2, [r7, #32]
 8007522:	e841 2300 	strex	r3, r2, [r1]
 8007526:	61bb      	str	r3, [r7, #24]
   return(result);
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1e5      	bne.n	80074fa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0310 	and.w	r3, r3, #16
 8007538:	2b10      	cmp	r3, #16
 800753a:	d10a      	bne.n	8007552 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800753c:	2300      	movs	r3, #0
 800753e:	60fb      	str	r3, [r7, #12]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	60fb      	str	r3, [r7, #12]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	60fb      	str	r3, [r7, #12]
 8007550:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007556:	4619      	mov	r1, r3
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f7ff fca9 	bl	8006eb0 <HAL_UARTEx_RxEventCallback>
 800755e:	e002      	b.n	8007566 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f7fa f8bd 	bl	80016e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007566:	2300      	movs	r3, #0
 8007568:	e002      	b.n	8007570 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800756a:	2300      	movs	r3, #0
 800756c:	e000      	b.n	8007570 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800756e:	2302      	movs	r3, #2
  }
}
 8007570:	4618      	mov	r0, r3
 8007572:	3730      	adds	r7, #48	; 0x30
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007578:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800757c:	b0c0      	sub	sp, #256	; 0x100
 800757e:	af00      	add	r7, sp, #0
 8007580:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	691b      	ldr	r3, [r3, #16]
 800758c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007594:	68d9      	ldr	r1, [r3, #12]
 8007596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	ea40 0301 	orr.w	r3, r0, r1
 80075a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80075a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075a6:	689a      	ldr	r2, [r3, #8]
 80075a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	431a      	orrs	r2, r3
 80075b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075b4:	695b      	ldr	r3, [r3, #20]
 80075b6:	431a      	orrs	r2, r3
 80075b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075bc:	69db      	ldr	r3, [r3, #28]
 80075be:	4313      	orrs	r3, r2
 80075c0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80075c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80075d0:	f021 010c 	bic.w	r1, r1, #12
 80075d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80075de:	430b      	orrs	r3, r1
 80075e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	695b      	ldr	r3, [r3, #20]
 80075ea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80075ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075f2:	6999      	ldr	r1, [r3, #24]
 80075f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	ea40 0301 	orr.w	r3, r0, r1
 80075fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	4b8f      	ldr	r3, [pc, #572]	; (8007844 <UART_SetConfig+0x2cc>)
 8007608:	429a      	cmp	r2, r3
 800760a:	d005      	beq.n	8007618 <UART_SetConfig+0xa0>
 800760c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	4b8d      	ldr	r3, [pc, #564]	; (8007848 <UART_SetConfig+0x2d0>)
 8007614:	429a      	cmp	r2, r3
 8007616:	d104      	bne.n	8007622 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007618:	f7fd fa66 	bl	8004ae8 <HAL_RCC_GetPCLK2Freq>
 800761c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007620:	e003      	b.n	800762a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007622:	f7fd fa4d 	bl	8004ac0 <HAL_RCC_GetPCLK1Freq>
 8007626:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800762a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800762e:	69db      	ldr	r3, [r3, #28]
 8007630:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007634:	f040 810c 	bne.w	8007850 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007638:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800763c:	2200      	movs	r2, #0
 800763e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007642:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007646:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800764a:	4622      	mov	r2, r4
 800764c:	462b      	mov	r3, r5
 800764e:	1891      	adds	r1, r2, r2
 8007650:	65b9      	str	r1, [r7, #88]	; 0x58
 8007652:	415b      	adcs	r3, r3
 8007654:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007656:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800765a:	4621      	mov	r1, r4
 800765c:	eb12 0801 	adds.w	r8, r2, r1
 8007660:	4629      	mov	r1, r5
 8007662:	eb43 0901 	adc.w	r9, r3, r1
 8007666:	f04f 0200 	mov.w	r2, #0
 800766a:	f04f 0300 	mov.w	r3, #0
 800766e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007672:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007676:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800767a:	4690      	mov	r8, r2
 800767c:	4699      	mov	r9, r3
 800767e:	4623      	mov	r3, r4
 8007680:	eb18 0303 	adds.w	r3, r8, r3
 8007684:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007688:	462b      	mov	r3, r5
 800768a:	eb49 0303 	adc.w	r3, r9, r3
 800768e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800769e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80076a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80076a6:	460b      	mov	r3, r1
 80076a8:	18db      	adds	r3, r3, r3
 80076aa:	653b      	str	r3, [r7, #80]	; 0x50
 80076ac:	4613      	mov	r3, r2
 80076ae:	eb42 0303 	adc.w	r3, r2, r3
 80076b2:	657b      	str	r3, [r7, #84]	; 0x54
 80076b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80076b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80076bc:	f7f8 fd88 	bl	80001d0 <__aeabi_uldivmod>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	4b61      	ldr	r3, [pc, #388]	; (800784c <UART_SetConfig+0x2d4>)
 80076c6:	fba3 2302 	umull	r2, r3, r3, r2
 80076ca:	095b      	lsrs	r3, r3, #5
 80076cc:	011c      	lsls	r4, r3, #4
 80076ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80076d2:	2200      	movs	r2, #0
 80076d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80076d8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80076dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80076e0:	4642      	mov	r2, r8
 80076e2:	464b      	mov	r3, r9
 80076e4:	1891      	adds	r1, r2, r2
 80076e6:	64b9      	str	r1, [r7, #72]	; 0x48
 80076e8:	415b      	adcs	r3, r3
 80076ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80076f0:	4641      	mov	r1, r8
 80076f2:	eb12 0a01 	adds.w	sl, r2, r1
 80076f6:	4649      	mov	r1, r9
 80076f8:	eb43 0b01 	adc.w	fp, r3, r1
 80076fc:	f04f 0200 	mov.w	r2, #0
 8007700:	f04f 0300 	mov.w	r3, #0
 8007704:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007708:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800770c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007710:	4692      	mov	sl, r2
 8007712:	469b      	mov	fp, r3
 8007714:	4643      	mov	r3, r8
 8007716:	eb1a 0303 	adds.w	r3, sl, r3
 800771a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800771e:	464b      	mov	r3, r9
 8007720:	eb4b 0303 	adc.w	r3, fp, r3
 8007724:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	2200      	movs	r2, #0
 8007730:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007734:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007738:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800773c:	460b      	mov	r3, r1
 800773e:	18db      	adds	r3, r3, r3
 8007740:	643b      	str	r3, [r7, #64]	; 0x40
 8007742:	4613      	mov	r3, r2
 8007744:	eb42 0303 	adc.w	r3, r2, r3
 8007748:	647b      	str	r3, [r7, #68]	; 0x44
 800774a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800774e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007752:	f7f8 fd3d 	bl	80001d0 <__aeabi_uldivmod>
 8007756:	4602      	mov	r2, r0
 8007758:	460b      	mov	r3, r1
 800775a:	4611      	mov	r1, r2
 800775c:	4b3b      	ldr	r3, [pc, #236]	; (800784c <UART_SetConfig+0x2d4>)
 800775e:	fba3 2301 	umull	r2, r3, r3, r1
 8007762:	095b      	lsrs	r3, r3, #5
 8007764:	2264      	movs	r2, #100	; 0x64
 8007766:	fb02 f303 	mul.w	r3, r2, r3
 800776a:	1acb      	subs	r3, r1, r3
 800776c:	00db      	lsls	r3, r3, #3
 800776e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007772:	4b36      	ldr	r3, [pc, #216]	; (800784c <UART_SetConfig+0x2d4>)
 8007774:	fba3 2302 	umull	r2, r3, r3, r2
 8007778:	095b      	lsrs	r3, r3, #5
 800777a:	005b      	lsls	r3, r3, #1
 800777c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007780:	441c      	add	r4, r3
 8007782:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007786:	2200      	movs	r2, #0
 8007788:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800778c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007790:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007794:	4642      	mov	r2, r8
 8007796:	464b      	mov	r3, r9
 8007798:	1891      	adds	r1, r2, r2
 800779a:	63b9      	str	r1, [r7, #56]	; 0x38
 800779c:	415b      	adcs	r3, r3
 800779e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80077a4:	4641      	mov	r1, r8
 80077a6:	1851      	adds	r1, r2, r1
 80077a8:	6339      	str	r1, [r7, #48]	; 0x30
 80077aa:	4649      	mov	r1, r9
 80077ac:	414b      	adcs	r3, r1
 80077ae:	637b      	str	r3, [r7, #52]	; 0x34
 80077b0:	f04f 0200 	mov.w	r2, #0
 80077b4:	f04f 0300 	mov.w	r3, #0
 80077b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80077bc:	4659      	mov	r1, fp
 80077be:	00cb      	lsls	r3, r1, #3
 80077c0:	4651      	mov	r1, sl
 80077c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077c6:	4651      	mov	r1, sl
 80077c8:	00ca      	lsls	r2, r1, #3
 80077ca:	4610      	mov	r0, r2
 80077cc:	4619      	mov	r1, r3
 80077ce:	4603      	mov	r3, r0
 80077d0:	4642      	mov	r2, r8
 80077d2:	189b      	adds	r3, r3, r2
 80077d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80077d8:	464b      	mov	r3, r9
 80077da:	460a      	mov	r2, r1
 80077dc:	eb42 0303 	adc.w	r3, r2, r3
 80077e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80077e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80077f0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80077f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80077f8:	460b      	mov	r3, r1
 80077fa:	18db      	adds	r3, r3, r3
 80077fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80077fe:	4613      	mov	r3, r2
 8007800:	eb42 0303 	adc.w	r3, r2, r3
 8007804:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007806:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800780a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800780e:	f7f8 fcdf 	bl	80001d0 <__aeabi_uldivmod>
 8007812:	4602      	mov	r2, r0
 8007814:	460b      	mov	r3, r1
 8007816:	4b0d      	ldr	r3, [pc, #52]	; (800784c <UART_SetConfig+0x2d4>)
 8007818:	fba3 1302 	umull	r1, r3, r3, r2
 800781c:	095b      	lsrs	r3, r3, #5
 800781e:	2164      	movs	r1, #100	; 0x64
 8007820:	fb01 f303 	mul.w	r3, r1, r3
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	00db      	lsls	r3, r3, #3
 8007828:	3332      	adds	r3, #50	; 0x32
 800782a:	4a08      	ldr	r2, [pc, #32]	; (800784c <UART_SetConfig+0x2d4>)
 800782c:	fba2 2303 	umull	r2, r3, r2, r3
 8007830:	095b      	lsrs	r3, r3, #5
 8007832:	f003 0207 	and.w	r2, r3, #7
 8007836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4422      	add	r2, r4
 800783e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007840:	e105      	b.n	8007a4e <UART_SetConfig+0x4d6>
 8007842:	bf00      	nop
 8007844:	40011000 	.word	0x40011000
 8007848:	40011400 	.word	0x40011400
 800784c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007850:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007854:	2200      	movs	r2, #0
 8007856:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800785a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800785e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007862:	4642      	mov	r2, r8
 8007864:	464b      	mov	r3, r9
 8007866:	1891      	adds	r1, r2, r2
 8007868:	6239      	str	r1, [r7, #32]
 800786a:	415b      	adcs	r3, r3
 800786c:	627b      	str	r3, [r7, #36]	; 0x24
 800786e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007872:	4641      	mov	r1, r8
 8007874:	1854      	adds	r4, r2, r1
 8007876:	4649      	mov	r1, r9
 8007878:	eb43 0501 	adc.w	r5, r3, r1
 800787c:	f04f 0200 	mov.w	r2, #0
 8007880:	f04f 0300 	mov.w	r3, #0
 8007884:	00eb      	lsls	r3, r5, #3
 8007886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800788a:	00e2      	lsls	r2, r4, #3
 800788c:	4614      	mov	r4, r2
 800788e:	461d      	mov	r5, r3
 8007890:	4643      	mov	r3, r8
 8007892:	18e3      	adds	r3, r4, r3
 8007894:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007898:	464b      	mov	r3, r9
 800789a:	eb45 0303 	adc.w	r3, r5, r3
 800789e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80078a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80078ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80078b2:	f04f 0200 	mov.w	r2, #0
 80078b6:	f04f 0300 	mov.w	r3, #0
 80078ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80078be:	4629      	mov	r1, r5
 80078c0:	008b      	lsls	r3, r1, #2
 80078c2:	4621      	mov	r1, r4
 80078c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078c8:	4621      	mov	r1, r4
 80078ca:	008a      	lsls	r2, r1, #2
 80078cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80078d0:	f7f8 fc7e 	bl	80001d0 <__aeabi_uldivmod>
 80078d4:	4602      	mov	r2, r0
 80078d6:	460b      	mov	r3, r1
 80078d8:	4b60      	ldr	r3, [pc, #384]	; (8007a5c <UART_SetConfig+0x4e4>)
 80078da:	fba3 2302 	umull	r2, r3, r3, r2
 80078de:	095b      	lsrs	r3, r3, #5
 80078e0:	011c      	lsls	r4, r3, #4
 80078e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078e6:	2200      	movs	r2, #0
 80078e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80078ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80078f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80078f4:	4642      	mov	r2, r8
 80078f6:	464b      	mov	r3, r9
 80078f8:	1891      	adds	r1, r2, r2
 80078fa:	61b9      	str	r1, [r7, #24]
 80078fc:	415b      	adcs	r3, r3
 80078fe:	61fb      	str	r3, [r7, #28]
 8007900:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007904:	4641      	mov	r1, r8
 8007906:	1851      	adds	r1, r2, r1
 8007908:	6139      	str	r1, [r7, #16]
 800790a:	4649      	mov	r1, r9
 800790c:	414b      	adcs	r3, r1
 800790e:	617b      	str	r3, [r7, #20]
 8007910:	f04f 0200 	mov.w	r2, #0
 8007914:	f04f 0300 	mov.w	r3, #0
 8007918:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800791c:	4659      	mov	r1, fp
 800791e:	00cb      	lsls	r3, r1, #3
 8007920:	4651      	mov	r1, sl
 8007922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007926:	4651      	mov	r1, sl
 8007928:	00ca      	lsls	r2, r1, #3
 800792a:	4610      	mov	r0, r2
 800792c:	4619      	mov	r1, r3
 800792e:	4603      	mov	r3, r0
 8007930:	4642      	mov	r2, r8
 8007932:	189b      	adds	r3, r3, r2
 8007934:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007938:	464b      	mov	r3, r9
 800793a:	460a      	mov	r2, r1
 800793c:	eb42 0303 	adc.w	r3, r2, r3
 8007940:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	67bb      	str	r3, [r7, #120]	; 0x78
 800794e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007950:	f04f 0200 	mov.w	r2, #0
 8007954:	f04f 0300 	mov.w	r3, #0
 8007958:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800795c:	4649      	mov	r1, r9
 800795e:	008b      	lsls	r3, r1, #2
 8007960:	4641      	mov	r1, r8
 8007962:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007966:	4641      	mov	r1, r8
 8007968:	008a      	lsls	r2, r1, #2
 800796a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800796e:	f7f8 fc2f 	bl	80001d0 <__aeabi_uldivmod>
 8007972:	4602      	mov	r2, r0
 8007974:	460b      	mov	r3, r1
 8007976:	4b39      	ldr	r3, [pc, #228]	; (8007a5c <UART_SetConfig+0x4e4>)
 8007978:	fba3 1302 	umull	r1, r3, r3, r2
 800797c:	095b      	lsrs	r3, r3, #5
 800797e:	2164      	movs	r1, #100	; 0x64
 8007980:	fb01 f303 	mul.w	r3, r1, r3
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	011b      	lsls	r3, r3, #4
 8007988:	3332      	adds	r3, #50	; 0x32
 800798a:	4a34      	ldr	r2, [pc, #208]	; (8007a5c <UART_SetConfig+0x4e4>)
 800798c:	fba2 2303 	umull	r2, r3, r2, r3
 8007990:	095b      	lsrs	r3, r3, #5
 8007992:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007996:	441c      	add	r4, r3
 8007998:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800799c:	2200      	movs	r2, #0
 800799e:	673b      	str	r3, [r7, #112]	; 0x70
 80079a0:	677a      	str	r2, [r7, #116]	; 0x74
 80079a2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80079a6:	4642      	mov	r2, r8
 80079a8:	464b      	mov	r3, r9
 80079aa:	1891      	adds	r1, r2, r2
 80079ac:	60b9      	str	r1, [r7, #8]
 80079ae:	415b      	adcs	r3, r3
 80079b0:	60fb      	str	r3, [r7, #12]
 80079b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80079b6:	4641      	mov	r1, r8
 80079b8:	1851      	adds	r1, r2, r1
 80079ba:	6039      	str	r1, [r7, #0]
 80079bc:	4649      	mov	r1, r9
 80079be:	414b      	adcs	r3, r1
 80079c0:	607b      	str	r3, [r7, #4]
 80079c2:	f04f 0200 	mov.w	r2, #0
 80079c6:	f04f 0300 	mov.w	r3, #0
 80079ca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80079ce:	4659      	mov	r1, fp
 80079d0:	00cb      	lsls	r3, r1, #3
 80079d2:	4651      	mov	r1, sl
 80079d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079d8:	4651      	mov	r1, sl
 80079da:	00ca      	lsls	r2, r1, #3
 80079dc:	4610      	mov	r0, r2
 80079de:	4619      	mov	r1, r3
 80079e0:	4603      	mov	r3, r0
 80079e2:	4642      	mov	r2, r8
 80079e4:	189b      	adds	r3, r3, r2
 80079e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80079e8:	464b      	mov	r3, r9
 80079ea:	460a      	mov	r2, r1
 80079ec:	eb42 0303 	adc.w	r3, r2, r3
 80079f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80079f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	663b      	str	r3, [r7, #96]	; 0x60
 80079fc:	667a      	str	r2, [r7, #100]	; 0x64
 80079fe:	f04f 0200 	mov.w	r2, #0
 8007a02:	f04f 0300 	mov.w	r3, #0
 8007a06:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007a0a:	4649      	mov	r1, r9
 8007a0c:	008b      	lsls	r3, r1, #2
 8007a0e:	4641      	mov	r1, r8
 8007a10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a14:	4641      	mov	r1, r8
 8007a16:	008a      	lsls	r2, r1, #2
 8007a18:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007a1c:	f7f8 fbd8 	bl	80001d0 <__aeabi_uldivmod>
 8007a20:	4602      	mov	r2, r0
 8007a22:	460b      	mov	r3, r1
 8007a24:	4b0d      	ldr	r3, [pc, #52]	; (8007a5c <UART_SetConfig+0x4e4>)
 8007a26:	fba3 1302 	umull	r1, r3, r3, r2
 8007a2a:	095b      	lsrs	r3, r3, #5
 8007a2c:	2164      	movs	r1, #100	; 0x64
 8007a2e:	fb01 f303 	mul.w	r3, r1, r3
 8007a32:	1ad3      	subs	r3, r2, r3
 8007a34:	011b      	lsls	r3, r3, #4
 8007a36:	3332      	adds	r3, #50	; 0x32
 8007a38:	4a08      	ldr	r2, [pc, #32]	; (8007a5c <UART_SetConfig+0x4e4>)
 8007a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a3e:	095b      	lsrs	r3, r3, #5
 8007a40:	f003 020f 	and.w	r2, r3, #15
 8007a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4422      	add	r2, r4
 8007a4c:	609a      	str	r2, [r3, #8]
}
 8007a4e:	bf00      	nop
 8007a50:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007a54:	46bd      	mov	sp, r7
 8007a56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a5a:	bf00      	nop
 8007a5c:	51eb851f 	.word	0x51eb851f

08007a60 <__NVIC_SetPriority>:
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	4603      	mov	r3, r0
 8007a68:	6039      	str	r1, [r7, #0]
 8007a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	db0a      	blt.n	8007a8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	b2da      	uxtb	r2, r3
 8007a78:	490c      	ldr	r1, [pc, #48]	; (8007aac <__NVIC_SetPriority+0x4c>)
 8007a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a7e:	0112      	lsls	r2, r2, #4
 8007a80:	b2d2      	uxtb	r2, r2
 8007a82:	440b      	add	r3, r1
 8007a84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007a88:	e00a      	b.n	8007aa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	b2da      	uxtb	r2, r3
 8007a8e:	4908      	ldr	r1, [pc, #32]	; (8007ab0 <__NVIC_SetPriority+0x50>)
 8007a90:	79fb      	ldrb	r3, [r7, #7]
 8007a92:	f003 030f 	and.w	r3, r3, #15
 8007a96:	3b04      	subs	r3, #4
 8007a98:	0112      	lsls	r2, r2, #4
 8007a9a:	b2d2      	uxtb	r2, r2
 8007a9c:	440b      	add	r3, r1
 8007a9e:	761a      	strb	r2, [r3, #24]
}
 8007aa0:	bf00      	nop
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr
 8007aac:	e000e100 	.word	0xe000e100
 8007ab0:	e000ed00 	.word	0xe000ed00

08007ab4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007ab8:	4b05      	ldr	r3, [pc, #20]	; (8007ad0 <SysTick_Handler+0x1c>)
 8007aba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007abc:	f001 fd28 	bl	8009510 <xTaskGetSchedulerState>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d001      	beq.n	8007aca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007ac6:	f002 fb0f 	bl	800a0e8 <xPortSysTickHandler>
  }
}
 8007aca:	bf00      	nop
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	e000e010 	.word	0xe000e010

08007ad4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007ad8:	2100      	movs	r1, #0
 8007ada:	f06f 0004 	mvn.w	r0, #4
 8007ade:	f7ff ffbf 	bl	8007a60 <__NVIC_SetPriority>
#endif
}
 8007ae2:	bf00      	nop
 8007ae4:	bd80      	pop	{r7, pc}
	...

08007ae8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007aee:	f3ef 8305 	mrs	r3, IPSR
 8007af2:	603b      	str	r3, [r7, #0]
  return(result);
 8007af4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d003      	beq.n	8007b02 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007afa:	f06f 0305 	mvn.w	r3, #5
 8007afe:	607b      	str	r3, [r7, #4]
 8007b00:	e00c      	b.n	8007b1c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007b02:	4b0a      	ldr	r3, [pc, #40]	; (8007b2c <osKernelInitialize+0x44>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d105      	bne.n	8007b16 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007b0a:	4b08      	ldr	r3, [pc, #32]	; (8007b2c <osKernelInitialize+0x44>)
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007b10:	2300      	movs	r3, #0
 8007b12:	607b      	str	r3, [r7, #4]
 8007b14:	e002      	b.n	8007b1c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007b16:	f04f 33ff 	mov.w	r3, #4294967295
 8007b1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007b1c:	687b      	ldr	r3, [r7, #4]
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	370c      	adds	r7, #12
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr
 8007b2a:	bf00      	nop
 8007b2c:	20000ab4 	.word	0x20000ab4

08007b30 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b082      	sub	sp, #8
 8007b34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b36:	f3ef 8305 	mrs	r3, IPSR
 8007b3a:	603b      	str	r3, [r7, #0]
  return(result);
 8007b3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d003      	beq.n	8007b4a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007b42:	f06f 0305 	mvn.w	r3, #5
 8007b46:	607b      	str	r3, [r7, #4]
 8007b48:	e010      	b.n	8007b6c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007b4a:	4b0b      	ldr	r3, [pc, #44]	; (8007b78 <osKernelStart+0x48>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d109      	bne.n	8007b66 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007b52:	f7ff ffbf 	bl	8007ad4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007b56:	4b08      	ldr	r3, [pc, #32]	; (8007b78 <osKernelStart+0x48>)
 8007b58:	2202      	movs	r2, #2
 8007b5a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007b5c:	f001 f87c 	bl	8008c58 <vTaskStartScheduler>
      stat = osOK;
 8007b60:	2300      	movs	r3, #0
 8007b62:	607b      	str	r3, [r7, #4]
 8007b64:	e002      	b.n	8007b6c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007b66:	f04f 33ff 	mov.w	r3, #4294967295
 8007b6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007b6c:	687b      	ldr	r3, [r7, #4]
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3708      	adds	r7, #8
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
 8007b76:	bf00      	nop
 8007b78:	20000ab4 	.word	0x20000ab4

08007b7c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b08e      	sub	sp, #56	; 0x38
 8007b80:	af04      	add	r7, sp, #16
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b8c:	f3ef 8305 	mrs	r3, IPSR
 8007b90:	617b      	str	r3, [r7, #20]
  return(result);
 8007b92:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d17e      	bne.n	8007c96 <osThreadNew+0x11a>
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d07b      	beq.n	8007c96 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007b9e:	2380      	movs	r3, #128	; 0x80
 8007ba0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007ba2:	2318      	movs	r3, #24
 8007ba4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007baa:	f04f 33ff 	mov.w	r3, #4294967295
 8007bae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d045      	beq.n	8007c42 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d002      	beq.n	8007bc4 <osThreadNew+0x48>
        name = attr->name;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	699b      	ldr	r3, [r3, #24]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d002      	beq.n	8007bd2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	699b      	ldr	r3, [r3, #24]
 8007bd0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d008      	beq.n	8007bea <osThreadNew+0x6e>
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	2b38      	cmp	r3, #56	; 0x38
 8007bdc:	d805      	bhi.n	8007bea <osThreadNew+0x6e>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d001      	beq.n	8007bee <osThreadNew+0x72>
        return (NULL);
 8007bea:	2300      	movs	r3, #0
 8007bec:	e054      	b.n	8007c98 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	695b      	ldr	r3, [r3, #20]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d003      	beq.n	8007bfe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	695b      	ldr	r3, [r3, #20]
 8007bfa:	089b      	lsrs	r3, r3, #2
 8007bfc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00e      	beq.n	8007c24 <osThreadNew+0xa8>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	2bbb      	cmp	r3, #187	; 0xbb
 8007c0c:	d90a      	bls.n	8007c24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d006      	beq.n	8007c24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	695b      	ldr	r3, [r3, #20]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d002      	beq.n	8007c24 <osThreadNew+0xa8>
        mem = 1;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	61bb      	str	r3, [r7, #24]
 8007c22:	e010      	b.n	8007c46 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d10c      	bne.n	8007c46 <osThreadNew+0xca>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d108      	bne.n	8007c46 <osThreadNew+0xca>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	691b      	ldr	r3, [r3, #16]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d104      	bne.n	8007c46 <osThreadNew+0xca>
          mem = 0;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	61bb      	str	r3, [r7, #24]
 8007c40:	e001      	b.n	8007c46 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007c42:	2300      	movs	r3, #0
 8007c44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d110      	bne.n	8007c6e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007c54:	9202      	str	r2, [sp, #8]
 8007c56:	9301      	str	r3, [sp, #4]
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	6a3a      	ldr	r2, [r7, #32]
 8007c60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007c62:	68f8      	ldr	r0, [r7, #12]
 8007c64:	f000 fe0c 	bl	8008880 <xTaskCreateStatic>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	613b      	str	r3, [r7, #16]
 8007c6c:	e013      	b.n	8007c96 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007c6e:	69bb      	ldr	r3, [r7, #24]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d110      	bne.n	8007c96 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007c74:	6a3b      	ldr	r3, [r7, #32]
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	f107 0310 	add.w	r3, r7, #16
 8007c7c:	9301      	str	r3, [sp, #4]
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	9300      	str	r3, [sp, #0]
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007c86:	68f8      	ldr	r0, [r7, #12]
 8007c88:	f000 fe57 	bl	800893a <xTaskCreate>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d001      	beq.n	8007c96 <osThreadNew+0x11a>
            hTask = NULL;
 8007c92:	2300      	movs	r3, #0
 8007c94:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007c96:	693b      	ldr	r3, [r7, #16]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3728      	adds	r7, #40	; 0x28
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b084      	sub	sp, #16
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ca8:	f3ef 8305 	mrs	r3, IPSR
 8007cac:	60bb      	str	r3, [r7, #8]
  return(result);
 8007cae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d003      	beq.n	8007cbc <osDelay+0x1c>
    stat = osErrorISR;
 8007cb4:	f06f 0305 	mvn.w	r3, #5
 8007cb8:	60fb      	str	r3, [r7, #12]
 8007cba:	e007      	b.n	8007ccc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d002      	beq.n	8007ccc <osDelay+0x2c>
      vTaskDelay(ticks);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 ff92 	bl	8008bf0 <vTaskDelay>
    }
  }

  return (stat);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3710      	adds	r7, #16
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
	...

08007cd8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007cd8:	b480      	push	{r7}
 8007cda:	b085      	sub	sp, #20
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	60f8      	str	r0, [r7, #12]
 8007ce0:	60b9      	str	r1, [r7, #8]
 8007ce2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	4a07      	ldr	r2, [pc, #28]	; (8007d04 <vApplicationGetIdleTaskMemory+0x2c>)
 8007ce8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	4a06      	ldr	r2, [pc, #24]	; (8007d08 <vApplicationGetIdleTaskMemory+0x30>)
 8007cee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2280      	movs	r2, #128	; 0x80
 8007cf4:	601a      	str	r2, [r3, #0]
}
 8007cf6:	bf00      	nop
 8007cf8:	3714      	adds	r7, #20
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	20000ab8 	.word	0x20000ab8
 8007d08:	20000b74 	.word	0x20000b74

08007d0c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	60f8      	str	r0, [r7, #12]
 8007d14:	60b9      	str	r1, [r7, #8]
 8007d16:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	4a07      	ldr	r2, [pc, #28]	; (8007d38 <vApplicationGetTimerTaskMemory+0x2c>)
 8007d1c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	4a06      	ldr	r2, [pc, #24]	; (8007d3c <vApplicationGetTimerTaskMemory+0x30>)
 8007d22:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d2a:	601a      	str	r2, [r3, #0]
}
 8007d2c:	bf00      	nop
 8007d2e:	3714      	adds	r7, #20
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr
 8007d38:	20000d74 	.word	0x20000d74
 8007d3c:	20000e30 	.word	0x20000e30

08007d40 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f103 0208 	add.w	r2, r3, #8
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f04f 32ff 	mov.w	r2, #4294967295
 8007d58:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f103 0208 	add.w	r2, r3, #8
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f103 0208 	add.w	r2, r3, #8
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007d74:	bf00      	nop
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr

08007d80 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d8e:	bf00      	nop
 8007d90:	370c      	adds	r7, #12
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr

08007d9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d9a:	b480      	push	{r7}
 8007d9c:	b085      	sub	sp, #20
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
 8007da2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	689a      	ldr	r2, [r3, #8]
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	689b      	ldr	r3, [r3, #8]
 8007dbc:	683a      	ldr	r2, [r7, #0]
 8007dbe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	683a      	ldr	r2, [r7, #0]
 8007dc4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	687a      	ldr	r2, [r7, #4]
 8007dca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	1c5a      	adds	r2, r3, #1
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	601a      	str	r2, [r3, #0]
}
 8007dd6:	bf00      	nop
 8007dd8:	3714      	adds	r7, #20
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr

08007de2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007de2:	b480      	push	{r7}
 8007de4:	b085      	sub	sp, #20
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	6078      	str	r0, [r7, #4]
 8007dea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df8:	d103      	bne.n	8007e02 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	691b      	ldr	r3, [r3, #16]
 8007dfe:	60fb      	str	r3, [r7, #12]
 8007e00:	e00c      	b.n	8007e1c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	3308      	adds	r3, #8
 8007e06:	60fb      	str	r3, [r7, #12]
 8007e08:	e002      	b.n	8007e10 <vListInsert+0x2e>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	60fb      	str	r3, [r7, #12]
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	68ba      	ldr	r2, [r7, #8]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d2f6      	bcs.n	8007e0a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	685a      	ldr	r2, [r3, #4]
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	683a      	ldr	r2, [r7, #0]
 8007e2a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	683a      	ldr	r2, [r7, #0]
 8007e36:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	687a      	ldr	r2, [r7, #4]
 8007e3c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	1c5a      	adds	r2, r3, #1
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	601a      	str	r2, [r3, #0]
}
 8007e48:	bf00      	nop
 8007e4a:	3714      	adds	r7, #20
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr

08007e54 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e54:	b480      	push	{r7}
 8007e56:	b085      	sub	sp, #20
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	6892      	ldr	r2, [r2, #8]
 8007e6a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	6852      	ldr	r2, [r2, #4]
 8007e74:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d103      	bne.n	8007e88 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	689a      	ldr	r2, [r3, #8]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	1e5a      	subs	r2, r3, #1
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3714      	adds	r7, #20
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b084      	sub	sp, #16
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d10a      	bne.n	8007ed2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec0:	f383 8811 	msr	BASEPRI, r3
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007ece:	bf00      	nop
 8007ed0:	e7fe      	b.n	8007ed0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007ed2:	f002 f877 	bl	8009fc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681a      	ldr	r2, [r3, #0]
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ede:	68f9      	ldr	r1, [r7, #12]
 8007ee0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ee2:	fb01 f303 	mul.w	r3, r1, r3
 8007ee6:	441a      	add	r2, r3
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f02:	3b01      	subs	r3, #1
 8007f04:	68f9      	ldr	r1, [r7, #12]
 8007f06:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007f08:	fb01 f303 	mul.w	r3, r1, r3
 8007f0c:	441a      	add	r2, r3
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	22ff      	movs	r2, #255	; 0xff
 8007f16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	22ff      	movs	r2, #255	; 0xff
 8007f1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d114      	bne.n	8007f52 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d01a      	beq.n	8007f66 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	3310      	adds	r3, #16
 8007f34:	4618      	mov	r0, r3
 8007f36:	f001 f929 	bl	800918c <xTaskRemoveFromEventList>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d012      	beq.n	8007f66 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007f40:	4b0c      	ldr	r3, [pc, #48]	; (8007f74 <xQueueGenericReset+0xcc>)
 8007f42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f46:	601a      	str	r2, [r3, #0]
 8007f48:	f3bf 8f4f 	dsb	sy
 8007f4c:	f3bf 8f6f 	isb	sy
 8007f50:	e009      	b.n	8007f66 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	3310      	adds	r3, #16
 8007f56:	4618      	mov	r0, r3
 8007f58:	f7ff fef2 	bl	8007d40 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	3324      	adds	r3, #36	; 0x24
 8007f60:	4618      	mov	r0, r3
 8007f62:	f7ff feed 	bl	8007d40 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007f66:	f002 f85d 	bl	800a024 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007f6a:	2301      	movs	r3, #1
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3710      	adds	r7, #16
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	e000ed04 	.word	0xe000ed04

08007f78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b08e      	sub	sp, #56	; 0x38
 8007f7c:	af02      	add	r7, sp, #8
 8007f7e:	60f8      	str	r0, [r7, #12]
 8007f80:	60b9      	str	r1, [r7, #8]
 8007f82:	607a      	str	r2, [r7, #4]
 8007f84:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d10a      	bne.n	8007fa2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f90:	f383 8811 	msr	BASEPRI, r3
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	f3bf 8f4f 	dsb	sy
 8007f9c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007f9e:	bf00      	nop
 8007fa0:	e7fe      	b.n	8007fa0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d10a      	bne.n	8007fbe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fac:	f383 8811 	msr	BASEPRI, r3
 8007fb0:	f3bf 8f6f 	isb	sy
 8007fb4:	f3bf 8f4f 	dsb	sy
 8007fb8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007fba:	bf00      	nop
 8007fbc:	e7fe      	b.n	8007fbc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d002      	beq.n	8007fca <xQueueGenericCreateStatic+0x52>
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d001      	beq.n	8007fce <xQueueGenericCreateStatic+0x56>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e000      	b.n	8007fd0 <xQueueGenericCreateStatic+0x58>
 8007fce:	2300      	movs	r3, #0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d10a      	bne.n	8007fea <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd8:	f383 8811 	msr	BASEPRI, r3
 8007fdc:	f3bf 8f6f 	isb	sy
 8007fe0:	f3bf 8f4f 	dsb	sy
 8007fe4:	623b      	str	r3, [r7, #32]
}
 8007fe6:	bf00      	nop
 8007fe8:	e7fe      	b.n	8007fe8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d102      	bne.n	8007ff6 <xQueueGenericCreateStatic+0x7e>
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d101      	bne.n	8007ffa <xQueueGenericCreateStatic+0x82>
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e000      	b.n	8007ffc <xQueueGenericCreateStatic+0x84>
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d10a      	bne.n	8008016 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008004:	f383 8811 	msr	BASEPRI, r3
 8008008:	f3bf 8f6f 	isb	sy
 800800c:	f3bf 8f4f 	dsb	sy
 8008010:	61fb      	str	r3, [r7, #28]
}
 8008012:	bf00      	nop
 8008014:	e7fe      	b.n	8008014 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008016:	2350      	movs	r3, #80	; 0x50
 8008018:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	2b50      	cmp	r3, #80	; 0x50
 800801e:	d00a      	beq.n	8008036 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008024:	f383 8811 	msr	BASEPRI, r3
 8008028:	f3bf 8f6f 	isb	sy
 800802c:	f3bf 8f4f 	dsb	sy
 8008030:	61bb      	str	r3, [r7, #24]
}
 8008032:	bf00      	nop
 8008034:	e7fe      	b.n	8008034 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008036:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800803c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00d      	beq.n	800805e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008044:	2201      	movs	r2, #1
 8008046:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800804a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800804e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	4613      	mov	r3, r2
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	68b9      	ldr	r1, [r7, #8]
 8008058:	68f8      	ldr	r0, [r7, #12]
 800805a:	f000 f805 	bl	8008068 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800805e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008060:	4618      	mov	r0, r3
 8008062:	3730      	adds	r7, #48	; 0x30
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	607a      	str	r2, [r7, #4]
 8008074:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d103      	bne.n	8008084 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800807c:	69bb      	ldr	r3, [r7, #24]
 800807e:	69ba      	ldr	r2, [r7, #24]
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	e002      	b.n	800808a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008090:	69bb      	ldr	r3, [r7, #24]
 8008092:	68ba      	ldr	r2, [r7, #8]
 8008094:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008096:	2101      	movs	r1, #1
 8008098:	69b8      	ldr	r0, [r7, #24]
 800809a:	f7ff ff05 	bl	8007ea8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800809e:	69bb      	ldr	r3, [r7, #24]
 80080a0:	78fa      	ldrb	r2, [r7, #3]
 80080a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80080a6:	bf00      	nop
 80080a8:	3710      	adds	r7, #16
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
	...

080080b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b08e      	sub	sp, #56	; 0x38
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	60b9      	str	r1, [r7, #8]
 80080ba:	607a      	str	r2, [r7, #4]
 80080bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80080be:	2300      	movs	r3, #0
 80080c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80080c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d10a      	bne.n	80080e2 <xQueueGenericSend+0x32>
	__asm volatile
 80080cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d0:	f383 8811 	msr	BASEPRI, r3
 80080d4:	f3bf 8f6f 	isb	sy
 80080d8:	f3bf 8f4f 	dsb	sy
 80080dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80080de:	bf00      	nop
 80080e0:	e7fe      	b.n	80080e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d103      	bne.n	80080f0 <xQueueGenericSend+0x40>
 80080e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d101      	bne.n	80080f4 <xQueueGenericSend+0x44>
 80080f0:	2301      	movs	r3, #1
 80080f2:	e000      	b.n	80080f6 <xQueueGenericSend+0x46>
 80080f4:	2300      	movs	r3, #0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10a      	bne.n	8008110 <xQueueGenericSend+0x60>
	__asm volatile
 80080fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fe:	f383 8811 	msr	BASEPRI, r3
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800810c:	bf00      	nop
 800810e:	e7fe      	b.n	800810e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	2b02      	cmp	r3, #2
 8008114:	d103      	bne.n	800811e <xQueueGenericSend+0x6e>
 8008116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800811a:	2b01      	cmp	r3, #1
 800811c:	d101      	bne.n	8008122 <xQueueGenericSend+0x72>
 800811e:	2301      	movs	r3, #1
 8008120:	e000      	b.n	8008124 <xQueueGenericSend+0x74>
 8008122:	2300      	movs	r3, #0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d10a      	bne.n	800813e <xQueueGenericSend+0x8e>
	__asm volatile
 8008128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812c:	f383 8811 	msr	BASEPRI, r3
 8008130:	f3bf 8f6f 	isb	sy
 8008134:	f3bf 8f4f 	dsb	sy
 8008138:	623b      	str	r3, [r7, #32]
}
 800813a:	bf00      	nop
 800813c:	e7fe      	b.n	800813c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800813e:	f001 f9e7 	bl	8009510 <xTaskGetSchedulerState>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d102      	bne.n	800814e <xQueueGenericSend+0x9e>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d101      	bne.n	8008152 <xQueueGenericSend+0xa2>
 800814e:	2301      	movs	r3, #1
 8008150:	e000      	b.n	8008154 <xQueueGenericSend+0xa4>
 8008152:	2300      	movs	r3, #0
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10a      	bne.n	800816e <xQueueGenericSend+0xbe>
	__asm volatile
 8008158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800815c:	f383 8811 	msr	BASEPRI, r3
 8008160:	f3bf 8f6f 	isb	sy
 8008164:	f3bf 8f4f 	dsb	sy
 8008168:	61fb      	str	r3, [r7, #28]
}
 800816a:	bf00      	nop
 800816c:	e7fe      	b.n	800816c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800816e:	f001 ff29 	bl	8009fc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008174:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800817a:	429a      	cmp	r2, r3
 800817c:	d302      	bcc.n	8008184 <xQueueGenericSend+0xd4>
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	2b02      	cmp	r3, #2
 8008182:	d129      	bne.n	80081d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008184:	683a      	ldr	r2, [r7, #0]
 8008186:	68b9      	ldr	r1, [r7, #8]
 8008188:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800818a:	f000 fa0b 	bl	80085a4 <prvCopyDataToQueue>
 800818e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008194:	2b00      	cmp	r3, #0
 8008196:	d010      	beq.n	80081ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800819a:	3324      	adds	r3, #36	; 0x24
 800819c:	4618      	mov	r0, r3
 800819e:	f000 fff5 	bl	800918c <xTaskRemoveFromEventList>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d013      	beq.n	80081d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80081a8:	4b3f      	ldr	r3, [pc, #252]	; (80082a8 <xQueueGenericSend+0x1f8>)
 80081aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081ae:	601a      	str	r2, [r3, #0]
 80081b0:	f3bf 8f4f 	dsb	sy
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	e00a      	b.n	80081d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80081ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d007      	beq.n	80081d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80081c0:	4b39      	ldr	r3, [pc, #228]	; (80082a8 <xQueueGenericSend+0x1f8>)
 80081c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081c6:	601a      	str	r2, [r3, #0]
 80081c8:	f3bf 8f4f 	dsb	sy
 80081cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80081d0:	f001 ff28 	bl	800a024 <vPortExitCritical>
				return pdPASS;
 80081d4:	2301      	movs	r3, #1
 80081d6:	e063      	b.n	80082a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d103      	bne.n	80081e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081de:	f001 ff21 	bl	800a024 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80081e2:	2300      	movs	r3, #0
 80081e4:	e05c      	b.n	80082a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d106      	bne.n	80081fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081ec:	f107 0314 	add.w	r3, r7, #20
 80081f0:	4618      	mov	r0, r3
 80081f2:	f001 f82f 	bl	8009254 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081f6:	2301      	movs	r3, #1
 80081f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081fa:	f001 ff13 	bl	800a024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081fe:	f000 fd9b 	bl	8008d38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008202:	f001 fedf 	bl	8009fc4 <vPortEnterCritical>
 8008206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008208:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800820c:	b25b      	sxtb	r3, r3
 800820e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008212:	d103      	bne.n	800821c <xQueueGenericSend+0x16c>
 8008214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008216:	2200      	movs	r2, #0
 8008218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800821c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800821e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008222:	b25b      	sxtb	r3, r3
 8008224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008228:	d103      	bne.n	8008232 <xQueueGenericSend+0x182>
 800822a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800822c:	2200      	movs	r2, #0
 800822e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008232:	f001 fef7 	bl	800a024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008236:	1d3a      	adds	r2, r7, #4
 8008238:	f107 0314 	add.w	r3, r7, #20
 800823c:	4611      	mov	r1, r2
 800823e:	4618      	mov	r0, r3
 8008240:	f001 f81e 	bl	8009280 <xTaskCheckForTimeOut>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d124      	bne.n	8008294 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800824a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800824c:	f000 faa2 	bl	8008794 <prvIsQueueFull>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d018      	beq.n	8008288 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008258:	3310      	adds	r3, #16
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	4611      	mov	r1, r2
 800825e:	4618      	mov	r0, r3
 8008260:	f000 ff44 	bl	80090ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008264:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008266:	f000 fa2d 	bl	80086c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800826a:	f000 fd73 	bl	8008d54 <xTaskResumeAll>
 800826e:	4603      	mov	r3, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	f47f af7c 	bne.w	800816e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008276:	4b0c      	ldr	r3, [pc, #48]	; (80082a8 <xQueueGenericSend+0x1f8>)
 8008278:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800827c:	601a      	str	r2, [r3, #0]
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	f3bf 8f6f 	isb	sy
 8008286:	e772      	b.n	800816e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008288:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800828a:	f000 fa1b 	bl	80086c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800828e:	f000 fd61 	bl	8008d54 <xTaskResumeAll>
 8008292:	e76c      	b.n	800816e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008294:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008296:	f000 fa15 	bl	80086c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800829a:	f000 fd5b 	bl	8008d54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800829e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3738      	adds	r7, #56	; 0x38
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	e000ed04 	.word	0xe000ed04

080082ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b090      	sub	sp, #64	; 0x40
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
 80082b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80082be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d10a      	bne.n	80082da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80082c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c8:	f383 8811 	msr	BASEPRI, r3
 80082cc:	f3bf 8f6f 	isb	sy
 80082d0:	f3bf 8f4f 	dsb	sy
 80082d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80082d6:	bf00      	nop
 80082d8:	e7fe      	b.n	80082d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d103      	bne.n	80082e8 <xQueueGenericSendFromISR+0x3c>
 80082e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <xQueueGenericSendFromISR+0x40>
 80082e8:	2301      	movs	r3, #1
 80082ea:	e000      	b.n	80082ee <xQueueGenericSendFromISR+0x42>
 80082ec:	2300      	movs	r3, #0
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d10a      	bne.n	8008308 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80082f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f6:	f383 8811 	msr	BASEPRI, r3
 80082fa:	f3bf 8f6f 	isb	sy
 80082fe:	f3bf 8f4f 	dsb	sy
 8008302:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008304:	bf00      	nop
 8008306:	e7fe      	b.n	8008306 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	2b02      	cmp	r3, #2
 800830c:	d103      	bne.n	8008316 <xQueueGenericSendFromISR+0x6a>
 800830e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008312:	2b01      	cmp	r3, #1
 8008314:	d101      	bne.n	800831a <xQueueGenericSendFromISR+0x6e>
 8008316:	2301      	movs	r3, #1
 8008318:	e000      	b.n	800831c <xQueueGenericSendFromISR+0x70>
 800831a:	2300      	movs	r3, #0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10a      	bne.n	8008336 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008324:	f383 8811 	msr	BASEPRI, r3
 8008328:	f3bf 8f6f 	isb	sy
 800832c:	f3bf 8f4f 	dsb	sy
 8008330:	623b      	str	r3, [r7, #32]
}
 8008332:	bf00      	nop
 8008334:	e7fe      	b.n	8008334 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008336:	f001 ff27 	bl	800a188 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800833a:	f3ef 8211 	mrs	r2, BASEPRI
 800833e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	61fa      	str	r2, [r7, #28]
 8008350:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008352:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008354:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008358:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800835a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800835c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800835e:	429a      	cmp	r2, r3
 8008360:	d302      	bcc.n	8008368 <xQueueGenericSendFromISR+0xbc>
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	2b02      	cmp	r3, #2
 8008366:	d12f      	bne.n	80083c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800836a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800836e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008376:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008378:	683a      	ldr	r2, [r7, #0]
 800837a:	68b9      	ldr	r1, [r7, #8]
 800837c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800837e:	f000 f911 	bl	80085a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008382:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800838a:	d112      	bne.n	80083b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800838c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800838e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008390:	2b00      	cmp	r3, #0
 8008392:	d016      	beq.n	80083c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008396:	3324      	adds	r3, #36	; 0x24
 8008398:	4618      	mov	r0, r3
 800839a:	f000 fef7 	bl	800918c <xTaskRemoveFromEventList>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d00e      	beq.n	80083c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00b      	beq.n	80083c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2201      	movs	r2, #1
 80083ae:	601a      	str	r2, [r3, #0]
 80083b0:	e007      	b.n	80083c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80083b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80083b6:	3301      	adds	r3, #1
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	b25a      	sxtb	r2, r3
 80083bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80083c2:	2301      	movs	r3, #1
 80083c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80083c6:	e001      	b.n	80083cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80083c8:	2300      	movs	r3, #0
 80083ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80083cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80083d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80083d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3740      	adds	r7, #64	; 0x40
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}
	...

080083e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b08c      	sub	sp, #48	; 0x30
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80083f0:	2300      	movs	r3, #0
 80083f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80083f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d10a      	bne.n	8008414 <xQueueReceive+0x30>
	__asm volatile
 80083fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008402:	f383 8811 	msr	BASEPRI, r3
 8008406:	f3bf 8f6f 	isb	sy
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	623b      	str	r3, [r7, #32]
}
 8008410:	bf00      	nop
 8008412:	e7fe      	b.n	8008412 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d103      	bne.n	8008422 <xQueueReceive+0x3e>
 800841a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800841c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841e:	2b00      	cmp	r3, #0
 8008420:	d101      	bne.n	8008426 <xQueueReceive+0x42>
 8008422:	2301      	movs	r3, #1
 8008424:	e000      	b.n	8008428 <xQueueReceive+0x44>
 8008426:	2300      	movs	r3, #0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d10a      	bne.n	8008442 <xQueueReceive+0x5e>
	__asm volatile
 800842c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008430:	f383 8811 	msr	BASEPRI, r3
 8008434:	f3bf 8f6f 	isb	sy
 8008438:	f3bf 8f4f 	dsb	sy
 800843c:	61fb      	str	r3, [r7, #28]
}
 800843e:	bf00      	nop
 8008440:	e7fe      	b.n	8008440 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008442:	f001 f865 	bl	8009510 <xTaskGetSchedulerState>
 8008446:	4603      	mov	r3, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d102      	bne.n	8008452 <xQueueReceive+0x6e>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d101      	bne.n	8008456 <xQueueReceive+0x72>
 8008452:	2301      	movs	r3, #1
 8008454:	e000      	b.n	8008458 <xQueueReceive+0x74>
 8008456:	2300      	movs	r3, #0
 8008458:	2b00      	cmp	r3, #0
 800845a:	d10a      	bne.n	8008472 <xQueueReceive+0x8e>
	__asm volatile
 800845c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008460:	f383 8811 	msr	BASEPRI, r3
 8008464:	f3bf 8f6f 	isb	sy
 8008468:	f3bf 8f4f 	dsb	sy
 800846c:	61bb      	str	r3, [r7, #24]
}
 800846e:	bf00      	nop
 8008470:	e7fe      	b.n	8008470 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008472:	f001 fda7 	bl	8009fc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800847a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800847c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800847e:	2b00      	cmp	r3, #0
 8008480:	d01f      	beq.n	80084c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008482:	68b9      	ldr	r1, [r7, #8]
 8008484:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008486:	f000 f8f7 	bl	8008678 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800848a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848c:	1e5a      	subs	r2, r3, #1
 800848e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008490:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00f      	beq.n	80084ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800849a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849c:	3310      	adds	r3, #16
 800849e:	4618      	mov	r0, r3
 80084a0:	f000 fe74 	bl	800918c <xTaskRemoveFromEventList>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d007      	beq.n	80084ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80084aa:	4b3d      	ldr	r3, [pc, #244]	; (80085a0 <xQueueReceive+0x1bc>)
 80084ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084b0:	601a      	str	r2, [r3, #0]
 80084b2:	f3bf 8f4f 	dsb	sy
 80084b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80084ba:	f001 fdb3 	bl	800a024 <vPortExitCritical>
				return pdPASS;
 80084be:	2301      	movs	r3, #1
 80084c0:	e069      	b.n	8008596 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d103      	bne.n	80084d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80084c8:	f001 fdac 	bl	800a024 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80084cc:	2300      	movs	r3, #0
 80084ce:	e062      	b.n	8008596 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80084d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d106      	bne.n	80084e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80084d6:	f107 0310 	add.w	r3, r7, #16
 80084da:	4618      	mov	r0, r3
 80084dc:	f000 feba 	bl	8009254 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80084e0:	2301      	movs	r3, #1
 80084e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80084e4:	f001 fd9e 	bl	800a024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80084e8:	f000 fc26 	bl	8008d38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084ec:	f001 fd6a 	bl	8009fc4 <vPortEnterCritical>
 80084f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80084f6:	b25b      	sxtb	r3, r3
 80084f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084fc:	d103      	bne.n	8008506 <xQueueReceive+0x122>
 80084fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008500:	2200      	movs	r2, #0
 8008502:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008508:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800850c:	b25b      	sxtb	r3, r3
 800850e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008512:	d103      	bne.n	800851c <xQueueReceive+0x138>
 8008514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008516:	2200      	movs	r2, #0
 8008518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800851c:	f001 fd82 	bl	800a024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008520:	1d3a      	adds	r2, r7, #4
 8008522:	f107 0310 	add.w	r3, r7, #16
 8008526:	4611      	mov	r1, r2
 8008528:	4618      	mov	r0, r3
 800852a:	f000 fea9 	bl	8009280 <xTaskCheckForTimeOut>
 800852e:	4603      	mov	r3, r0
 8008530:	2b00      	cmp	r3, #0
 8008532:	d123      	bne.n	800857c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008534:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008536:	f000 f917 	bl	8008768 <prvIsQueueEmpty>
 800853a:	4603      	mov	r3, r0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d017      	beq.n	8008570 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008542:	3324      	adds	r3, #36	; 0x24
 8008544:	687a      	ldr	r2, [r7, #4]
 8008546:	4611      	mov	r1, r2
 8008548:	4618      	mov	r0, r3
 800854a:	f000 fdcf 	bl	80090ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800854e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008550:	f000 f8b8 	bl	80086c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008554:	f000 fbfe 	bl	8008d54 <xTaskResumeAll>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d189      	bne.n	8008472 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800855e:	4b10      	ldr	r3, [pc, #64]	; (80085a0 <xQueueReceive+0x1bc>)
 8008560:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008564:	601a      	str	r2, [r3, #0]
 8008566:	f3bf 8f4f 	dsb	sy
 800856a:	f3bf 8f6f 	isb	sy
 800856e:	e780      	b.n	8008472 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008570:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008572:	f000 f8a7 	bl	80086c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008576:	f000 fbed 	bl	8008d54 <xTaskResumeAll>
 800857a:	e77a      	b.n	8008472 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800857c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800857e:	f000 f8a1 	bl	80086c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008582:	f000 fbe7 	bl	8008d54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008586:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008588:	f000 f8ee 	bl	8008768 <prvIsQueueEmpty>
 800858c:	4603      	mov	r3, r0
 800858e:	2b00      	cmp	r3, #0
 8008590:	f43f af6f 	beq.w	8008472 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008594:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008596:	4618      	mov	r0, r3
 8008598:	3730      	adds	r7, #48	; 0x30
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}
 800859e:	bf00      	nop
 80085a0:	e000ed04 	.word	0xe000ed04

080085a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b086      	sub	sp, #24
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80085b0:	2300      	movs	r3, #0
 80085b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d10d      	bne.n	80085de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d14d      	bne.n	8008666 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	4618      	mov	r0, r3
 80085d0:	f000 ffbc 	bl	800954c <xTaskPriorityDisinherit>
 80085d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2200      	movs	r2, #0
 80085da:	609a      	str	r2, [r3, #8]
 80085dc:	e043      	b.n	8008666 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d119      	bne.n	8008618 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6858      	ldr	r0, [r3, #4]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ec:	461a      	mov	r2, r3
 80085ee:	68b9      	ldr	r1, [r7, #8]
 80085f0:	f002 f81a 	bl	800a628 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	685a      	ldr	r2, [r3, #4]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085fc:	441a      	add	r2, r3
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	685a      	ldr	r2, [r3, #4]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	429a      	cmp	r2, r3
 800860c:	d32b      	bcc.n	8008666 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681a      	ldr	r2, [r3, #0]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	605a      	str	r2, [r3, #4]
 8008616:	e026      	b.n	8008666 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	68d8      	ldr	r0, [r3, #12]
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008620:	461a      	mov	r2, r3
 8008622:	68b9      	ldr	r1, [r7, #8]
 8008624:	f002 f800 	bl	800a628 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	68da      	ldr	r2, [r3, #12]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008630:	425b      	negs	r3, r3
 8008632:	441a      	add	r2, r3
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	68da      	ldr	r2, [r3, #12]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	429a      	cmp	r2, r3
 8008642:	d207      	bcs.n	8008654 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	689a      	ldr	r2, [r3, #8]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864c:	425b      	negs	r3, r3
 800864e:	441a      	add	r2, r3
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2b02      	cmp	r3, #2
 8008658:	d105      	bne.n	8008666 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d002      	beq.n	8008666 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	3b01      	subs	r3, #1
 8008664:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	1c5a      	adds	r2, r3, #1
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800866e:	697b      	ldr	r3, [r7, #20]
}
 8008670:	4618      	mov	r0, r3
 8008672:	3718      	adds	r7, #24
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b082      	sub	sp, #8
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008686:	2b00      	cmp	r3, #0
 8008688:	d018      	beq.n	80086bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	68da      	ldr	r2, [r3, #12]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008692:	441a      	add	r2, r3
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	68da      	ldr	r2, [r3, #12]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	689b      	ldr	r3, [r3, #8]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d303      	bcc.n	80086ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681a      	ldr	r2, [r3, #0]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	68d9      	ldr	r1, [r3, #12]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b4:	461a      	mov	r2, r3
 80086b6:	6838      	ldr	r0, [r7, #0]
 80086b8:	f001 ffb6 	bl	800a628 <memcpy>
	}
}
 80086bc:	bf00      	nop
 80086be:	3708      	adds	r7, #8
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80086cc:	f001 fc7a 	bl	8009fc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80086d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80086d8:	e011      	b.n	80086fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d012      	beq.n	8008708 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	3324      	adds	r3, #36	; 0x24
 80086e6:	4618      	mov	r0, r3
 80086e8:	f000 fd50 	bl	800918c <xTaskRemoveFromEventList>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d001      	beq.n	80086f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80086f2:	f000 fe27 	bl	8009344 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80086f6:	7bfb      	ldrb	r3, [r7, #15]
 80086f8:	3b01      	subs	r3, #1
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80086fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008702:	2b00      	cmp	r3, #0
 8008704:	dce9      	bgt.n	80086da <prvUnlockQueue+0x16>
 8008706:	e000      	b.n	800870a <prvUnlockQueue+0x46>
					break;
 8008708:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	22ff      	movs	r2, #255	; 0xff
 800870e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008712:	f001 fc87 	bl	800a024 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008716:	f001 fc55 	bl	8009fc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008720:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008722:	e011      	b.n	8008748 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d012      	beq.n	8008752 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	3310      	adds	r3, #16
 8008730:	4618      	mov	r0, r3
 8008732:	f000 fd2b 	bl	800918c <xTaskRemoveFromEventList>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d001      	beq.n	8008740 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800873c:	f000 fe02 	bl	8009344 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008740:	7bbb      	ldrb	r3, [r7, #14]
 8008742:	3b01      	subs	r3, #1
 8008744:	b2db      	uxtb	r3, r3
 8008746:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008748:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800874c:	2b00      	cmp	r3, #0
 800874e:	dce9      	bgt.n	8008724 <prvUnlockQueue+0x60>
 8008750:	e000      	b.n	8008754 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008752:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	22ff      	movs	r2, #255	; 0xff
 8008758:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800875c:	f001 fc62 	bl	800a024 <vPortExitCritical>
}
 8008760:	bf00      	nop
 8008762:	3710      	adds	r7, #16
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}

08008768 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008770:	f001 fc28 	bl	8009fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008778:	2b00      	cmp	r3, #0
 800877a:	d102      	bne.n	8008782 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800877c:	2301      	movs	r3, #1
 800877e:	60fb      	str	r3, [r7, #12]
 8008780:	e001      	b.n	8008786 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008782:	2300      	movs	r3, #0
 8008784:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008786:	f001 fc4d 	bl	800a024 <vPortExitCritical>

	return xReturn;
 800878a:	68fb      	ldr	r3, [r7, #12]
}
 800878c:	4618      	mov	r0, r3
 800878e:	3710      	adds	r7, #16
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800879c:	f001 fc12 	bl	8009fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d102      	bne.n	80087b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80087ac:	2301      	movs	r3, #1
 80087ae:	60fb      	str	r3, [r7, #12]
 80087b0:	e001      	b.n	80087b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80087b2:	2300      	movs	r3, #0
 80087b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80087b6:	f001 fc35 	bl	800a024 <vPortExitCritical>

	return xReturn;
 80087ba:	68fb      	ldr	r3, [r7, #12]
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80087ce:	2300      	movs	r3, #0
 80087d0:	60fb      	str	r3, [r7, #12]
 80087d2:	e014      	b.n	80087fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80087d4:	4a0f      	ldr	r2, [pc, #60]	; (8008814 <vQueueAddToRegistry+0x50>)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d10b      	bne.n	80087f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80087e0:	490c      	ldr	r1, [pc, #48]	; (8008814 <vQueueAddToRegistry+0x50>)
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	683a      	ldr	r2, [r7, #0]
 80087e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80087ea:	4a0a      	ldr	r2, [pc, #40]	; (8008814 <vQueueAddToRegistry+0x50>)
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	00db      	lsls	r3, r3, #3
 80087f0:	4413      	add	r3, r2
 80087f2:	687a      	ldr	r2, [r7, #4]
 80087f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80087f6:	e006      	b.n	8008806 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	3301      	adds	r3, #1
 80087fc:	60fb      	str	r3, [r7, #12]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2b07      	cmp	r3, #7
 8008802:	d9e7      	bls.n	80087d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008804:	bf00      	nop
 8008806:	bf00      	nop
 8008808:	3714      	adds	r7, #20
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
 8008812:	bf00      	nop
 8008814:	20001230 	.word	0x20001230

08008818 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008818:	b580      	push	{r7, lr}
 800881a:	b086      	sub	sp, #24
 800881c:	af00      	add	r7, sp, #0
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008828:	f001 fbcc 	bl	8009fc4 <vPortEnterCritical>
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008832:	b25b      	sxtb	r3, r3
 8008834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008838:	d103      	bne.n	8008842 <vQueueWaitForMessageRestricted+0x2a>
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	2200      	movs	r2, #0
 800883e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008848:	b25b      	sxtb	r3, r3
 800884a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800884e:	d103      	bne.n	8008858 <vQueueWaitForMessageRestricted+0x40>
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	2200      	movs	r2, #0
 8008854:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008858:	f001 fbe4 	bl	800a024 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008860:	2b00      	cmp	r3, #0
 8008862:	d106      	bne.n	8008872 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	3324      	adds	r3, #36	; 0x24
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	68b9      	ldr	r1, [r7, #8]
 800886c:	4618      	mov	r0, r3
 800886e:	f000 fc61 	bl	8009134 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008872:	6978      	ldr	r0, [r7, #20]
 8008874:	f7ff ff26 	bl	80086c4 <prvUnlockQueue>
	}
 8008878:	bf00      	nop
 800887a:	3718      	adds	r7, #24
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008880:	b580      	push	{r7, lr}
 8008882:	b08e      	sub	sp, #56	; 0x38
 8008884:	af04      	add	r7, sp, #16
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	607a      	str	r2, [r7, #4]
 800888c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800888e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10a      	bne.n	80088aa <xTaskCreateStatic+0x2a>
	__asm volatile
 8008894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008898:	f383 8811 	msr	BASEPRI, r3
 800889c:	f3bf 8f6f 	isb	sy
 80088a0:	f3bf 8f4f 	dsb	sy
 80088a4:	623b      	str	r3, [r7, #32]
}
 80088a6:	bf00      	nop
 80088a8:	e7fe      	b.n	80088a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80088aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d10a      	bne.n	80088c6 <xTaskCreateStatic+0x46>
	__asm volatile
 80088b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b4:	f383 8811 	msr	BASEPRI, r3
 80088b8:	f3bf 8f6f 	isb	sy
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	61fb      	str	r3, [r7, #28]
}
 80088c2:	bf00      	nop
 80088c4:	e7fe      	b.n	80088c4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80088c6:	23bc      	movs	r3, #188	; 0xbc
 80088c8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	2bbc      	cmp	r3, #188	; 0xbc
 80088ce:	d00a      	beq.n	80088e6 <xTaskCreateStatic+0x66>
	__asm volatile
 80088d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d4:	f383 8811 	msr	BASEPRI, r3
 80088d8:	f3bf 8f6f 	isb	sy
 80088dc:	f3bf 8f4f 	dsb	sy
 80088e0:	61bb      	str	r3, [r7, #24]
}
 80088e2:	bf00      	nop
 80088e4:	e7fe      	b.n	80088e4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80088e6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80088e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d01e      	beq.n	800892c <xTaskCreateStatic+0xac>
 80088ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d01b      	beq.n	800892c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80088f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088f6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80088f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088fc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80088fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008900:	2202      	movs	r2, #2
 8008902:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008906:	2300      	movs	r3, #0
 8008908:	9303      	str	r3, [sp, #12]
 800890a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890c:	9302      	str	r3, [sp, #8]
 800890e:	f107 0314 	add.w	r3, r7, #20
 8008912:	9301      	str	r3, [sp, #4]
 8008914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008916:	9300      	str	r3, [sp, #0]
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	68b9      	ldr	r1, [r7, #8]
 800891e:	68f8      	ldr	r0, [r7, #12]
 8008920:	f000 f850 	bl	80089c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008924:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008926:	f000 f8f3 	bl	8008b10 <prvAddNewTaskToReadyList>
 800892a:	e001      	b.n	8008930 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800892c:	2300      	movs	r3, #0
 800892e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008930:	697b      	ldr	r3, [r7, #20]
	}
 8008932:	4618      	mov	r0, r3
 8008934:	3728      	adds	r7, #40	; 0x28
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}

0800893a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800893a:	b580      	push	{r7, lr}
 800893c:	b08c      	sub	sp, #48	; 0x30
 800893e:	af04      	add	r7, sp, #16
 8008940:	60f8      	str	r0, [r7, #12]
 8008942:	60b9      	str	r1, [r7, #8]
 8008944:	603b      	str	r3, [r7, #0]
 8008946:	4613      	mov	r3, r2
 8008948:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800894a:	88fb      	ldrh	r3, [r7, #6]
 800894c:	009b      	lsls	r3, r3, #2
 800894e:	4618      	mov	r0, r3
 8008950:	f001 fc5a 	bl	800a208 <pvPortMalloc>
 8008954:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00e      	beq.n	800897a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800895c:	20bc      	movs	r0, #188	; 0xbc
 800895e:	f001 fc53 	bl	800a208 <pvPortMalloc>
 8008962:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008964:	69fb      	ldr	r3, [r7, #28]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d003      	beq.n	8008972 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800896a:	69fb      	ldr	r3, [r7, #28]
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	631a      	str	r2, [r3, #48]	; 0x30
 8008970:	e005      	b.n	800897e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008972:	6978      	ldr	r0, [r7, #20]
 8008974:	f001 fd14 	bl	800a3a0 <vPortFree>
 8008978:	e001      	b.n	800897e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800897a:	2300      	movs	r3, #0
 800897c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800897e:	69fb      	ldr	r3, [r7, #28]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d017      	beq.n	80089b4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008984:	69fb      	ldr	r3, [r7, #28]
 8008986:	2200      	movs	r2, #0
 8008988:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800898c:	88fa      	ldrh	r2, [r7, #6]
 800898e:	2300      	movs	r3, #0
 8008990:	9303      	str	r3, [sp, #12]
 8008992:	69fb      	ldr	r3, [r7, #28]
 8008994:	9302      	str	r3, [sp, #8]
 8008996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008998:	9301      	str	r3, [sp, #4]
 800899a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800899c:	9300      	str	r3, [sp, #0]
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	68b9      	ldr	r1, [r7, #8]
 80089a2:	68f8      	ldr	r0, [r7, #12]
 80089a4:	f000 f80e 	bl	80089c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80089a8:	69f8      	ldr	r0, [r7, #28]
 80089aa:	f000 f8b1 	bl	8008b10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80089ae:	2301      	movs	r3, #1
 80089b0:	61bb      	str	r3, [r7, #24]
 80089b2:	e002      	b.n	80089ba <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80089b4:	f04f 33ff 	mov.w	r3, #4294967295
 80089b8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80089ba:	69bb      	ldr	r3, [r7, #24]
	}
 80089bc:	4618      	mov	r0, r3
 80089be:	3720      	adds	r7, #32
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b088      	sub	sp, #32
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	607a      	str	r2, [r7, #4]
 80089d0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80089d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089d4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	461a      	mov	r2, r3
 80089dc:	21a5      	movs	r1, #165	; 0xa5
 80089de:	f001 fe31 	bl	800a644 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80089e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80089ec:	3b01      	subs	r3, #1
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	4413      	add	r3, r2
 80089f2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	f023 0307 	bic.w	r3, r3, #7
 80089fa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80089fc:	69bb      	ldr	r3, [r7, #24]
 80089fe:	f003 0307 	and.w	r3, r3, #7
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d00a      	beq.n	8008a1c <prvInitialiseNewTask+0x58>
	__asm volatile
 8008a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a0a:	f383 8811 	msr	BASEPRI, r3
 8008a0e:	f3bf 8f6f 	isb	sy
 8008a12:	f3bf 8f4f 	dsb	sy
 8008a16:	617b      	str	r3, [r7, #20]
}
 8008a18:	bf00      	nop
 8008a1a:	e7fe      	b.n	8008a1a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d01f      	beq.n	8008a62 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a22:	2300      	movs	r3, #0
 8008a24:	61fb      	str	r3, [r7, #28]
 8008a26:	e012      	b.n	8008a4e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008a28:	68ba      	ldr	r2, [r7, #8]
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	7819      	ldrb	r1, [r3, #0]
 8008a30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a32:	69fb      	ldr	r3, [r7, #28]
 8008a34:	4413      	add	r3, r2
 8008a36:	3334      	adds	r3, #52	; 0x34
 8008a38:	460a      	mov	r2, r1
 8008a3a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008a3c:	68ba      	ldr	r2, [r7, #8]
 8008a3e:	69fb      	ldr	r3, [r7, #28]
 8008a40:	4413      	add	r3, r2
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d006      	beq.n	8008a56 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a48:	69fb      	ldr	r3, [r7, #28]
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	61fb      	str	r3, [r7, #28]
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	2b0f      	cmp	r3, #15
 8008a52:	d9e9      	bls.n	8008a28 <prvInitialiseNewTask+0x64>
 8008a54:	e000      	b.n	8008a58 <prvInitialiseNewTask+0x94>
			{
				break;
 8008a56:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008a60:	e003      	b.n	8008a6a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a64:	2200      	movs	r2, #0
 8008a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a6c:	2b37      	cmp	r3, #55	; 0x37
 8008a6e:	d901      	bls.n	8008a74 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008a70:	2337      	movs	r3, #55	; 0x37
 8008a72:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a78:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008a7e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a82:	2200      	movs	r2, #0
 8008a84:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a88:	3304      	adds	r3, #4
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f7ff f978 	bl	8007d80 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a92:	3318      	adds	r3, #24
 8008a94:	4618      	mov	r0, r3
 8008a96:	f7ff f973 	bl	8007d80 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a9e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aa8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008aae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aba:	2200      	movs	r2, #0
 8008abc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ac2:	3354      	adds	r3, #84	; 0x54
 8008ac4:	2260      	movs	r2, #96	; 0x60
 8008ac6:	2100      	movs	r1, #0
 8008ac8:	4618      	mov	r0, r3
 8008aca:	f001 fdbb 	bl	800a644 <memset>
 8008ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad0:	4a0c      	ldr	r2, [pc, #48]	; (8008b04 <prvInitialiseNewTask+0x140>)
 8008ad2:	659a      	str	r2, [r3, #88]	; 0x58
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad6:	4a0c      	ldr	r2, [pc, #48]	; (8008b08 <prvInitialiseNewTask+0x144>)
 8008ad8:	65da      	str	r2, [r3, #92]	; 0x5c
 8008ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008adc:	4a0b      	ldr	r2, [pc, #44]	; (8008b0c <prvInitialiseNewTask+0x148>)
 8008ade:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ae0:	683a      	ldr	r2, [r7, #0]
 8008ae2:	68f9      	ldr	r1, [r7, #12]
 8008ae4:	69b8      	ldr	r0, [r7, #24]
 8008ae6:	f001 f941 	bl	8009d6c <pxPortInitialiseStack>
 8008aea:	4602      	mov	r2, r0
 8008aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d002      	beq.n	8008afc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008af8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008afa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008afc:	bf00      	nop
 8008afe:	3720      	adds	r7, #32
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}
 8008b04:	0800a9a4 	.word	0x0800a9a4
 8008b08:	0800a9c4 	.word	0x0800a9c4
 8008b0c:	0800a984 	.word	0x0800a984

08008b10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b082      	sub	sp, #8
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008b18:	f001 fa54 	bl	8009fc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008b1c:	4b2d      	ldr	r3, [pc, #180]	; (8008bd4 <prvAddNewTaskToReadyList+0xc4>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	3301      	adds	r3, #1
 8008b22:	4a2c      	ldr	r2, [pc, #176]	; (8008bd4 <prvAddNewTaskToReadyList+0xc4>)
 8008b24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008b26:	4b2c      	ldr	r3, [pc, #176]	; (8008bd8 <prvAddNewTaskToReadyList+0xc8>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d109      	bne.n	8008b42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008b2e:	4a2a      	ldr	r2, [pc, #168]	; (8008bd8 <prvAddNewTaskToReadyList+0xc8>)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008b34:	4b27      	ldr	r3, [pc, #156]	; (8008bd4 <prvAddNewTaskToReadyList+0xc4>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d110      	bne.n	8008b5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008b3c:	f000 fc26 	bl	800938c <prvInitialiseTaskLists>
 8008b40:	e00d      	b.n	8008b5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008b42:	4b26      	ldr	r3, [pc, #152]	; (8008bdc <prvAddNewTaskToReadyList+0xcc>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d109      	bne.n	8008b5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008b4a:	4b23      	ldr	r3, [pc, #140]	; (8008bd8 <prvAddNewTaskToReadyList+0xc8>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d802      	bhi.n	8008b5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008b58:	4a1f      	ldr	r2, [pc, #124]	; (8008bd8 <prvAddNewTaskToReadyList+0xc8>)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008b5e:	4b20      	ldr	r3, [pc, #128]	; (8008be0 <prvAddNewTaskToReadyList+0xd0>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	3301      	adds	r3, #1
 8008b64:	4a1e      	ldr	r2, [pc, #120]	; (8008be0 <prvAddNewTaskToReadyList+0xd0>)
 8008b66:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008b68:	4b1d      	ldr	r3, [pc, #116]	; (8008be0 <prvAddNewTaskToReadyList+0xd0>)
 8008b6a:	681a      	ldr	r2, [r3, #0]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b74:	4b1b      	ldr	r3, [pc, #108]	; (8008be4 <prvAddNewTaskToReadyList+0xd4>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d903      	bls.n	8008b84 <prvAddNewTaskToReadyList+0x74>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b80:	4a18      	ldr	r2, [pc, #96]	; (8008be4 <prvAddNewTaskToReadyList+0xd4>)
 8008b82:	6013      	str	r3, [r2, #0]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b88:	4613      	mov	r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	4413      	add	r3, r2
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	4a15      	ldr	r2, [pc, #84]	; (8008be8 <prvAddNewTaskToReadyList+0xd8>)
 8008b92:	441a      	add	r2, r3
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	3304      	adds	r3, #4
 8008b98:	4619      	mov	r1, r3
 8008b9a:	4610      	mov	r0, r2
 8008b9c:	f7ff f8fd 	bl	8007d9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008ba0:	f001 fa40 	bl	800a024 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008ba4:	4b0d      	ldr	r3, [pc, #52]	; (8008bdc <prvAddNewTaskToReadyList+0xcc>)
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d00e      	beq.n	8008bca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008bac:	4b0a      	ldr	r3, [pc, #40]	; (8008bd8 <prvAddNewTaskToReadyList+0xc8>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d207      	bcs.n	8008bca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008bba:	4b0c      	ldr	r3, [pc, #48]	; (8008bec <prvAddNewTaskToReadyList+0xdc>)
 8008bbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bc0:	601a      	str	r2, [r3, #0]
 8008bc2:	f3bf 8f4f 	dsb	sy
 8008bc6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bca:	bf00      	nop
 8008bcc:	3708      	adds	r7, #8
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
 8008bd2:	bf00      	nop
 8008bd4:	20001744 	.word	0x20001744
 8008bd8:	20001270 	.word	0x20001270
 8008bdc:	20001750 	.word	0x20001750
 8008be0:	20001760 	.word	0x20001760
 8008be4:	2000174c 	.word	0x2000174c
 8008be8:	20001274 	.word	0x20001274
 8008bec:	e000ed04 	.word	0xe000ed04

08008bf0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d017      	beq.n	8008c32 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008c02:	4b13      	ldr	r3, [pc, #76]	; (8008c50 <vTaskDelay+0x60>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d00a      	beq.n	8008c20 <vTaskDelay+0x30>
	__asm volatile
 8008c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c0e:	f383 8811 	msr	BASEPRI, r3
 8008c12:	f3bf 8f6f 	isb	sy
 8008c16:	f3bf 8f4f 	dsb	sy
 8008c1a:	60bb      	str	r3, [r7, #8]
}
 8008c1c:	bf00      	nop
 8008c1e:	e7fe      	b.n	8008c1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008c20:	f000 f88a 	bl	8008d38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008c24:	2100      	movs	r1, #0
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fcfe 	bl	8009628 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008c2c:	f000 f892 	bl	8008d54 <xTaskResumeAll>
 8008c30:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d107      	bne.n	8008c48 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008c38:	4b06      	ldr	r3, [pc, #24]	; (8008c54 <vTaskDelay+0x64>)
 8008c3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c3e:	601a      	str	r2, [r3, #0]
 8008c40:	f3bf 8f4f 	dsb	sy
 8008c44:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c48:	bf00      	nop
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}
 8008c50:	2000176c 	.word	0x2000176c
 8008c54:	e000ed04 	.word	0xe000ed04

08008c58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b08a      	sub	sp, #40	; 0x28
 8008c5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008c62:	2300      	movs	r3, #0
 8008c64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008c66:	463a      	mov	r2, r7
 8008c68:	1d39      	adds	r1, r7, #4
 8008c6a:	f107 0308 	add.w	r3, r7, #8
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f7ff f832 	bl	8007cd8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008c74:	6839      	ldr	r1, [r7, #0]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	68ba      	ldr	r2, [r7, #8]
 8008c7a:	9202      	str	r2, [sp, #8]
 8008c7c:	9301      	str	r3, [sp, #4]
 8008c7e:	2300      	movs	r3, #0
 8008c80:	9300      	str	r3, [sp, #0]
 8008c82:	2300      	movs	r3, #0
 8008c84:	460a      	mov	r2, r1
 8008c86:	4924      	ldr	r1, [pc, #144]	; (8008d18 <vTaskStartScheduler+0xc0>)
 8008c88:	4824      	ldr	r0, [pc, #144]	; (8008d1c <vTaskStartScheduler+0xc4>)
 8008c8a:	f7ff fdf9 	bl	8008880 <xTaskCreateStatic>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	4a23      	ldr	r2, [pc, #140]	; (8008d20 <vTaskStartScheduler+0xc8>)
 8008c92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008c94:	4b22      	ldr	r3, [pc, #136]	; (8008d20 <vTaskStartScheduler+0xc8>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d002      	beq.n	8008ca2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	617b      	str	r3, [r7, #20]
 8008ca0:	e001      	b.n	8008ca6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d102      	bne.n	8008cb2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008cac:	f000 fd10 	bl	80096d0 <xTimerCreateTimerTask>
 8008cb0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d11b      	bne.n	8008cf0 <vTaskStartScheduler+0x98>
	__asm volatile
 8008cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cbc:	f383 8811 	msr	BASEPRI, r3
 8008cc0:	f3bf 8f6f 	isb	sy
 8008cc4:	f3bf 8f4f 	dsb	sy
 8008cc8:	613b      	str	r3, [r7, #16]
}
 8008cca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008ccc:	4b15      	ldr	r3, [pc, #84]	; (8008d24 <vTaskStartScheduler+0xcc>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	3354      	adds	r3, #84	; 0x54
 8008cd2:	4a15      	ldr	r2, [pc, #84]	; (8008d28 <vTaskStartScheduler+0xd0>)
 8008cd4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008cd6:	4b15      	ldr	r3, [pc, #84]	; (8008d2c <vTaskStartScheduler+0xd4>)
 8008cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cdc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008cde:	4b14      	ldr	r3, [pc, #80]	; (8008d30 <vTaskStartScheduler+0xd8>)
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008ce4:	4b13      	ldr	r3, [pc, #76]	; (8008d34 <vTaskStartScheduler+0xdc>)
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008cea:	f001 f8c9 	bl	8009e80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008cee:	e00e      	b.n	8008d0e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cf6:	d10a      	bne.n	8008d0e <vTaskStartScheduler+0xb6>
	__asm volatile
 8008cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cfc:	f383 8811 	msr	BASEPRI, r3
 8008d00:	f3bf 8f6f 	isb	sy
 8008d04:	f3bf 8f4f 	dsb	sy
 8008d08:	60fb      	str	r3, [r7, #12]
}
 8008d0a:	bf00      	nop
 8008d0c:	e7fe      	b.n	8008d0c <vTaskStartScheduler+0xb4>
}
 8008d0e:	bf00      	nop
 8008d10:	3718      	adds	r7, #24
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}
 8008d16:	bf00      	nop
 8008d18:	0800a850 	.word	0x0800a850
 8008d1c:	0800935d 	.word	0x0800935d
 8008d20:	20001768 	.word	0x20001768
 8008d24:	20001270 	.word	0x20001270
 8008d28:	20000150 	.word	0x20000150
 8008d2c:	20001764 	.word	0x20001764
 8008d30:	20001750 	.word	0x20001750
 8008d34:	20001748 	.word	0x20001748

08008d38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d38:	b480      	push	{r7}
 8008d3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008d3c:	4b04      	ldr	r3, [pc, #16]	; (8008d50 <vTaskSuspendAll+0x18>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	3301      	adds	r3, #1
 8008d42:	4a03      	ldr	r2, [pc, #12]	; (8008d50 <vTaskSuspendAll+0x18>)
 8008d44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008d46:	bf00      	nop
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr
 8008d50:	2000176c 	.word	0x2000176c

08008d54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d62:	4b42      	ldr	r3, [pc, #264]	; (8008e6c <xTaskResumeAll+0x118>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d10a      	bne.n	8008d80 <xTaskResumeAll+0x2c>
	__asm volatile
 8008d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d6e:	f383 8811 	msr	BASEPRI, r3
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	f3bf 8f4f 	dsb	sy
 8008d7a:	603b      	str	r3, [r7, #0]
}
 8008d7c:	bf00      	nop
 8008d7e:	e7fe      	b.n	8008d7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008d80:	f001 f920 	bl	8009fc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008d84:	4b39      	ldr	r3, [pc, #228]	; (8008e6c <xTaskResumeAll+0x118>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	3b01      	subs	r3, #1
 8008d8a:	4a38      	ldr	r2, [pc, #224]	; (8008e6c <xTaskResumeAll+0x118>)
 8008d8c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d8e:	4b37      	ldr	r3, [pc, #220]	; (8008e6c <xTaskResumeAll+0x118>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d162      	bne.n	8008e5c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d96:	4b36      	ldr	r3, [pc, #216]	; (8008e70 <xTaskResumeAll+0x11c>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d05e      	beq.n	8008e5c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d9e:	e02f      	b.n	8008e00 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008da0:	4b34      	ldr	r3, [pc, #208]	; (8008e74 <xTaskResumeAll+0x120>)
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	3318      	adds	r3, #24
 8008dac:	4618      	mov	r0, r3
 8008dae:	f7ff f851 	bl	8007e54 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	3304      	adds	r3, #4
 8008db6:	4618      	mov	r0, r3
 8008db8:	f7ff f84c 	bl	8007e54 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dc0:	4b2d      	ldr	r3, [pc, #180]	; (8008e78 <xTaskResumeAll+0x124>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d903      	bls.n	8008dd0 <xTaskResumeAll+0x7c>
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dcc:	4a2a      	ldr	r2, [pc, #168]	; (8008e78 <xTaskResumeAll+0x124>)
 8008dce:	6013      	str	r3, [r2, #0]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4413      	add	r3, r2
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	4a27      	ldr	r2, [pc, #156]	; (8008e7c <xTaskResumeAll+0x128>)
 8008dde:	441a      	add	r2, r3
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	3304      	adds	r3, #4
 8008de4:	4619      	mov	r1, r3
 8008de6:	4610      	mov	r0, r2
 8008de8:	f7fe ffd7 	bl	8007d9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008df0:	4b23      	ldr	r3, [pc, #140]	; (8008e80 <xTaskResumeAll+0x12c>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d302      	bcc.n	8008e00 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008dfa:	4b22      	ldr	r3, [pc, #136]	; (8008e84 <xTaskResumeAll+0x130>)
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e00:	4b1c      	ldr	r3, [pc, #112]	; (8008e74 <xTaskResumeAll+0x120>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d1cb      	bne.n	8008da0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d001      	beq.n	8008e12 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008e0e:	f000 fb5f 	bl	80094d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008e12:	4b1d      	ldr	r3, [pc, #116]	; (8008e88 <xTaskResumeAll+0x134>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d010      	beq.n	8008e40 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008e1e:	f000 f847 	bl	8008eb0 <xTaskIncrementTick>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d002      	beq.n	8008e2e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008e28:	4b16      	ldr	r3, [pc, #88]	; (8008e84 <xTaskResumeAll+0x130>)
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	3b01      	subs	r3, #1
 8008e32:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1f1      	bne.n	8008e1e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008e3a:	4b13      	ldr	r3, [pc, #76]	; (8008e88 <xTaskResumeAll+0x134>)
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e40:	4b10      	ldr	r3, [pc, #64]	; (8008e84 <xTaskResumeAll+0x130>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d009      	beq.n	8008e5c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e4c:	4b0f      	ldr	r3, [pc, #60]	; (8008e8c <xTaskResumeAll+0x138>)
 8008e4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e52:	601a      	str	r2, [r3, #0]
 8008e54:	f3bf 8f4f 	dsb	sy
 8008e58:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e5c:	f001 f8e2 	bl	800a024 <vPortExitCritical>

	return xAlreadyYielded;
 8008e60:	68bb      	ldr	r3, [r7, #8]
}
 8008e62:	4618      	mov	r0, r3
 8008e64:	3710      	adds	r7, #16
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}
 8008e6a:	bf00      	nop
 8008e6c:	2000176c 	.word	0x2000176c
 8008e70:	20001744 	.word	0x20001744
 8008e74:	20001704 	.word	0x20001704
 8008e78:	2000174c 	.word	0x2000174c
 8008e7c:	20001274 	.word	0x20001274
 8008e80:	20001270 	.word	0x20001270
 8008e84:	20001758 	.word	0x20001758
 8008e88:	20001754 	.word	0x20001754
 8008e8c:	e000ed04 	.word	0xe000ed04

08008e90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008e90:	b480      	push	{r7}
 8008e92:	b083      	sub	sp, #12
 8008e94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008e96:	4b05      	ldr	r3, [pc, #20]	; (8008eac <xTaskGetTickCount+0x1c>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008e9c:	687b      	ldr	r3, [r7, #4]
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	370c      	adds	r7, #12
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr
 8008eaa:	bf00      	nop
 8008eac:	20001748 	.word	0x20001748

08008eb0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b086      	sub	sp, #24
 8008eb4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008eba:	4b4f      	ldr	r3, [pc, #316]	; (8008ff8 <xTaskIncrementTick+0x148>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	f040 808f 	bne.w	8008fe2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ec4:	4b4d      	ldr	r3, [pc, #308]	; (8008ffc <xTaskIncrementTick+0x14c>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008ecc:	4a4b      	ldr	r2, [pc, #300]	; (8008ffc <xTaskIncrementTick+0x14c>)
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d120      	bne.n	8008f1a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008ed8:	4b49      	ldr	r3, [pc, #292]	; (8009000 <xTaskIncrementTick+0x150>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d00a      	beq.n	8008ef8 <xTaskIncrementTick+0x48>
	__asm volatile
 8008ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee6:	f383 8811 	msr	BASEPRI, r3
 8008eea:	f3bf 8f6f 	isb	sy
 8008eee:	f3bf 8f4f 	dsb	sy
 8008ef2:	603b      	str	r3, [r7, #0]
}
 8008ef4:	bf00      	nop
 8008ef6:	e7fe      	b.n	8008ef6 <xTaskIncrementTick+0x46>
 8008ef8:	4b41      	ldr	r3, [pc, #260]	; (8009000 <xTaskIncrementTick+0x150>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	60fb      	str	r3, [r7, #12]
 8008efe:	4b41      	ldr	r3, [pc, #260]	; (8009004 <xTaskIncrementTick+0x154>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a3f      	ldr	r2, [pc, #252]	; (8009000 <xTaskIncrementTick+0x150>)
 8008f04:	6013      	str	r3, [r2, #0]
 8008f06:	4a3f      	ldr	r2, [pc, #252]	; (8009004 <xTaskIncrementTick+0x154>)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6013      	str	r3, [r2, #0]
 8008f0c:	4b3e      	ldr	r3, [pc, #248]	; (8009008 <xTaskIncrementTick+0x158>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	3301      	adds	r3, #1
 8008f12:	4a3d      	ldr	r2, [pc, #244]	; (8009008 <xTaskIncrementTick+0x158>)
 8008f14:	6013      	str	r3, [r2, #0]
 8008f16:	f000 fadb 	bl	80094d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008f1a:	4b3c      	ldr	r3, [pc, #240]	; (800900c <xTaskIncrementTick+0x15c>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	429a      	cmp	r2, r3
 8008f22:	d349      	bcc.n	8008fb8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f24:	4b36      	ldr	r3, [pc, #216]	; (8009000 <xTaskIncrementTick+0x150>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d104      	bne.n	8008f38 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f2e:	4b37      	ldr	r3, [pc, #220]	; (800900c <xTaskIncrementTick+0x15c>)
 8008f30:	f04f 32ff 	mov.w	r2, #4294967295
 8008f34:	601a      	str	r2, [r3, #0]
					break;
 8008f36:	e03f      	b.n	8008fb8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f38:	4b31      	ldr	r3, [pc, #196]	; (8009000 <xTaskIncrementTick+0x150>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	68db      	ldr	r3, [r3, #12]
 8008f40:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f48:	693a      	ldr	r2, [r7, #16]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	d203      	bcs.n	8008f58 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f50:	4a2e      	ldr	r2, [pc, #184]	; (800900c <xTaskIncrementTick+0x15c>)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f56:	e02f      	b.n	8008fb8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	3304      	adds	r3, #4
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f7fe ff79 	bl	8007e54 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d004      	beq.n	8008f74 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	3318      	adds	r3, #24
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f7fe ff70 	bl	8007e54 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f78:	4b25      	ldr	r3, [pc, #148]	; (8009010 <xTaskIncrementTick+0x160>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d903      	bls.n	8008f88 <xTaskIncrementTick+0xd8>
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f84:	4a22      	ldr	r2, [pc, #136]	; (8009010 <xTaskIncrementTick+0x160>)
 8008f86:	6013      	str	r3, [r2, #0]
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f8c:	4613      	mov	r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	4413      	add	r3, r2
 8008f92:	009b      	lsls	r3, r3, #2
 8008f94:	4a1f      	ldr	r2, [pc, #124]	; (8009014 <xTaskIncrementTick+0x164>)
 8008f96:	441a      	add	r2, r3
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	3304      	adds	r3, #4
 8008f9c:	4619      	mov	r1, r3
 8008f9e:	4610      	mov	r0, r2
 8008fa0:	f7fe fefb 	bl	8007d9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fa8:	4b1b      	ldr	r3, [pc, #108]	; (8009018 <xTaskIncrementTick+0x168>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d3b8      	bcc.n	8008f24 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008fb6:	e7b5      	b.n	8008f24 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008fb8:	4b17      	ldr	r3, [pc, #92]	; (8009018 <xTaskIncrementTick+0x168>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fbe:	4915      	ldr	r1, [pc, #84]	; (8009014 <xTaskIncrementTick+0x164>)
 8008fc0:	4613      	mov	r3, r2
 8008fc2:	009b      	lsls	r3, r3, #2
 8008fc4:	4413      	add	r3, r2
 8008fc6:	009b      	lsls	r3, r3, #2
 8008fc8:	440b      	add	r3, r1
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d901      	bls.n	8008fd4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008fd4:	4b11      	ldr	r3, [pc, #68]	; (800901c <xTaskIncrementTick+0x16c>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d007      	beq.n	8008fec <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	617b      	str	r3, [r7, #20]
 8008fe0:	e004      	b.n	8008fec <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008fe2:	4b0f      	ldr	r3, [pc, #60]	; (8009020 <xTaskIncrementTick+0x170>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	4a0d      	ldr	r2, [pc, #52]	; (8009020 <xTaskIncrementTick+0x170>)
 8008fea:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008fec:	697b      	ldr	r3, [r7, #20]
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3718      	adds	r7, #24
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	2000176c 	.word	0x2000176c
 8008ffc:	20001748 	.word	0x20001748
 8009000:	200016fc 	.word	0x200016fc
 8009004:	20001700 	.word	0x20001700
 8009008:	2000175c 	.word	0x2000175c
 800900c:	20001764 	.word	0x20001764
 8009010:	2000174c 	.word	0x2000174c
 8009014:	20001274 	.word	0x20001274
 8009018:	20001270 	.word	0x20001270
 800901c:	20001758 	.word	0x20001758
 8009020:	20001754 	.word	0x20001754

08009024 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009024:	b480      	push	{r7}
 8009026:	b085      	sub	sp, #20
 8009028:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800902a:	4b2a      	ldr	r3, [pc, #168]	; (80090d4 <vTaskSwitchContext+0xb0>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d003      	beq.n	800903a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009032:	4b29      	ldr	r3, [pc, #164]	; (80090d8 <vTaskSwitchContext+0xb4>)
 8009034:	2201      	movs	r2, #1
 8009036:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009038:	e046      	b.n	80090c8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800903a:	4b27      	ldr	r3, [pc, #156]	; (80090d8 <vTaskSwitchContext+0xb4>)
 800903c:	2200      	movs	r2, #0
 800903e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009040:	4b26      	ldr	r3, [pc, #152]	; (80090dc <vTaskSwitchContext+0xb8>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	60fb      	str	r3, [r7, #12]
 8009046:	e010      	b.n	800906a <vTaskSwitchContext+0x46>
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d10a      	bne.n	8009064 <vTaskSwitchContext+0x40>
	__asm volatile
 800904e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009052:	f383 8811 	msr	BASEPRI, r3
 8009056:	f3bf 8f6f 	isb	sy
 800905a:	f3bf 8f4f 	dsb	sy
 800905e:	607b      	str	r3, [r7, #4]
}
 8009060:	bf00      	nop
 8009062:	e7fe      	b.n	8009062 <vTaskSwitchContext+0x3e>
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	3b01      	subs	r3, #1
 8009068:	60fb      	str	r3, [r7, #12]
 800906a:	491d      	ldr	r1, [pc, #116]	; (80090e0 <vTaskSwitchContext+0xbc>)
 800906c:	68fa      	ldr	r2, [r7, #12]
 800906e:	4613      	mov	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4413      	add	r3, r2
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	440b      	add	r3, r1
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d0e4      	beq.n	8009048 <vTaskSwitchContext+0x24>
 800907e:	68fa      	ldr	r2, [r7, #12]
 8009080:	4613      	mov	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4413      	add	r3, r2
 8009086:	009b      	lsls	r3, r3, #2
 8009088:	4a15      	ldr	r2, [pc, #84]	; (80090e0 <vTaskSwitchContext+0xbc>)
 800908a:	4413      	add	r3, r2
 800908c:	60bb      	str	r3, [r7, #8]
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	605a      	str	r2, [r3, #4]
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	685a      	ldr	r2, [r3, #4]
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	3308      	adds	r3, #8
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d104      	bne.n	80090ae <vTaskSwitchContext+0x8a>
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	685a      	ldr	r2, [r3, #4]
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	605a      	str	r2, [r3, #4]
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	4a0b      	ldr	r2, [pc, #44]	; (80090e4 <vTaskSwitchContext+0xc0>)
 80090b6:	6013      	str	r3, [r2, #0]
 80090b8:	4a08      	ldr	r2, [pc, #32]	; (80090dc <vTaskSwitchContext+0xb8>)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80090be:	4b09      	ldr	r3, [pc, #36]	; (80090e4 <vTaskSwitchContext+0xc0>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	3354      	adds	r3, #84	; 0x54
 80090c4:	4a08      	ldr	r2, [pc, #32]	; (80090e8 <vTaskSwitchContext+0xc4>)
 80090c6:	6013      	str	r3, [r2, #0]
}
 80090c8:	bf00      	nop
 80090ca:	3714      	adds	r7, #20
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr
 80090d4:	2000176c 	.word	0x2000176c
 80090d8:	20001758 	.word	0x20001758
 80090dc:	2000174c 	.word	0x2000174c
 80090e0:	20001274 	.word	0x20001274
 80090e4:	20001270 	.word	0x20001270
 80090e8:	20000150 	.word	0x20000150

080090ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
 80090f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d10a      	bne.n	8009112 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80090fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009100:	f383 8811 	msr	BASEPRI, r3
 8009104:	f3bf 8f6f 	isb	sy
 8009108:	f3bf 8f4f 	dsb	sy
 800910c:	60fb      	str	r3, [r7, #12]
}
 800910e:	bf00      	nop
 8009110:	e7fe      	b.n	8009110 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009112:	4b07      	ldr	r3, [pc, #28]	; (8009130 <vTaskPlaceOnEventList+0x44>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	3318      	adds	r3, #24
 8009118:	4619      	mov	r1, r3
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f7fe fe61 	bl	8007de2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009120:	2101      	movs	r1, #1
 8009122:	6838      	ldr	r0, [r7, #0]
 8009124:	f000 fa80 	bl	8009628 <prvAddCurrentTaskToDelayedList>
}
 8009128:	bf00      	nop
 800912a:	3710      	adds	r7, #16
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	20001270 	.word	0x20001270

08009134 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009134:	b580      	push	{r7, lr}
 8009136:	b086      	sub	sp, #24
 8009138:	af00      	add	r7, sp, #0
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d10a      	bne.n	800915c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800914a:	f383 8811 	msr	BASEPRI, r3
 800914e:	f3bf 8f6f 	isb	sy
 8009152:	f3bf 8f4f 	dsb	sy
 8009156:	617b      	str	r3, [r7, #20]
}
 8009158:	bf00      	nop
 800915a:	e7fe      	b.n	800915a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800915c:	4b0a      	ldr	r3, [pc, #40]	; (8009188 <vTaskPlaceOnEventListRestricted+0x54>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	3318      	adds	r3, #24
 8009162:	4619      	mov	r1, r3
 8009164:	68f8      	ldr	r0, [r7, #12]
 8009166:	f7fe fe18 	bl	8007d9a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d002      	beq.n	8009176 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009170:	f04f 33ff 	mov.w	r3, #4294967295
 8009174:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009176:	6879      	ldr	r1, [r7, #4]
 8009178:	68b8      	ldr	r0, [r7, #8]
 800917a:	f000 fa55 	bl	8009628 <prvAddCurrentTaskToDelayedList>
	}
 800917e:	bf00      	nop
 8009180:	3718      	adds	r7, #24
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}
 8009186:	bf00      	nop
 8009188:	20001270 	.word	0x20001270

0800918c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b086      	sub	sp, #24
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	68db      	ldr	r3, [r3, #12]
 800919a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d10a      	bne.n	80091b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80091a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a6:	f383 8811 	msr	BASEPRI, r3
 80091aa:	f3bf 8f6f 	isb	sy
 80091ae:	f3bf 8f4f 	dsb	sy
 80091b2:	60fb      	str	r3, [r7, #12]
}
 80091b4:	bf00      	nop
 80091b6:	e7fe      	b.n	80091b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	3318      	adds	r3, #24
 80091bc:	4618      	mov	r0, r3
 80091be:	f7fe fe49 	bl	8007e54 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091c2:	4b1e      	ldr	r3, [pc, #120]	; (800923c <xTaskRemoveFromEventList+0xb0>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d11d      	bne.n	8009206 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	3304      	adds	r3, #4
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7fe fe40 	bl	8007e54 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091d8:	4b19      	ldr	r3, [pc, #100]	; (8009240 <xTaskRemoveFromEventList+0xb4>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d903      	bls.n	80091e8 <xTaskRemoveFromEventList+0x5c>
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091e4:	4a16      	ldr	r2, [pc, #88]	; (8009240 <xTaskRemoveFromEventList+0xb4>)
 80091e6:	6013      	str	r3, [r2, #0]
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091ec:	4613      	mov	r3, r2
 80091ee:	009b      	lsls	r3, r3, #2
 80091f0:	4413      	add	r3, r2
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	4a13      	ldr	r2, [pc, #76]	; (8009244 <xTaskRemoveFromEventList+0xb8>)
 80091f6:	441a      	add	r2, r3
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	3304      	adds	r3, #4
 80091fc:	4619      	mov	r1, r3
 80091fe:	4610      	mov	r0, r2
 8009200:	f7fe fdcb 	bl	8007d9a <vListInsertEnd>
 8009204:	e005      	b.n	8009212 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	3318      	adds	r3, #24
 800920a:	4619      	mov	r1, r3
 800920c:	480e      	ldr	r0, [pc, #56]	; (8009248 <xTaskRemoveFromEventList+0xbc>)
 800920e:	f7fe fdc4 	bl	8007d9a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009216:	4b0d      	ldr	r3, [pc, #52]	; (800924c <xTaskRemoveFromEventList+0xc0>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800921c:	429a      	cmp	r2, r3
 800921e:	d905      	bls.n	800922c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009220:	2301      	movs	r3, #1
 8009222:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009224:	4b0a      	ldr	r3, [pc, #40]	; (8009250 <xTaskRemoveFromEventList+0xc4>)
 8009226:	2201      	movs	r2, #1
 8009228:	601a      	str	r2, [r3, #0]
 800922a:	e001      	b.n	8009230 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800922c:	2300      	movs	r3, #0
 800922e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009230:	697b      	ldr	r3, [r7, #20]
}
 8009232:	4618      	mov	r0, r3
 8009234:	3718      	adds	r7, #24
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	2000176c 	.word	0x2000176c
 8009240:	2000174c 	.word	0x2000174c
 8009244:	20001274 	.word	0x20001274
 8009248:	20001704 	.word	0x20001704
 800924c:	20001270 	.word	0x20001270
 8009250:	20001758 	.word	0x20001758

08009254 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009254:	b480      	push	{r7}
 8009256:	b083      	sub	sp, #12
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800925c:	4b06      	ldr	r3, [pc, #24]	; (8009278 <vTaskInternalSetTimeOutState+0x24>)
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009264:	4b05      	ldr	r3, [pc, #20]	; (800927c <vTaskInternalSetTimeOutState+0x28>)
 8009266:	681a      	ldr	r2, [r3, #0]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	605a      	str	r2, [r3, #4]
}
 800926c:	bf00      	nop
 800926e:	370c      	adds	r7, #12
 8009270:	46bd      	mov	sp, r7
 8009272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009276:	4770      	bx	lr
 8009278:	2000175c 	.word	0x2000175c
 800927c:	20001748 	.word	0x20001748

08009280 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b088      	sub	sp, #32
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d10a      	bne.n	80092a6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009294:	f383 8811 	msr	BASEPRI, r3
 8009298:	f3bf 8f6f 	isb	sy
 800929c:	f3bf 8f4f 	dsb	sy
 80092a0:	613b      	str	r3, [r7, #16]
}
 80092a2:	bf00      	nop
 80092a4:	e7fe      	b.n	80092a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d10a      	bne.n	80092c2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	60fb      	str	r3, [r7, #12]
}
 80092be:	bf00      	nop
 80092c0:	e7fe      	b.n	80092c0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80092c2:	f000 fe7f 	bl	8009fc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80092c6:	4b1d      	ldr	r3, [pc, #116]	; (800933c <xTaskCheckForTimeOut+0xbc>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	69ba      	ldr	r2, [r7, #24]
 80092d2:	1ad3      	subs	r3, r2, r3
 80092d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092de:	d102      	bne.n	80092e6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80092e0:	2300      	movs	r3, #0
 80092e2:	61fb      	str	r3, [r7, #28]
 80092e4:	e023      	b.n	800932e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	4b15      	ldr	r3, [pc, #84]	; (8009340 <xTaskCheckForTimeOut+0xc0>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d007      	beq.n	8009302 <xTaskCheckForTimeOut+0x82>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	69ba      	ldr	r2, [r7, #24]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d302      	bcc.n	8009302 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80092fc:	2301      	movs	r3, #1
 80092fe:	61fb      	str	r3, [r7, #28]
 8009300:	e015      	b.n	800932e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	697a      	ldr	r2, [r7, #20]
 8009308:	429a      	cmp	r2, r3
 800930a:	d20b      	bcs.n	8009324 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	681a      	ldr	r2, [r3, #0]
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	1ad2      	subs	r2, r2, r3
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f7ff ff9b 	bl	8009254 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800931e:	2300      	movs	r3, #0
 8009320:	61fb      	str	r3, [r7, #28]
 8009322:	e004      	b.n	800932e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	2200      	movs	r2, #0
 8009328:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800932a:	2301      	movs	r3, #1
 800932c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800932e:	f000 fe79 	bl	800a024 <vPortExitCritical>

	return xReturn;
 8009332:	69fb      	ldr	r3, [r7, #28]
}
 8009334:	4618      	mov	r0, r3
 8009336:	3720      	adds	r7, #32
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}
 800933c:	20001748 	.word	0x20001748
 8009340:	2000175c 	.word	0x2000175c

08009344 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009344:	b480      	push	{r7}
 8009346:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009348:	4b03      	ldr	r3, [pc, #12]	; (8009358 <vTaskMissedYield+0x14>)
 800934a:	2201      	movs	r2, #1
 800934c:	601a      	str	r2, [r3, #0]
}
 800934e:	bf00      	nop
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr
 8009358:	20001758 	.word	0x20001758

0800935c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009364:	f000 f852 	bl	800940c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009368:	4b06      	ldr	r3, [pc, #24]	; (8009384 <prvIdleTask+0x28>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	2b01      	cmp	r3, #1
 800936e:	d9f9      	bls.n	8009364 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009370:	4b05      	ldr	r3, [pc, #20]	; (8009388 <prvIdleTask+0x2c>)
 8009372:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009376:	601a      	str	r2, [r3, #0]
 8009378:	f3bf 8f4f 	dsb	sy
 800937c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009380:	e7f0      	b.n	8009364 <prvIdleTask+0x8>
 8009382:	bf00      	nop
 8009384:	20001274 	.word	0x20001274
 8009388:	e000ed04 	.word	0xe000ed04

0800938c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b082      	sub	sp, #8
 8009390:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009392:	2300      	movs	r3, #0
 8009394:	607b      	str	r3, [r7, #4]
 8009396:	e00c      	b.n	80093b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	4613      	mov	r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4413      	add	r3, r2
 80093a0:	009b      	lsls	r3, r3, #2
 80093a2:	4a12      	ldr	r2, [pc, #72]	; (80093ec <prvInitialiseTaskLists+0x60>)
 80093a4:	4413      	add	r3, r2
 80093a6:	4618      	mov	r0, r3
 80093a8:	f7fe fcca 	bl	8007d40 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	3301      	adds	r3, #1
 80093b0:	607b      	str	r3, [r7, #4]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2b37      	cmp	r3, #55	; 0x37
 80093b6:	d9ef      	bls.n	8009398 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80093b8:	480d      	ldr	r0, [pc, #52]	; (80093f0 <prvInitialiseTaskLists+0x64>)
 80093ba:	f7fe fcc1 	bl	8007d40 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80093be:	480d      	ldr	r0, [pc, #52]	; (80093f4 <prvInitialiseTaskLists+0x68>)
 80093c0:	f7fe fcbe 	bl	8007d40 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80093c4:	480c      	ldr	r0, [pc, #48]	; (80093f8 <prvInitialiseTaskLists+0x6c>)
 80093c6:	f7fe fcbb 	bl	8007d40 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80093ca:	480c      	ldr	r0, [pc, #48]	; (80093fc <prvInitialiseTaskLists+0x70>)
 80093cc:	f7fe fcb8 	bl	8007d40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80093d0:	480b      	ldr	r0, [pc, #44]	; (8009400 <prvInitialiseTaskLists+0x74>)
 80093d2:	f7fe fcb5 	bl	8007d40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80093d6:	4b0b      	ldr	r3, [pc, #44]	; (8009404 <prvInitialiseTaskLists+0x78>)
 80093d8:	4a05      	ldr	r2, [pc, #20]	; (80093f0 <prvInitialiseTaskLists+0x64>)
 80093da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80093dc:	4b0a      	ldr	r3, [pc, #40]	; (8009408 <prvInitialiseTaskLists+0x7c>)
 80093de:	4a05      	ldr	r2, [pc, #20]	; (80093f4 <prvInitialiseTaskLists+0x68>)
 80093e0:	601a      	str	r2, [r3, #0]
}
 80093e2:	bf00      	nop
 80093e4:	3708      	adds	r7, #8
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}
 80093ea:	bf00      	nop
 80093ec:	20001274 	.word	0x20001274
 80093f0:	200016d4 	.word	0x200016d4
 80093f4:	200016e8 	.word	0x200016e8
 80093f8:	20001704 	.word	0x20001704
 80093fc:	20001718 	.word	0x20001718
 8009400:	20001730 	.word	0x20001730
 8009404:	200016fc 	.word	0x200016fc
 8009408:	20001700 	.word	0x20001700

0800940c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b082      	sub	sp, #8
 8009410:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009412:	e019      	b.n	8009448 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009414:	f000 fdd6 	bl	8009fc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009418:	4b10      	ldr	r3, [pc, #64]	; (800945c <prvCheckTasksWaitingTermination+0x50>)
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	68db      	ldr	r3, [r3, #12]
 800941e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	3304      	adds	r3, #4
 8009424:	4618      	mov	r0, r3
 8009426:	f7fe fd15 	bl	8007e54 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800942a:	4b0d      	ldr	r3, [pc, #52]	; (8009460 <prvCheckTasksWaitingTermination+0x54>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	3b01      	subs	r3, #1
 8009430:	4a0b      	ldr	r2, [pc, #44]	; (8009460 <prvCheckTasksWaitingTermination+0x54>)
 8009432:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009434:	4b0b      	ldr	r3, [pc, #44]	; (8009464 <prvCheckTasksWaitingTermination+0x58>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	3b01      	subs	r3, #1
 800943a:	4a0a      	ldr	r2, [pc, #40]	; (8009464 <prvCheckTasksWaitingTermination+0x58>)
 800943c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800943e:	f000 fdf1 	bl	800a024 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f000 f810 	bl	8009468 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009448:	4b06      	ldr	r3, [pc, #24]	; (8009464 <prvCheckTasksWaitingTermination+0x58>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d1e1      	bne.n	8009414 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009450:	bf00      	nop
 8009452:	bf00      	nop
 8009454:	3708      	adds	r7, #8
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}
 800945a:	bf00      	nop
 800945c:	20001718 	.word	0x20001718
 8009460:	20001744 	.word	0x20001744
 8009464:	2000172c 	.word	0x2000172c

08009468 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009468:	b580      	push	{r7, lr}
 800946a:	b084      	sub	sp, #16
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	3354      	adds	r3, #84	; 0x54
 8009474:	4618      	mov	r0, r3
 8009476:	f001 f8fb 	bl	800a670 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009480:	2b00      	cmp	r3, #0
 8009482:	d108      	bne.n	8009496 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009488:	4618      	mov	r0, r3
 800948a:	f000 ff89 	bl	800a3a0 <vPortFree>
				vPortFree( pxTCB );
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f000 ff86 	bl	800a3a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009494:	e018      	b.n	80094c8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800949c:	2b01      	cmp	r3, #1
 800949e:	d103      	bne.n	80094a8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 ff7d 	bl	800a3a0 <vPortFree>
	}
 80094a6:	e00f      	b.n	80094c8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d00a      	beq.n	80094c8 <prvDeleteTCB+0x60>
	__asm volatile
 80094b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094b6:	f383 8811 	msr	BASEPRI, r3
 80094ba:	f3bf 8f6f 	isb	sy
 80094be:	f3bf 8f4f 	dsb	sy
 80094c2:	60fb      	str	r3, [r7, #12]
}
 80094c4:	bf00      	nop
 80094c6:	e7fe      	b.n	80094c6 <prvDeleteTCB+0x5e>
	}
 80094c8:	bf00      	nop
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80094d0:	b480      	push	{r7}
 80094d2:	b083      	sub	sp, #12
 80094d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094d6:	4b0c      	ldr	r3, [pc, #48]	; (8009508 <prvResetNextTaskUnblockTime+0x38>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d104      	bne.n	80094ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80094e0:	4b0a      	ldr	r3, [pc, #40]	; (800950c <prvResetNextTaskUnblockTime+0x3c>)
 80094e2:	f04f 32ff 	mov.w	r2, #4294967295
 80094e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80094e8:	e008      	b.n	80094fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094ea:	4b07      	ldr	r3, [pc, #28]	; (8009508 <prvResetNextTaskUnblockTime+0x38>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	68db      	ldr	r3, [r3, #12]
 80094f0:	68db      	ldr	r3, [r3, #12]
 80094f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	4a04      	ldr	r2, [pc, #16]	; (800950c <prvResetNextTaskUnblockTime+0x3c>)
 80094fa:	6013      	str	r3, [r2, #0]
}
 80094fc:	bf00      	nop
 80094fe:	370c      	adds	r7, #12
 8009500:	46bd      	mov	sp, r7
 8009502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009506:	4770      	bx	lr
 8009508:	200016fc 	.word	0x200016fc
 800950c:	20001764 	.word	0x20001764

08009510 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009510:	b480      	push	{r7}
 8009512:	b083      	sub	sp, #12
 8009514:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009516:	4b0b      	ldr	r3, [pc, #44]	; (8009544 <xTaskGetSchedulerState+0x34>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d102      	bne.n	8009524 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800951e:	2301      	movs	r3, #1
 8009520:	607b      	str	r3, [r7, #4]
 8009522:	e008      	b.n	8009536 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009524:	4b08      	ldr	r3, [pc, #32]	; (8009548 <xTaskGetSchedulerState+0x38>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d102      	bne.n	8009532 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800952c:	2302      	movs	r3, #2
 800952e:	607b      	str	r3, [r7, #4]
 8009530:	e001      	b.n	8009536 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009532:	2300      	movs	r3, #0
 8009534:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009536:	687b      	ldr	r3, [r7, #4]
	}
 8009538:	4618      	mov	r0, r3
 800953a:	370c      	adds	r7, #12
 800953c:	46bd      	mov	sp, r7
 800953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009542:	4770      	bx	lr
 8009544:	20001750 	.word	0x20001750
 8009548:	2000176c 	.word	0x2000176c

0800954c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800954c:	b580      	push	{r7, lr}
 800954e:	b086      	sub	sp, #24
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009558:	2300      	movs	r3, #0
 800955a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d056      	beq.n	8009610 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009562:	4b2e      	ldr	r3, [pc, #184]	; (800961c <xTaskPriorityDisinherit+0xd0>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	693a      	ldr	r2, [r7, #16]
 8009568:	429a      	cmp	r2, r3
 800956a:	d00a      	beq.n	8009582 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800956c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009570:	f383 8811 	msr	BASEPRI, r3
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	f3bf 8f4f 	dsb	sy
 800957c:	60fb      	str	r3, [r7, #12]
}
 800957e:	bf00      	nop
 8009580:	e7fe      	b.n	8009580 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009586:	2b00      	cmp	r3, #0
 8009588:	d10a      	bne.n	80095a0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800958a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800958e:	f383 8811 	msr	BASEPRI, r3
 8009592:	f3bf 8f6f 	isb	sy
 8009596:	f3bf 8f4f 	dsb	sy
 800959a:	60bb      	str	r3, [r7, #8]
}
 800959c:	bf00      	nop
 800959e:	e7fe      	b.n	800959e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095a4:	1e5a      	subs	r2, r3, #1
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095ae:	693b      	ldr	r3, [r7, #16]
 80095b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d02c      	beq.n	8009610 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d128      	bne.n	8009610 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	3304      	adds	r3, #4
 80095c2:	4618      	mov	r0, r3
 80095c4:	f7fe fc46 	bl	8007e54 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80095c8:	693b      	ldr	r3, [r7, #16]
 80095ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095d4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095e0:	4b0f      	ldr	r3, [pc, #60]	; (8009620 <xTaskPriorityDisinherit+0xd4>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	429a      	cmp	r2, r3
 80095e6:	d903      	bls.n	80095f0 <xTaskPriorityDisinherit+0xa4>
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ec:	4a0c      	ldr	r2, [pc, #48]	; (8009620 <xTaskPriorityDisinherit+0xd4>)
 80095ee:	6013      	str	r3, [r2, #0]
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095f4:	4613      	mov	r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	4413      	add	r3, r2
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	4a09      	ldr	r2, [pc, #36]	; (8009624 <xTaskPriorityDisinherit+0xd8>)
 80095fe:	441a      	add	r2, r3
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	3304      	adds	r3, #4
 8009604:	4619      	mov	r1, r3
 8009606:	4610      	mov	r0, r2
 8009608:	f7fe fbc7 	bl	8007d9a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800960c:	2301      	movs	r3, #1
 800960e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009610:	697b      	ldr	r3, [r7, #20]
	}
 8009612:	4618      	mov	r0, r3
 8009614:	3718      	adds	r7, #24
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}
 800961a:	bf00      	nop
 800961c:	20001270 	.word	0x20001270
 8009620:	2000174c 	.word	0x2000174c
 8009624:	20001274 	.word	0x20001274

08009628 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009632:	4b21      	ldr	r3, [pc, #132]	; (80096b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009638:	4b20      	ldr	r3, [pc, #128]	; (80096bc <prvAddCurrentTaskToDelayedList+0x94>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	3304      	adds	r3, #4
 800963e:	4618      	mov	r0, r3
 8009640:	f7fe fc08 	bl	8007e54 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800964a:	d10a      	bne.n	8009662 <prvAddCurrentTaskToDelayedList+0x3a>
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d007      	beq.n	8009662 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009652:	4b1a      	ldr	r3, [pc, #104]	; (80096bc <prvAddCurrentTaskToDelayedList+0x94>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	3304      	adds	r3, #4
 8009658:	4619      	mov	r1, r3
 800965a:	4819      	ldr	r0, [pc, #100]	; (80096c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800965c:	f7fe fb9d 	bl	8007d9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009660:	e026      	b.n	80096b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009662:	68fa      	ldr	r2, [r7, #12]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	4413      	add	r3, r2
 8009668:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800966a:	4b14      	ldr	r3, [pc, #80]	; (80096bc <prvAddCurrentTaskToDelayedList+0x94>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	68ba      	ldr	r2, [r7, #8]
 8009670:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009672:	68ba      	ldr	r2, [r7, #8]
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	429a      	cmp	r2, r3
 8009678:	d209      	bcs.n	800968e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800967a:	4b12      	ldr	r3, [pc, #72]	; (80096c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800967c:	681a      	ldr	r2, [r3, #0]
 800967e:	4b0f      	ldr	r3, [pc, #60]	; (80096bc <prvAddCurrentTaskToDelayedList+0x94>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	3304      	adds	r3, #4
 8009684:	4619      	mov	r1, r3
 8009686:	4610      	mov	r0, r2
 8009688:	f7fe fbab 	bl	8007de2 <vListInsert>
}
 800968c:	e010      	b.n	80096b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800968e:	4b0e      	ldr	r3, [pc, #56]	; (80096c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	4b0a      	ldr	r3, [pc, #40]	; (80096bc <prvAddCurrentTaskToDelayedList+0x94>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	3304      	adds	r3, #4
 8009698:	4619      	mov	r1, r3
 800969a:	4610      	mov	r0, r2
 800969c:	f7fe fba1 	bl	8007de2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80096a0:	4b0a      	ldr	r3, [pc, #40]	; (80096cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	68ba      	ldr	r2, [r7, #8]
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d202      	bcs.n	80096b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80096aa:	4a08      	ldr	r2, [pc, #32]	; (80096cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	6013      	str	r3, [r2, #0]
}
 80096b0:	bf00      	nop
 80096b2:	3710      	adds	r7, #16
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}
 80096b8:	20001748 	.word	0x20001748
 80096bc:	20001270 	.word	0x20001270
 80096c0:	20001730 	.word	0x20001730
 80096c4:	20001700 	.word	0x20001700
 80096c8:	200016fc 	.word	0x200016fc
 80096cc:	20001764 	.word	0x20001764

080096d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b08a      	sub	sp, #40	; 0x28
 80096d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80096d6:	2300      	movs	r3, #0
 80096d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80096da:	f000 fb07 	bl	8009cec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80096de:	4b1c      	ldr	r3, [pc, #112]	; (8009750 <xTimerCreateTimerTask+0x80>)
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d021      	beq.n	800972a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80096e6:	2300      	movs	r3, #0
 80096e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80096ea:	2300      	movs	r3, #0
 80096ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80096ee:	1d3a      	adds	r2, r7, #4
 80096f0:	f107 0108 	add.w	r1, r7, #8
 80096f4:	f107 030c 	add.w	r3, r7, #12
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7fe fb07 	bl	8007d0c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80096fe:	6879      	ldr	r1, [r7, #4]
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	68fa      	ldr	r2, [r7, #12]
 8009704:	9202      	str	r2, [sp, #8]
 8009706:	9301      	str	r3, [sp, #4]
 8009708:	2302      	movs	r3, #2
 800970a:	9300      	str	r3, [sp, #0]
 800970c:	2300      	movs	r3, #0
 800970e:	460a      	mov	r2, r1
 8009710:	4910      	ldr	r1, [pc, #64]	; (8009754 <xTimerCreateTimerTask+0x84>)
 8009712:	4811      	ldr	r0, [pc, #68]	; (8009758 <xTimerCreateTimerTask+0x88>)
 8009714:	f7ff f8b4 	bl	8008880 <xTaskCreateStatic>
 8009718:	4603      	mov	r3, r0
 800971a:	4a10      	ldr	r2, [pc, #64]	; (800975c <xTimerCreateTimerTask+0x8c>)
 800971c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800971e:	4b0f      	ldr	r3, [pc, #60]	; (800975c <xTimerCreateTimerTask+0x8c>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d001      	beq.n	800972a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009726:	2301      	movs	r3, #1
 8009728:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d10a      	bne.n	8009746 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009734:	f383 8811 	msr	BASEPRI, r3
 8009738:	f3bf 8f6f 	isb	sy
 800973c:	f3bf 8f4f 	dsb	sy
 8009740:	613b      	str	r3, [r7, #16]
}
 8009742:	bf00      	nop
 8009744:	e7fe      	b.n	8009744 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009746:	697b      	ldr	r3, [r7, #20]
}
 8009748:	4618      	mov	r0, r3
 800974a:	3718      	adds	r7, #24
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}
 8009750:	200017a0 	.word	0x200017a0
 8009754:	0800a858 	.word	0x0800a858
 8009758:	08009895 	.word	0x08009895
 800975c:	200017a4 	.word	0x200017a4

08009760 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b08a      	sub	sp, #40	; 0x28
 8009764:	af00      	add	r7, sp, #0
 8009766:	60f8      	str	r0, [r7, #12]
 8009768:	60b9      	str	r1, [r7, #8]
 800976a:	607a      	str	r2, [r7, #4]
 800976c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800976e:	2300      	movs	r3, #0
 8009770:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d10a      	bne.n	800978e <xTimerGenericCommand+0x2e>
	__asm volatile
 8009778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800977c:	f383 8811 	msr	BASEPRI, r3
 8009780:	f3bf 8f6f 	isb	sy
 8009784:	f3bf 8f4f 	dsb	sy
 8009788:	623b      	str	r3, [r7, #32]
}
 800978a:	bf00      	nop
 800978c:	e7fe      	b.n	800978c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800978e:	4b1a      	ldr	r3, [pc, #104]	; (80097f8 <xTimerGenericCommand+0x98>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d02a      	beq.n	80097ec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	2b05      	cmp	r3, #5
 80097a6:	dc18      	bgt.n	80097da <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80097a8:	f7ff feb2 	bl	8009510 <xTaskGetSchedulerState>
 80097ac:	4603      	mov	r3, r0
 80097ae:	2b02      	cmp	r3, #2
 80097b0:	d109      	bne.n	80097c6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80097b2:	4b11      	ldr	r3, [pc, #68]	; (80097f8 <xTimerGenericCommand+0x98>)
 80097b4:	6818      	ldr	r0, [r3, #0]
 80097b6:	f107 0110 	add.w	r1, r7, #16
 80097ba:	2300      	movs	r3, #0
 80097bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097be:	f7fe fc77 	bl	80080b0 <xQueueGenericSend>
 80097c2:	6278      	str	r0, [r7, #36]	; 0x24
 80097c4:	e012      	b.n	80097ec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80097c6:	4b0c      	ldr	r3, [pc, #48]	; (80097f8 <xTimerGenericCommand+0x98>)
 80097c8:	6818      	ldr	r0, [r3, #0]
 80097ca:	f107 0110 	add.w	r1, r7, #16
 80097ce:	2300      	movs	r3, #0
 80097d0:	2200      	movs	r2, #0
 80097d2:	f7fe fc6d 	bl	80080b0 <xQueueGenericSend>
 80097d6:	6278      	str	r0, [r7, #36]	; 0x24
 80097d8:	e008      	b.n	80097ec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80097da:	4b07      	ldr	r3, [pc, #28]	; (80097f8 <xTimerGenericCommand+0x98>)
 80097dc:	6818      	ldr	r0, [r3, #0]
 80097de:	f107 0110 	add.w	r1, r7, #16
 80097e2:	2300      	movs	r3, #0
 80097e4:	683a      	ldr	r2, [r7, #0]
 80097e6:	f7fe fd61 	bl	80082ac <xQueueGenericSendFromISR>
 80097ea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80097ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3728      	adds	r7, #40	; 0x28
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}
 80097f6:	bf00      	nop
 80097f8:	200017a0 	.word	0x200017a0

080097fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b088      	sub	sp, #32
 8009800:	af02      	add	r7, sp, #8
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009806:	4b22      	ldr	r3, [pc, #136]	; (8009890 <prvProcessExpiredTimer+0x94>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68db      	ldr	r3, [r3, #12]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	3304      	adds	r3, #4
 8009814:	4618      	mov	r0, r3
 8009816:	f7fe fb1d 	bl	8007e54 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009820:	f003 0304 	and.w	r3, r3, #4
 8009824:	2b00      	cmp	r3, #0
 8009826:	d022      	beq.n	800986e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	699a      	ldr	r2, [r3, #24]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	18d1      	adds	r1, r2, r3
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	683a      	ldr	r2, [r7, #0]
 8009834:	6978      	ldr	r0, [r7, #20]
 8009836:	f000 f8d1 	bl	80099dc <prvInsertTimerInActiveList>
 800983a:	4603      	mov	r3, r0
 800983c:	2b00      	cmp	r3, #0
 800983e:	d01f      	beq.n	8009880 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009840:	2300      	movs	r3, #0
 8009842:	9300      	str	r3, [sp, #0]
 8009844:	2300      	movs	r3, #0
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	2100      	movs	r1, #0
 800984a:	6978      	ldr	r0, [r7, #20]
 800984c:	f7ff ff88 	bl	8009760 <xTimerGenericCommand>
 8009850:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d113      	bne.n	8009880 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800985c:	f383 8811 	msr	BASEPRI, r3
 8009860:	f3bf 8f6f 	isb	sy
 8009864:	f3bf 8f4f 	dsb	sy
 8009868:	60fb      	str	r3, [r7, #12]
}
 800986a:	bf00      	nop
 800986c:	e7fe      	b.n	800986c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009874:	f023 0301 	bic.w	r3, r3, #1
 8009878:	b2da      	uxtb	r2, r3
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	6a1b      	ldr	r3, [r3, #32]
 8009884:	6978      	ldr	r0, [r7, #20]
 8009886:	4798      	blx	r3
}
 8009888:	bf00      	nop
 800988a:	3718      	adds	r7, #24
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}
 8009890:	20001798 	.word	0x20001798

08009894 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b084      	sub	sp, #16
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800989c:	f107 0308 	add.w	r3, r7, #8
 80098a0:	4618      	mov	r0, r3
 80098a2:	f000 f857 	bl	8009954 <prvGetNextExpireTime>
 80098a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	4619      	mov	r1, r3
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f000 f803 	bl	80098b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80098b2:	f000 f8d5 	bl	8009a60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098b6:	e7f1      	b.n	800989c <prvTimerTask+0x8>

080098b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80098c2:	f7ff fa39 	bl	8008d38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80098c6:	f107 0308 	add.w	r3, r7, #8
 80098ca:	4618      	mov	r0, r3
 80098cc:	f000 f866 	bl	800999c <prvSampleTimeNow>
 80098d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d130      	bne.n	800993a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d10a      	bne.n	80098f4 <prvProcessTimerOrBlockTask+0x3c>
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d806      	bhi.n	80098f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80098e6:	f7ff fa35 	bl	8008d54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80098ea:	68f9      	ldr	r1, [r7, #12]
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f7ff ff85 	bl	80097fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80098f2:	e024      	b.n	800993e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d008      	beq.n	800990c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80098fa:	4b13      	ldr	r3, [pc, #76]	; (8009948 <prvProcessTimerOrBlockTask+0x90>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d101      	bne.n	8009908 <prvProcessTimerOrBlockTask+0x50>
 8009904:	2301      	movs	r3, #1
 8009906:	e000      	b.n	800990a <prvProcessTimerOrBlockTask+0x52>
 8009908:	2300      	movs	r3, #0
 800990a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800990c:	4b0f      	ldr	r3, [pc, #60]	; (800994c <prvProcessTimerOrBlockTask+0x94>)
 800990e:	6818      	ldr	r0, [r3, #0]
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	1ad3      	subs	r3, r2, r3
 8009916:	683a      	ldr	r2, [r7, #0]
 8009918:	4619      	mov	r1, r3
 800991a:	f7fe ff7d 	bl	8008818 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800991e:	f7ff fa19 	bl	8008d54 <xTaskResumeAll>
 8009922:	4603      	mov	r3, r0
 8009924:	2b00      	cmp	r3, #0
 8009926:	d10a      	bne.n	800993e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009928:	4b09      	ldr	r3, [pc, #36]	; (8009950 <prvProcessTimerOrBlockTask+0x98>)
 800992a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800992e:	601a      	str	r2, [r3, #0]
 8009930:	f3bf 8f4f 	dsb	sy
 8009934:	f3bf 8f6f 	isb	sy
}
 8009938:	e001      	b.n	800993e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800993a:	f7ff fa0b 	bl	8008d54 <xTaskResumeAll>
}
 800993e:	bf00      	nop
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	2000179c 	.word	0x2000179c
 800994c:	200017a0 	.word	0x200017a0
 8009950:	e000ed04 	.word	0xe000ed04

08009954 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009954:	b480      	push	{r7}
 8009956:	b085      	sub	sp, #20
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800995c:	4b0e      	ldr	r3, [pc, #56]	; (8009998 <prvGetNextExpireTime+0x44>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d101      	bne.n	800996a <prvGetNextExpireTime+0x16>
 8009966:	2201      	movs	r2, #1
 8009968:	e000      	b.n	800996c <prvGetNextExpireTime+0x18>
 800996a:	2200      	movs	r2, #0
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d105      	bne.n	8009984 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009978:	4b07      	ldr	r3, [pc, #28]	; (8009998 <prvGetNextExpireTime+0x44>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	60fb      	str	r3, [r7, #12]
 8009982:	e001      	b.n	8009988 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009984:	2300      	movs	r3, #0
 8009986:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009988:	68fb      	ldr	r3, [r7, #12]
}
 800998a:	4618      	mov	r0, r3
 800998c:	3714      	adds	r7, #20
 800998e:	46bd      	mov	sp, r7
 8009990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009994:	4770      	bx	lr
 8009996:	bf00      	nop
 8009998:	20001798 	.word	0x20001798

0800999c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80099a4:	f7ff fa74 	bl	8008e90 <xTaskGetTickCount>
 80099a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80099aa:	4b0b      	ldr	r3, [pc, #44]	; (80099d8 <prvSampleTimeNow+0x3c>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d205      	bcs.n	80099c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80099b4:	f000 f936 	bl	8009c24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	601a      	str	r2, [r3, #0]
 80099be:	e002      	b.n	80099c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80099c6:	4a04      	ldr	r2, [pc, #16]	; (80099d8 <prvSampleTimeNow+0x3c>)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80099cc:	68fb      	ldr	r3, [r7, #12]
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3710      	adds	r7, #16
 80099d2:	46bd      	mov	sp, r7
 80099d4:	bd80      	pop	{r7, pc}
 80099d6:	bf00      	nop
 80099d8:	200017a8 	.word	0x200017a8

080099dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b086      	sub	sp, #24
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	607a      	str	r2, [r7, #4]
 80099e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80099ea:	2300      	movs	r3, #0
 80099ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	68ba      	ldr	r2, [r7, #8]
 80099f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	68fa      	ldr	r2, [r7, #12]
 80099f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80099fa:	68ba      	ldr	r2, [r7, #8]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	429a      	cmp	r2, r3
 8009a00:	d812      	bhi.n	8009a28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	1ad2      	subs	r2, r2, r3
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	699b      	ldr	r3, [r3, #24]
 8009a0c:	429a      	cmp	r2, r3
 8009a0e:	d302      	bcc.n	8009a16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a10:	2301      	movs	r3, #1
 8009a12:	617b      	str	r3, [r7, #20]
 8009a14:	e01b      	b.n	8009a4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a16:	4b10      	ldr	r3, [pc, #64]	; (8009a58 <prvInsertTimerInActiveList+0x7c>)
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	3304      	adds	r3, #4
 8009a1e:	4619      	mov	r1, r3
 8009a20:	4610      	mov	r0, r2
 8009a22:	f7fe f9de 	bl	8007de2 <vListInsert>
 8009a26:	e012      	b.n	8009a4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d206      	bcs.n	8009a3e <prvInsertTimerInActiveList+0x62>
 8009a30:	68ba      	ldr	r2, [r7, #8]
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d302      	bcc.n	8009a3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	617b      	str	r3, [r7, #20]
 8009a3c:	e007      	b.n	8009a4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a3e:	4b07      	ldr	r3, [pc, #28]	; (8009a5c <prvInsertTimerInActiveList+0x80>)
 8009a40:	681a      	ldr	r2, [r3, #0]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	3304      	adds	r3, #4
 8009a46:	4619      	mov	r1, r3
 8009a48:	4610      	mov	r0, r2
 8009a4a:	f7fe f9ca 	bl	8007de2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009a4e:	697b      	ldr	r3, [r7, #20]
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	2000179c 	.word	0x2000179c
 8009a5c:	20001798 	.word	0x20001798

08009a60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b08e      	sub	sp, #56	; 0x38
 8009a64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a66:	e0ca      	b.n	8009bfe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	da18      	bge.n	8009aa0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009a6e:	1d3b      	adds	r3, r7, #4
 8009a70:	3304      	adds	r3, #4
 8009a72:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10a      	bne.n	8009a90 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7e:	f383 8811 	msr	BASEPRI, r3
 8009a82:	f3bf 8f6f 	isb	sy
 8009a86:	f3bf 8f4f 	dsb	sy
 8009a8a:	61fb      	str	r3, [r7, #28]
}
 8009a8c:	bf00      	nop
 8009a8e:	e7fe      	b.n	8009a8e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a96:	6850      	ldr	r0, [r2, #4]
 8009a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a9a:	6892      	ldr	r2, [r2, #8]
 8009a9c:	4611      	mov	r1, r2
 8009a9e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	f2c0 80aa 	blt.w	8009bfc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aae:	695b      	ldr	r3, [r3, #20]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d004      	beq.n	8009abe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab6:	3304      	adds	r3, #4
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f7fe f9cb 	bl	8007e54 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009abe:	463b      	mov	r3, r7
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	f7ff ff6b 	bl	800999c <prvSampleTimeNow>
 8009ac6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2b09      	cmp	r3, #9
 8009acc:	f200 8097 	bhi.w	8009bfe <prvProcessReceivedCommands+0x19e>
 8009ad0:	a201      	add	r2, pc, #4	; (adr r2, 8009ad8 <prvProcessReceivedCommands+0x78>)
 8009ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad6:	bf00      	nop
 8009ad8:	08009b01 	.word	0x08009b01
 8009adc:	08009b01 	.word	0x08009b01
 8009ae0:	08009b01 	.word	0x08009b01
 8009ae4:	08009b75 	.word	0x08009b75
 8009ae8:	08009b89 	.word	0x08009b89
 8009aec:	08009bd3 	.word	0x08009bd3
 8009af0:	08009b01 	.word	0x08009b01
 8009af4:	08009b01 	.word	0x08009b01
 8009af8:	08009b75 	.word	0x08009b75
 8009afc:	08009b89 	.word	0x08009b89
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b06:	f043 0301 	orr.w	r3, r3, #1
 8009b0a:	b2da      	uxtb	r2, r3
 8009b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009b12:	68ba      	ldr	r2, [r7, #8]
 8009b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b16:	699b      	ldr	r3, [r3, #24]
 8009b18:	18d1      	adds	r1, r2, r3
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b20:	f7ff ff5c 	bl	80099dc <prvInsertTimerInActiveList>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d069      	beq.n	8009bfe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b2c:	6a1b      	ldr	r3, [r3, #32]
 8009b2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b38:	f003 0304 	and.w	r3, r3, #4
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d05e      	beq.n	8009bfe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b40:	68ba      	ldr	r2, [r7, #8]
 8009b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b44:	699b      	ldr	r3, [r3, #24]
 8009b46:	441a      	add	r2, r3
 8009b48:	2300      	movs	r3, #0
 8009b4a:	9300      	str	r3, [sp, #0]
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	2100      	movs	r1, #0
 8009b50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b52:	f7ff fe05 	bl	8009760 <xTimerGenericCommand>
 8009b56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009b58:	6a3b      	ldr	r3, [r7, #32]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d14f      	bne.n	8009bfe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b62:	f383 8811 	msr	BASEPRI, r3
 8009b66:	f3bf 8f6f 	isb	sy
 8009b6a:	f3bf 8f4f 	dsb	sy
 8009b6e:	61bb      	str	r3, [r7, #24]
}
 8009b70:	bf00      	nop
 8009b72:	e7fe      	b.n	8009b72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b7a:	f023 0301 	bic.w	r3, r3, #1
 8009b7e:	b2da      	uxtb	r2, r3
 8009b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009b86:	e03a      	b.n	8009bfe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b8e:	f043 0301 	orr.w	r3, r3, #1
 8009b92:	b2da      	uxtb	r2, r3
 8009b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009b9a:	68ba      	ldr	r2, [r7, #8]
 8009b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b9e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba2:	699b      	ldr	r3, [r3, #24]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d10a      	bne.n	8009bbe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bac:	f383 8811 	msr	BASEPRI, r3
 8009bb0:	f3bf 8f6f 	isb	sy
 8009bb4:	f3bf 8f4f 	dsb	sy
 8009bb8:	617b      	str	r3, [r7, #20]
}
 8009bba:	bf00      	nop
 8009bbc:	e7fe      	b.n	8009bbc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc0:	699a      	ldr	r2, [r3, #24]
 8009bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc4:	18d1      	adds	r1, r2, r3
 8009bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009bcc:	f7ff ff06 	bl	80099dc <prvInsertTimerInActiveList>
					break;
 8009bd0:	e015      	b.n	8009bfe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bd8:	f003 0302 	and.w	r3, r3, #2
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d103      	bne.n	8009be8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009be0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009be2:	f000 fbdd 	bl	800a3a0 <vPortFree>
 8009be6:	e00a      	b.n	8009bfe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bee:	f023 0301 	bic.w	r3, r3, #1
 8009bf2:	b2da      	uxtb	r2, r3
 8009bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009bfa:	e000      	b.n	8009bfe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009bfc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009bfe:	4b08      	ldr	r3, [pc, #32]	; (8009c20 <prvProcessReceivedCommands+0x1c0>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	1d39      	adds	r1, r7, #4
 8009c04:	2200      	movs	r2, #0
 8009c06:	4618      	mov	r0, r3
 8009c08:	f7fe fbec 	bl	80083e4 <xQueueReceive>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	f47f af2a 	bne.w	8009a68 <prvProcessReceivedCommands+0x8>
	}
}
 8009c14:	bf00      	nop
 8009c16:	bf00      	nop
 8009c18:	3730      	adds	r7, #48	; 0x30
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}
 8009c1e:	bf00      	nop
 8009c20:	200017a0 	.word	0x200017a0

08009c24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b088      	sub	sp, #32
 8009c28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c2a:	e048      	b.n	8009cbe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c2c:	4b2d      	ldr	r3, [pc, #180]	; (8009ce4 <prvSwitchTimerLists+0xc0>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	68db      	ldr	r3, [r3, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c36:	4b2b      	ldr	r3, [pc, #172]	; (8009ce4 <prvSwitchTimerLists+0xc0>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	68db      	ldr	r3, [r3, #12]
 8009c3c:	68db      	ldr	r3, [r3, #12]
 8009c3e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	3304      	adds	r3, #4
 8009c44:	4618      	mov	r0, r3
 8009c46:	f7fe f905 	bl	8007e54 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6a1b      	ldr	r3, [r3, #32]
 8009c4e:	68f8      	ldr	r0, [r7, #12]
 8009c50:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c58:	f003 0304 	and.w	r3, r3, #4
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d02e      	beq.n	8009cbe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	699b      	ldr	r3, [r3, #24]
 8009c64:	693a      	ldr	r2, [r7, #16]
 8009c66:	4413      	add	r3, r2
 8009c68:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009c6a:	68ba      	ldr	r2, [r7, #8]
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d90e      	bls.n	8009c90 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	68ba      	ldr	r2, [r7, #8]
 8009c76:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	68fa      	ldr	r2, [r7, #12]
 8009c7c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c7e:	4b19      	ldr	r3, [pc, #100]	; (8009ce4 <prvSwitchTimerLists+0xc0>)
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	3304      	adds	r3, #4
 8009c86:	4619      	mov	r1, r3
 8009c88:	4610      	mov	r0, r2
 8009c8a:	f7fe f8aa 	bl	8007de2 <vListInsert>
 8009c8e:	e016      	b.n	8009cbe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c90:	2300      	movs	r3, #0
 8009c92:	9300      	str	r3, [sp, #0]
 8009c94:	2300      	movs	r3, #0
 8009c96:	693a      	ldr	r2, [r7, #16]
 8009c98:	2100      	movs	r1, #0
 8009c9a:	68f8      	ldr	r0, [r7, #12]
 8009c9c:	f7ff fd60 	bl	8009760 <xTimerGenericCommand>
 8009ca0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d10a      	bne.n	8009cbe <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cac:	f383 8811 	msr	BASEPRI, r3
 8009cb0:	f3bf 8f6f 	isb	sy
 8009cb4:	f3bf 8f4f 	dsb	sy
 8009cb8:	603b      	str	r3, [r7, #0]
}
 8009cba:	bf00      	nop
 8009cbc:	e7fe      	b.n	8009cbc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009cbe:	4b09      	ldr	r3, [pc, #36]	; (8009ce4 <prvSwitchTimerLists+0xc0>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d1b1      	bne.n	8009c2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009cc8:	4b06      	ldr	r3, [pc, #24]	; (8009ce4 <prvSwitchTimerLists+0xc0>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009cce:	4b06      	ldr	r3, [pc, #24]	; (8009ce8 <prvSwitchTimerLists+0xc4>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a04      	ldr	r2, [pc, #16]	; (8009ce4 <prvSwitchTimerLists+0xc0>)
 8009cd4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009cd6:	4a04      	ldr	r2, [pc, #16]	; (8009ce8 <prvSwitchTimerLists+0xc4>)
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	6013      	str	r3, [r2, #0]
}
 8009cdc:	bf00      	nop
 8009cde:	3718      	adds	r7, #24
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	20001798 	.word	0x20001798
 8009ce8:	2000179c 	.word	0x2000179c

08009cec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b082      	sub	sp, #8
 8009cf0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009cf2:	f000 f967 	bl	8009fc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009cf6:	4b15      	ldr	r3, [pc, #84]	; (8009d4c <prvCheckForValidListAndQueue+0x60>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d120      	bne.n	8009d40 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009cfe:	4814      	ldr	r0, [pc, #80]	; (8009d50 <prvCheckForValidListAndQueue+0x64>)
 8009d00:	f7fe f81e 	bl	8007d40 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009d04:	4813      	ldr	r0, [pc, #76]	; (8009d54 <prvCheckForValidListAndQueue+0x68>)
 8009d06:	f7fe f81b 	bl	8007d40 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009d0a:	4b13      	ldr	r3, [pc, #76]	; (8009d58 <prvCheckForValidListAndQueue+0x6c>)
 8009d0c:	4a10      	ldr	r2, [pc, #64]	; (8009d50 <prvCheckForValidListAndQueue+0x64>)
 8009d0e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009d10:	4b12      	ldr	r3, [pc, #72]	; (8009d5c <prvCheckForValidListAndQueue+0x70>)
 8009d12:	4a10      	ldr	r2, [pc, #64]	; (8009d54 <prvCheckForValidListAndQueue+0x68>)
 8009d14:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009d16:	2300      	movs	r3, #0
 8009d18:	9300      	str	r3, [sp, #0]
 8009d1a:	4b11      	ldr	r3, [pc, #68]	; (8009d60 <prvCheckForValidListAndQueue+0x74>)
 8009d1c:	4a11      	ldr	r2, [pc, #68]	; (8009d64 <prvCheckForValidListAndQueue+0x78>)
 8009d1e:	2110      	movs	r1, #16
 8009d20:	200a      	movs	r0, #10
 8009d22:	f7fe f929 	bl	8007f78 <xQueueGenericCreateStatic>
 8009d26:	4603      	mov	r3, r0
 8009d28:	4a08      	ldr	r2, [pc, #32]	; (8009d4c <prvCheckForValidListAndQueue+0x60>)
 8009d2a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009d2c:	4b07      	ldr	r3, [pc, #28]	; (8009d4c <prvCheckForValidListAndQueue+0x60>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d005      	beq.n	8009d40 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009d34:	4b05      	ldr	r3, [pc, #20]	; (8009d4c <prvCheckForValidListAndQueue+0x60>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	490b      	ldr	r1, [pc, #44]	; (8009d68 <prvCheckForValidListAndQueue+0x7c>)
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7fe fd42 	bl	80087c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d40:	f000 f970 	bl	800a024 <vPortExitCritical>
}
 8009d44:	bf00      	nop
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	200017a0 	.word	0x200017a0
 8009d50:	20001770 	.word	0x20001770
 8009d54:	20001784 	.word	0x20001784
 8009d58:	20001798 	.word	0x20001798
 8009d5c:	2000179c 	.word	0x2000179c
 8009d60:	2000184c 	.word	0x2000184c
 8009d64:	200017ac 	.word	0x200017ac
 8009d68:	0800a860 	.word	0x0800a860

08009d6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b085      	sub	sp, #20
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	60b9      	str	r1, [r7, #8]
 8009d76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	3b04      	subs	r3, #4
 8009d7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	3b04      	subs	r3, #4
 8009d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	f023 0201 	bic.w	r2, r3, #1
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	3b04      	subs	r3, #4
 8009d9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d9c:	4a0c      	ldr	r2, [pc, #48]	; (8009dd0 <pxPortInitialiseStack+0x64>)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	3b14      	subs	r3, #20
 8009da6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009da8:	687a      	ldr	r2, [r7, #4]
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	3b04      	subs	r3, #4
 8009db2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f06f 0202 	mvn.w	r2, #2
 8009dba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	3b20      	subs	r3, #32
 8009dc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3714      	adds	r7, #20
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr
 8009dd0:	08009dd5 	.word	0x08009dd5

08009dd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	b085      	sub	sp, #20
 8009dd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009dde:	4b12      	ldr	r3, [pc, #72]	; (8009e28 <prvTaskExitError+0x54>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009de6:	d00a      	beq.n	8009dfe <prvTaskExitError+0x2a>
	__asm volatile
 8009de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dec:	f383 8811 	msr	BASEPRI, r3
 8009df0:	f3bf 8f6f 	isb	sy
 8009df4:	f3bf 8f4f 	dsb	sy
 8009df8:	60fb      	str	r3, [r7, #12]
}
 8009dfa:	bf00      	nop
 8009dfc:	e7fe      	b.n	8009dfc <prvTaskExitError+0x28>
	__asm volatile
 8009dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e02:	f383 8811 	msr	BASEPRI, r3
 8009e06:	f3bf 8f6f 	isb	sy
 8009e0a:	f3bf 8f4f 	dsb	sy
 8009e0e:	60bb      	str	r3, [r7, #8]
}
 8009e10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009e12:	bf00      	nop
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d0fc      	beq.n	8009e14 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009e1a:	bf00      	nop
 8009e1c:	bf00      	nop
 8009e1e:	3714      	adds	r7, #20
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr
 8009e28:	2000014c 	.word	0x2000014c
 8009e2c:	00000000 	.word	0x00000000

08009e30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009e30:	4b07      	ldr	r3, [pc, #28]	; (8009e50 <pxCurrentTCBConst2>)
 8009e32:	6819      	ldr	r1, [r3, #0]
 8009e34:	6808      	ldr	r0, [r1, #0]
 8009e36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e3a:	f380 8809 	msr	PSP, r0
 8009e3e:	f3bf 8f6f 	isb	sy
 8009e42:	f04f 0000 	mov.w	r0, #0
 8009e46:	f380 8811 	msr	BASEPRI, r0
 8009e4a:	4770      	bx	lr
 8009e4c:	f3af 8000 	nop.w

08009e50 <pxCurrentTCBConst2>:
 8009e50:	20001270 	.word	0x20001270
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009e54:	bf00      	nop
 8009e56:	bf00      	nop

08009e58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009e58:	4808      	ldr	r0, [pc, #32]	; (8009e7c <prvPortStartFirstTask+0x24>)
 8009e5a:	6800      	ldr	r0, [r0, #0]
 8009e5c:	6800      	ldr	r0, [r0, #0]
 8009e5e:	f380 8808 	msr	MSP, r0
 8009e62:	f04f 0000 	mov.w	r0, #0
 8009e66:	f380 8814 	msr	CONTROL, r0
 8009e6a:	b662      	cpsie	i
 8009e6c:	b661      	cpsie	f
 8009e6e:	f3bf 8f4f 	dsb	sy
 8009e72:	f3bf 8f6f 	isb	sy
 8009e76:	df00      	svc	0
 8009e78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009e7a:	bf00      	nop
 8009e7c:	e000ed08 	.word	0xe000ed08

08009e80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b086      	sub	sp, #24
 8009e84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009e86:	4b46      	ldr	r3, [pc, #280]	; (8009fa0 <xPortStartScheduler+0x120>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a46      	ldr	r2, [pc, #280]	; (8009fa4 <xPortStartScheduler+0x124>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d10a      	bne.n	8009ea6 <xPortStartScheduler+0x26>
	__asm volatile
 8009e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e94:	f383 8811 	msr	BASEPRI, r3
 8009e98:	f3bf 8f6f 	isb	sy
 8009e9c:	f3bf 8f4f 	dsb	sy
 8009ea0:	613b      	str	r3, [r7, #16]
}
 8009ea2:	bf00      	nop
 8009ea4:	e7fe      	b.n	8009ea4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009ea6:	4b3e      	ldr	r3, [pc, #248]	; (8009fa0 <xPortStartScheduler+0x120>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4a3f      	ldr	r2, [pc, #252]	; (8009fa8 <xPortStartScheduler+0x128>)
 8009eac:	4293      	cmp	r3, r2
 8009eae:	d10a      	bne.n	8009ec6 <xPortStartScheduler+0x46>
	__asm volatile
 8009eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb4:	f383 8811 	msr	BASEPRI, r3
 8009eb8:	f3bf 8f6f 	isb	sy
 8009ebc:	f3bf 8f4f 	dsb	sy
 8009ec0:	60fb      	str	r3, [r7, #12]
}
 8009ec2:	bf00      	nop
 8009ec4:	e7fe      	b.n	8009ec4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009ec6:	4b39      	ldr	r3, [pc, #228]	; (8009fac <xPortStartScheduler+0x12c>)
 8009ec8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	781b      	ldrb	r3, [r3, #0]
 8009ece:	b2db      	uxtb	r3, r3
 8009ed0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	22ff      	movs	r2, #255	; 0xff
 8009ed6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009ee0:	78fb      	ldrb	r3, [r7, #3]
 8009ee2:	b2db      	uxtb	r3, r3
 8009ee4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009ee8:	b2da      	uxtb	r2, r3
 8009eea:	4b31      	ldr	r3, [pc, #196]	; (8009fb0 <xPortStartScheduler+0x130>)
 8009eec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009eee:	4b31      	ldr	r3, [pc, #196]	; (8009fb4 <xPortStartScheduler+0x134>)
 8009ef0:	2207      	movs	r2, #7
 8009ef2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ef4:	e009      	b.n	8009f0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009ef6:	4b2f      	ldr	r3, [pc, #188]	; (8009fb4 <xPortStartScheduler+0x134>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	3b01      	subs	r3, #1
 8009efc:	4a2d      	ldr	r2, [pc, #180]	; (8009fb4 <xPortStartScheduler+0x134>)
 8009efe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009f00:	78fb      	ldrb	r3, [r7, #3]
 8009f02:	b2db      	uxtb	r3, r3
 8009f04:	005b      	lsls	r3, r3, #1
 8009f06:	b2db      	uxtb	r3, r3
 8009f08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f0a:	78fb      	ldrb	r3, [r7, #3]
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f12:	2b80      	cmp	r3, #128	; 0x80
 8009f14:	d0ef      	beq.n	8009ef6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009f16:	4b27      	ldr	r3, [pc, #156]	; (8009fb4 <xPortStartScheduler+0x134>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f1c3 0307 	rsb	r3, r3, #7
 8009f1e:	2b04      	cmp	r3, #4
 8009f20:	d00a      	beq.n	8009f38 <xPortStartScheduler+0xb8>
	__asm volatile
 8009f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f26:	f383 8811 	msr	BASEPRI, r3
 8009f2a:	f3bf 8f6f 	isb	sy
 8009f2e:	f3bf 8f4f 	dsb	sy
 8009f32:	60bb      	str	r3, [r7, #8]
}
 8009f34:	bf00      	nop
 8009f36:	e7fe      	b.n	8009f36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009f38:	4b1e      	ldr	r3, [pc, #120]	; (8009fb4 <xPortStartScheduler+0x134>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	021b      	lsls	r3, r3, #8
 8009f3e:	4a1d      	ldr	r2, [pc, #116]	; (8009fb4 <xPortStartScheduler+0x134>)
 8009f40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009f42:	4b1c      	ldr	r3, [pc, #112]	; (8009fb4 <xPortStartScheduler+0x134>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009f4a:	4a1a      	ldr	r2, [pc, #104]	; (8009fb4 <xPortStartScheduler+0x134>)
 8009f4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	b2da      	uxtb	r2, r3
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009f56:	4b18      	ldr	r3, [pc, #96]	; (8009fb8 <xPortStartScheduler+0x138>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	4a17      	ldr	r2, [pc, #92]	; (8009fb8 <xPortStartScheduler+0x138>)
 8009f5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009f60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009f62:	4b15      	ldr	r3, [pc, #84]	; (8009fb8 <xPortStartScheduler+0x138>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	4a14      	ldr	r2, [pc, #80]	; (8009fb8 <xPortStartScheduler+0x138>)
 8009f68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009f6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009f6e:	f000 f8dd 	bl	800a12c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009f72:	4b12      	ldr	r3, [pc, #72]	; (8009fbc <xPortStartScheduler+0x13c>)
 8009f74:	2200      	movs	r2, #0
 8009f76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009f78:	f000 f8fc 	bl	800a174 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009f7c:	4b10      	ldr	r3, [pc, #64]	; (8009fc0 <xPortStartScheduler+0x140>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a0f      	ldr	r2, [pc, #60]	; (8009fc0 <xPortStartScheduler+0x140>)
 8009f82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009f86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f88:	f7ff ff66 	bl	8009e58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f8c:	f7ff f84a 	bl	8009024 <vTaskSwitchContext>
	prvTaskExitError();
 8009f90:	f7ff ff20 	bl	8009dd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f94:	2300      	movs	r3, #0
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3718      	adds	r7, #24
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}
 8009f9e:	bf00      	nop
 8009fa0:	e000ed00 	.word	0xe000ed00
 8009fa4:	410fc271 	.word	0x410fc271
 8009fa8:	410fc270 	.word	0x410fc270
 8009fac:	e000e400 	.word	0xe000e400
 8009fb0:	2000189c 	.word	0x2000189c
 8009fb4:	200018a0 	.word	0x200018a0
 8009fb8:	e000ed20 	.word	0xe000ed20
 8009fbc:	2000014c 	.word	0x2000014c
 8009fc0:	e000ef34 	.word	0xe000ef34

08009fc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b083      	sub	sp, #12
 8009fc8:	af00      	add	r7, sp, #0
	__asm volatile
 8009fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fce:	f383 8811 	msr	BASEPRI, r3
 8009fd2:	f3bf 8f6f 	isb	sy
 8009fd6:	f3bf 8f4f 	dsb	sy
 8009fda:	607b      	str	r3, [r7, #4]
}
 8009fdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009fde:	4b0f      	ldr	r3, [pc, #60]	; (800a01c <vPortEnterCritical+0x58>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	3301      	adds	r3, #1
 8009fe4:	4a0d      	ldr	r2, [pc, #52]	; (800a01c <vPortEnterCritical+0x58>)
 8009fe6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009fe8:	4b0c      	ldr	r3, [pc, #48]	; (800a01c <vPortEnterCritical+0x58>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d10f      	bne.n	800a010 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009ff0:	4b0b      	ldr	r3, [pc, #44]	; (800a020 <vPortEnterCritical+0x5c>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d00a      	beq.n	800a010 <vPortEnterCritical+0x4c>
	__asm volatile
 8009ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ffe:	f383 8811 	msr	BASEPRI, r3
 800a002:	f3bf 8f6f 	isb	sy
 800a006:	f3bf 8f4f 	dsb	sy
 800a00a:	603b      	str	r3, [r7, #0]
}
 800a00c:	bf00      	nop
 800a00e:	e7fe      	b.n	800a00e <vPortEnterCritical+0x4a>
	}
}
 800a010:	bf00      	nop
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr
 800a01c:	2000014c 	.word	0x2000014c
 800a020:	e000ed04 	.word	0xe000ed04

0800a024 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a024:	b480      	push	{r7}
 800a026:	b083      	sub	sp, #12
 800a028:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a02a:	4b12      	ldr	r3, [pc, #72]	; (800a074 <vPortExitCritical+0x50>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d10a      	bne.n	800a048 <vPortExitCritical+0x24>
	__asm volatile
 800a032:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a036:	f383 8811 	msr	BASEPRI, r3
 800a03a:	f3bf 8f6f 	isb	sy
 800a03e:	f3bf 8f4f 	dsb	sy
 800a042:	607b      	str	r3, [r7, #4]
}
 800a044:	bf00      	nop
 800a046:	e7fe      	b.n	800a046 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a048:	4b0a      	ldr	r3, [pc, #40]	; (800a074 <vPortExitCritical+0x50>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	3b01      	subs	r3, #1
 800a04e:	4a09      	ldr	r2, [pc, #36]	; (800a074 <vPortExitCritical+0x50>)
 800a050:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a052:	4b08      	ldr	r3, [pc, #32]	; (800a074 <vPortExitCritical+0x50>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d105      	bne.n	800a066 <vPortExitCritical+0x42>
 800a05a:	2300      	movs	r3, #0
 800a05c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	f383 8811 	msr	BASEPRI, r3
}
 800a064:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a066:	bf00      	nop
 800a068:	370c      	adds	r7, #12
 800a06a:	46bd      	mov	sp, r7
 800a06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a070:	4770      	bx	lr
 800a072:	bf00      	nop
 800a074:	2000014c 	.word	0x2000014c
	...

0800a080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a080:	f3ef 8009 	mrs	r0, PSP
 800a084:	f3bf 8f6f 	isb	sy
 800a088:	4b15      	ldr	r3, [pc, #84]	; (800a0e0 <pxCurrentTCBConst>)
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	f01e 0f10 	tst.w	lr, #16
 800a090:	bf08      	it	eq
 800a092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a09a:	6010      	str	r0, [r2, #0]
 800a09c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a0a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a0a4:	f380 8811 	msr	BASEPRI, r0
 800a0a8:	f3bf 8f4f 	dsb	sy
 800a0ac:	f3bf 8f6f 	isb	sy
 800a0b0:	f7fe ffb8 	bl	8009024 <vTaskSwitchContext>
 800a0b4:	f04f 0000 	mov.w	r0, #0
 800a0b8:	f380 8811 	msr	BASEPRI, r0
 800a0bc:	bc09      	pop	{r0, r3}
 800a0be:	6819      	ldr	r1, [r3, #0]
 800a0c0:	6808      	ldr	r0, [r1, #0]
 800a0c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c6:	f01e 0f10 	tst.w	lr, #16
 800a0ca:	bf08      	it	eq
 800a0cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a0d0:	f380 8809 	msr	PSP, r0
 800a0d4:	f3bf 8f6f 	isb	sy
 800a0d8:	4770      	bx	lr
 800a0da:	bf00      	nop
 800a0dc:	f3af 8000 	nop.w

0800a0e0 <pxCurrentTCBConst>:
 800a0e0:	20001270 	.word	0x20001270
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a0e4:	bf00      	nop
 800a0e6:	bf00      	nop

0800a0e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b082      	sub	sp, #8
 800a0ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	607b      	str	r3, [r7, #4]
}
 800a100:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a102:	f7fe fed5 	bl	8008eb0 <xTaskIncrementTick>
 800a106:	4603      	mov	r3, r0
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d003      	beq.n	800a114 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a10c:	4b06      	ldr	r3, [pc, #24]	; (800a128 <xPortSysTickHandler+0x40>)
 800a10e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a112:	601a      	str	r2, [r3, #0]
 800a114:	2300      	movs	r3, #0
 800a116:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	f383 8811 	msr	BASEPRI, r3
}
 800a11e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a120:	bf00      	nop
 800a122:	3708      	adds	r7, #8
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	e000ed04 	.word	0xe000ed04

0800a12c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a12c:	b480      	push	{r7}
 800a12e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a130:	4b0b      	ldr	r3, [pc, #44]	; (800a160 <vPortSetupTimerInterrupt+0x34>)
 800a132:	2200      	movs	r2, #0
 800a134:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a136:	4b0b      	ldr	r3, [pc, #44]	; (800a164 <vPortSetupTimerInterrupt+0x38>)
 800a138:	2200      	movs	r2, #0
 800a13a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a13c:	4b0a      	ldr	r3, [pc, #40]	; (800a168 <vPortSetupTimerInterrupt+0x3c>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a0a      	ldr	r2, [pc, #40]	; (800a16c <vPortSetupTimerInterrupt+0x40>)
 800a142:	fba2 2303 	umull	r2, r3, r2, r3
 800a146:	099b      	lsrs	r3, r3, #6
 800a148:	4a09      	ldr	r2, [pc, #36]	; (800a170 <vPortSetupTimerInterrupt+0x44>)
 800a14a:	3b01      	subs	r3, #1
 800a14c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a14e:	4b04      	ldr	r3, [pc, #16]	; (800a160 <vPortSetupTimerInterrupt+0x34>)
 800a150:	2207      	movs	r2, #7
 800a152:	601a      	str	r2, [r3, #0]
}
 800a154:	bf00      	nop
 800a156:	46bd      	mov	sp, r7
 800a158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15c:	4770      	bx	lr
 800a15e:	bf00      	nop
 800a160:	e000e010 	.word	0xe000e010
 800a164:	e000e018 	.word	0xe000e018
 800a168:	20000140 	.word	0x20000140
 800a16c:	10624dd3 	.word	0x10624dd3
 800a170:	e000e014 	.word	0xe000e014

0800a174 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a174:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a184 <vPortEnableVFP+0x10>
 800a178:	6801      	ldr	r1, [r0, #0]
 800a17a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a17e:	6001      	str	r1, [r0, #0]
 800a180:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a182:	bf00      	nop
 800a184:	e000ed88 	.word	0xe000ed88

0800a188 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a188:	b480      	push	{r7}
 800a18a:	b085      	sub	sp, #20
 800a18c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a18e:	f3ef 8305 	mrs	r3, IPSR
 800a192:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	2b0f      	cmp	r3, #15
 800a198:	d914      	bls.n	800a1c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a19a:	4a17      	ldr	r2, [pc, #92]	; (800a1f8 <vPortValidateInterruptPriority+0x70>)
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	4413      	add	r3, r2
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a1a4:	4b15      	ldr	r3, [pc, #84]	; (800a1fc <vPortValidateInterruptPriority+0x74>)
 800a1a6:	781b      	ldrb	r3, [r3, #0]
 800a1a8:	7afa      	ldrb	r2, [r7, #11]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d20a      	bcs.n	800a1c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b2:	f383 8811 	msr	BASEPRI, r3
 800a1b6:	f3bf 8f6f 	isb	sy
 800a1ba:	f3bf 8f4f 	dsb	sy
 800a1be:	607b      	str	r3, [r7, #4]
}
 800a1c0:	bf00      	nop
 800a1c2:	e7fe      	b.n	800a1c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a1c4:	4b0e      	ldr	r3, [pc, #56]	; (800a200 <vPortValidateInterruptPriority+0x78>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a1cc:	4b0d      	ldr	r3, [pc, #52]	; (800a204 <vPortValidateInterruptPriority+0x7c>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	d90a      	bls.n	800a1ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a1d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d8:	f383 8811 	msr	BASEPRI, r3
 800a1dc:	f3bf 8f6f 	isb	sy
 800a1e0:	f3bf 8f4f 	dsb	sy
 800a1e4:	603b      	str	r3, [r7, #0]
}
 800a1e6:	bf00      	nop
 800a1e8:	e7fe      	b.n	800a1e8 <vPortValidateInterruptPriority+0x60>
	}
 800a1ea:	bf00      	nop
 800a1ec:	3714      	adds	r7, #20
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f4:	4770      	bx	lr
 800a1f6:	bf00      	nop
 800a1f8:	e000e3f0 	.word	0xe000e3f0
 800a1fc:	2000189c 	.word	0x2000189c
 800a200:	e000ed0c 	.word	0xe000ed0c
 800a204:	200018a0 	.word	0x200018a0

0800a208 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b08a      	sub	sp, #40	; 0x28
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a210:	2300      	movs	r3, #0
 800a212:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a214:	f7fe fd90 	bl	8008d38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a218:	4b5b      	ldr	r3, [pc, #364]	; (800a388 <pvPortMalloc+0x180>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d101      	bne.n	800a224 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a220:	f000 f920 	bl	800a464 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a224:	4b59      	ldr	r3, [pc, #356]	; (800a38c <pvPortMalloc+0x184>)
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	4013      	ands	r3, r2
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	f040 8093 	bne.w	800a358 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d01d      	beq.n	800a274 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a238:	2208      	movs	r2, #8
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	4413      	add	r3, r2
 800a23e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f003 0307 	and.w	r3, r3, #7
 800a246:	2b00      	cmp	r3, #0
 800a248:	d014      	beq.n	800a274 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f023 0307 	bic.w	r3, r3, #7
 800a250:	3308      	adds	r3, #8
 800a252:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f003 0307 	and.w	r3, r3, #7
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d00a      	beq.n	800a274 <pvPortMalloc+0x6c>
	__asm volatile
 800a25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a262:	f383 8811 	msr	BASEPRI, r3
 800a266:	f3bf 8f6f 	isb	sy
 800a26a:	f3bf 8f4f 	dsb	sy
 800a26e:	617b      	str	r3, [r7, #20]
}
 800a270:	bf00      	nop
 800a272:	e7fe      	b.n	800a272 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d06e      	beq.n	800a358 <pvPortMalloc+0x150>
 800a27a:	4b45      	ldr	r3, [pc, #276]	; (800a390 <pvPortMalloc+0x188>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	687a      	ldr	r2, [r7, #4]
 800a280:	429a      	cmp	r2, r3
 800a282:	d869      	bhi.n	800a358 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a284:	4b43      	ldr	r3, [pc, #268]	; (800a394 <pvPortMalloc+0x18c>)
 800a286:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a288:	4b42      	ldr	r3, [pc, #264]	; (800a394 <pvPortMalloc+0x18c>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a28e:	e004      	b.n	800a29a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a292:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a29c:	685b      	ldr	r3, [r3, #4]
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d903      	bls.n	800a2ac <pvPortMalloc+0xa4>
 800a2a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d1f1      	bne.n	800a290 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a2ac:	4b36      	ldr	r3, [pc, #216]	; (800a388 <pvPortMalloc+0x180>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d050      	beq.n	800a358 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a2b6:	6a3b      	ldr	r3, [r7, #32]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	2208      	movs	r2, #8
 800a2bc:	4413      	add	r3, r2
 800a2be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a2c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2c2:	681a      	ldr	r2, [r3, #0]
 800a2c4:	6a3b      	ldr	r3, [r7, #32]
 800a2c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a2c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ca:	685a      	ldr	r2, [r3, #4]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	1ad2      	subs	r2, r2, r3
 800a2d0:	2308      	movs	r3, #8
 800a2d2:	005b      	lsls	r3, r3, #1
 800a2d4:	429a      	cmp	r2, r3
 800a2d6:	d91f      	bls.n	800a318 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a2d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	4413      	add	r3, r2
 800a2de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2e0:	69bb      	ldr	r3, [r7, #24]
 800a2e2:	f003 0307 	and.w	r3, r3, #7
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d00a      	beq.n	800a300 <pvPortMalloc+0xf8>
	__asm volatile
 800a2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ee:	f383 8811 	msr	BASEPRI, r3
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	f3bf 8f4f 	dsb	sy
 800a2fa:	613b      	str	r3, [r7, #16]
}
 800a2fc:	bf00      	nop
 800a2fe:	e7fe      	b.n	800a2fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a302:	685a      	ldr	r2, [r3, #4]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	1ad2      	subs	r2, r2, r3
 800a308:	69bb      	ldr	r3, [r7, #24]
 800a30a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a30c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a30e:	687a      	ldr	r2, [r7, #4]
 800a310:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a312:	69b8      	ldr	r0, [r7, #24]
 800a314:	f000 f908 	bl	800a528 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a318:	4b1d      	ldr	r3, [pc, #116]	; (800a390 <pvPortMalloc+0x188>)
 800a31a:	681a      	ldr	r2, [r3, #0]
 800a31c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a31e:	685b      	ldr	r3, [r3, #4]
 800a320:	1ad3      	subs	r3, r2, r3
 800a322:	4a1b      	ldr	r2, [pc, #108]	; (800a390 <pvPortMalloc+0x188>)
 800a324:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a326:	4b1a      	ldr	r3, [pc, #104]	; (800a390 <pvPortMalloc+0x188>)
 800a328:	681a      	ldr	r2, [r3, #0]
 800a32a:	4b1b      	ldr	r3, [pc, #108]	; (800a398 <pvPortMalloc+0x190>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	429a      	cmp	r2, r3
 800a330:	d203      	bcs.n	800a33a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a332:	4b17      	ldr	r3, [pc, #92]	; (800a390 <pvPortMalloc+0x188>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4a18      	ldr	r2, [pc, #96]	; (800a398 <pvPortMalloc+0x190>)
 800a338:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a33a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a33c:	685a      	ldr	r2, [r3, #4]
 800a33e:	4b13      	ldr	r3, [pc, #76]	; (800a38c <pvPortMalloc+0x184>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	431a      	orrs	r2, r3
 800a344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a346:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a34a:	2200      	movs	r2, #0
 800a34c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a34e:	4b13      	ldr	r3, [pc, #76]	; (800a39c <pvPortMalloc+0x194>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	3301      	adds	r3, #1
 800a354:	4a11      	ldr	r2, [pc, #68]	; (800a39c <pvPortMalloc+0x194>)
 800a356:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a358:	f7fe fcfc 	bl	8008d54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a35c:	69fb      	ldr	r3, [r7, #28]
 800a35e:	f003 0307 	and.w	r3, r3, #7
 800a362:	2b00      	cmp	r3, #0
 800a364:	d00a      	beq.n	800a37c <pvPortMalloc+0x174>
	__asm volatile
 800a366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a36a:	f383 8811 	msr	BASEPRI, r3
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	60fb      	str	r3, [r7, #12]
}
 800a378:	bf00      	nop
 800a37a:	e7fe      	b.n	800a37a <pvPortMalloc+0x172>
	return pvReturn;
 800a37c:	69fb      	ldr	r3, [r7, #28]
}
 800a37e:	4618      	mov	r0, r3
 800a380:	3728      	adds	r7, #40	; 0x28
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}
 800a386:	bf00      	nop
 800a388:	200054ac 	.word	0x200054ac
 800a38c:	200054c0 	.word	0x200054c0
 800a390:	200054b0 	.word	0x200054b0
 800a394:	200054a4 	.word	0x200054a4
 800a398:	200054b4 	.word	0x200054b4
 800a39c:	200054b8 	.word	0x200054b8

0800a3a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b086      	sub	sp, #24
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d04d      	beq.n	800a44e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a3b2:	2308      	movs	r3, #8
 800a3b4:	425b      	negs	r3, r3
 800a3b6:	697a      	ldr	r2, [r7, #20]
 800a3b8:	4413      	add	r3, r2
 800a3ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	685a      	ldr	r2, [r3, #4]
 800a3c4:	4b24      	ldr	r3, [pc, #144]	; (800a458 <vPortFree+0xb8>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	4013      	ands	r3, r2
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d10a      	bne.n	800a3e4 <vPortFree+0x44>
	__asm volatile
 800a3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3d2:	f383 8811 	msr	BASEPRI, r3
 800a3d6:	f3bf 8f6f 	isb	sy
 800a3da:	f3bf 8f4f 	dsb	sy
 800a3de:	60fb      	str	r3, [r7, #12]
}
 800a3e0:	bf00      	nop
 800a3e2:	e7fe      	b.n	800a3e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d00a      	beq.n	800a402 <vPortFree+0x62>
	__asm volatile
 800a3ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3f0:	f383 8811 	msr	BASEPRI, r3
 800a3f4:	f3bf 8f6f 	isb	sy
 800a3f8:	f3bf 8f4f 	dsb	sy
 800a3fc:	60bb      	str	r3, [r7, #8]
}
 800a3fe:	bf00      	nop
 800a400:	e7fe      	b.n	800a400 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	685a      	ldr	r2, [r3, #4]
 800a406:	4b14      	ldr	r3, [pc, #80]	; (800a458 <vPortFree+0xb8>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4013      	ands	r3, r2
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d01e      	beq.n	800a44e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d11a      	bne.n	800a44e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	685a      	ldr	r2, [r3, #4]
 800a41c:	4b0e      	ldr	r3, [pc, #56]	; (800a458 <vPortFree+0xb8>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	43db      	mvns	r3, r3
 800a422:	401a      	ands	r2, r3
 800a424:	693b      	ldr	r3, [r7, #16]
 800a426:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a428:	f7fe fc86 	bl	8008d38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	685a      	ldr	r2, [r3, #4]
 800a430:	4b0a      	ldr	r3, [pc, #40]	; (800a45c <vPortFree+0xbc>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	4413      	add	r3, r2
 800a436:	4a09      	ldr	r2, [pc, #36]	; (800a45c <vPortFree+0xbc>)
 800a438:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a43a:	6938      	ldr	r0, [r7, #16]
 800a43c:	f000 f874 	bl	800a528 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a440:	4b07      	ldr	r3, [pc, #28]	; (800a460 <vPortFree+0xc0>)
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	3301      	adds	r3, #1
 800a446:	4a06      	ldr	r2, [pc, #24]	; (800a460 <vPortFree+0xc0>)
 800a448:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a44a:	f7fe fc83 	bl	8008d54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a44e:	bf00      	nop
 800a450:	3718      	adds	r7, #24
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}
 800a456:	bf00      	nop
 800a458:	200054c0 	.word	0x200054c0
 800a45c:	200054b0 	.word	0x200054b0
 800a460:	200054bc 	.word	0x200054bc

0800a464 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a464:	b480      	push	{r7}
 800a466:	b085      	sub	sp, #20
 800a468:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a46a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a46e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a470:	4b27      	ldr	r3, [pc, #156]	; (800a510 <prvHeapInit+0xac>)
 800a472:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f003 0307 	and.w	r3, r3, #7
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d00c      	beq.n	800a498 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	3307      	adds	r3, #7
 800a482:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	f023 0307 	bic.w	r3, r3, #7
 800a48a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a48c:	68ba      	ldr	r2, [r7, #8]
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	1ad3      	subs	r3, r2, r3
 800a492:	4a1f      	ldr	r2, [pc, #124]	; (800a510 <prvHeapInit+0xac>)
 800a494:	4413      	add	r3, r2
 800a496:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a49c:	4a1d      	ldr	r2, [pc, #116]	; (800a514 <prvHeapInit+0xb0>)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a4a2:	4b1c      	ldr	r3, [pc, #112]	; (800a514 <prvHeapInit+0xb0>)
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	68ba      	ldr	r2, [r7, #8]
 800a4ac:	4413      	add	r3, r2
 800a4ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a4b0:	2208      	movs	r2, #8
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	1a9b      	subs	r3, r3, r2
 800a4b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	f023 0307 	bic.w	r3, r3, #7
 800a4be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	4a15      	ldr	r2, [pc, #84]	; (800a518 <prvHeapInit+0xb4>)
 800a4c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a4c6:	4b14      	ldr	r3, [pc, #80]	; (800a518 <prvHeapInit+0xb4>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a4ce:	4b12      	ldr	r3, [pc, #72]	; (800a518 <prvHeapInit+0xb4>)
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	68fa      	ldr	r2, [r7, #12]
 800a4de:	1ad2      	subs	r2, r2, r3
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a4e4:	4b0c      	ldr	r3, [pc, #48]	; (800a518 <prvHeapInit+0xb4>)
 800a4e6:	681a      	ldr	r2, [r3, #0]
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	4a0a      	ldr	r2, [pc, #40]	; (800a51c <prvHeapInit+0xb8>)
 800a4f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	685b      	ldr	r3, [r3, #4]
 800a4f8:	4a09      	ldr	r2, [pc, #36]	; (800a520 <prvHeapInit+0xbc>)
 800a4fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a4fc:	4b09      	ldr	r3, [pc, #36]	; (800a524 <prvHeapInit+0xc0>)
 800a4fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a502:	601a      	str	r2, [r3, #0]
}
 800a504:	bf00      	nop
 800a506:	3714      	adds	r7, #20
 800a508:	46bd      	mov	sp, r7
 800a50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50e:	4770      	bx	lr
 800a510:	200018a4 	.word	0x200018a4
 800a514:	200054a4 	.word	0x200054a4
 800a518:	200054ac 	.word	0x200054ac
 800a51c:	200054b4 	.word	0x200054b4
 800a520:	200054b0 	.word	0x200054b0
 800a524:	200054c0 	.word	0x200054c0

0800a528 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a528:	b480      	push	{r7}
 800a52a:	b085      	sub	sp, #20
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a530:	4b28      	ldr	r3, [pc, #160]	; (800a5d4 <prvInsertBlockIntoFreeList+0xac>)
 800a532:	60fb      	str	r3, [r7, #12]
 800a534:	e002      	b.n	800a53c <prvInsertBlockIntoFreeList+0x14>
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	60fb      	str	r3, [r7, #12]
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	687a      	ldr	r2, [r7, #4]
 800a542:	429a      	cmp	r2, r3
 800a544:	d8f7      	bhi.n	800a536 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	68ba      	ldr	r2, [r7, #8]
 800a550:	4413      	add	r3, r2
 800a552:	687a      	ldr	r2, [r7, #4]
 800a554:	429a      	cmp	r2, r3
 800a556:	d108      	bne.n	800a56a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	685a      	ldr	r2, [r3, #4]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	685b      	ldr	r3, [r3, #4]
 800a560:	441a      	add	r2, r3
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	68ba      	ldr	r2, [r7, #8]
 800a574:	441a      	add	r2, r3
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d118      	bne.n	800a5b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	4b15      	ldr	r3, [pc, #84]	; (800a5d8 <prvInsertBlockIntoFreeList+0xb0>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	429a      	cmp	r2, r3
 800a588:	d00d      	beq.n	800a5a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	685a      	ldr	r2, [r3, #4]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	685b      	ldr	r3, [r3, #4]
 800a594:	441a      	add	r2, r3
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	681a      	ldr	r2, [r3, #0]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	601a      	str	r2, [r3, #0]
 800a5a4:	e008      	b.n	800a5b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a5a6:	4b0c      	ldr	r3, [pc, #48]	; (800a5d8 <prvInsertBlockIntoFreeList+0xb0>)
 800a5a8:	681a      	ldr	r2, [r3, #0]
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	601a      	str	r2, [r3, #0]
 800a5ae:	e003      	b.n	800a5b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681a      	ldr	r2, [r3, #0]
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a5b8:	68fa      	ldr	r2, [r7, #12]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	429a      	cmp	r2, r3
 800a5be:	d002      	beq.n	800a5c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a5c6:	bf00      	nop
 800a5c8:	3714      	adds	r7, #20
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr
 800a5d2:	bf00      	nop
 800a5d4:	200054a4 	.word	0x200054a4
 800a5d8:	200054ac 	.word	0x200054ac

0800a5dc <__libc_init_array>:
 800a5dc:	b570      	push	{r4, r5, r6, lr}
 800a5de:	4d0d      	ldr	r5, [pc, #52]	; (800a614 <__libc_init_array+0x38>)
 800a5e0:	4c0d      	ldr	r4, [pc, #52]	; (800a618 <__libc_init_array+0x3c>)
 800a5e2:	1b64      	subs	r4, r4, r5
 800a5e4:	10a4      	asrs	r4, r4, #2
 800a5e6:	2600      	movs	r6, #0
 800a5e8:	42a6      	cmp	r6, r4
 800a5ea:	d109      	bne.n	800a600 <__libc_init_array+0x24>
 800a5ec:	4d0b      	ldr	r5, [pc, #44]	; (800a61c <__libc_init_array+0x40>)
 800a5ee:	4c0c      	ldr	r4, [pc, #48]	; (800a620 <__libc_init_array+0x44>)
 800a5f0:	f000 f8f2 	bl	800a7d8 <_init>
 800a5f4:	1b64      	subs	r4, r4, r5
 800a5f6:	10a4      	asrs	r4, r4, #2
 800a5f8:	2600      	movs	r6, #0
 800a5fa:	42a6      	cmp	r6, r4
 800a5fc:	d105      	bne.n	800a60a <__libc_init_array+0x2e>
 800a5fe:	bd70      	pop	{r4, r5, r6, pc}
 800a600:	f855 3b04 	ldr.w	r3, [r5], #4
 800a604:	4798      	blx	r3
 800a606:	3601      	adds	r6, #1
 800a608:	e7ee      	b.n	800a5e8 <__libc_init_array+0xc>
 800a60a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a60e:	4798      	blx	r3
 800a610:	3601      	adds	r6, #1
 800a612:	e7f2      	b.n	800a5fa <__libc_init_array+0x1e>
 800a614:	0800a9ec 	.word	0x0800a9ec
 800a618:	0800a9ec 	.word	0x0800a9ec
 800a61c:	0800a9ec 	.word	0x0800a9ec
 800a620:	0800a9f0 	.word	0x0800a9f0

0800a624 <__retarget_lock_acquire_recursive>:
 800a624:	4770      	bx	lr

0800a626 <__retarget_lock_release_recursive>:
 800a626:	4770      	bx	lr

0800a628 <memcpy>:
 800a628:	440a      	add	r2, r1
 800a62a:	4291      	cmp	r1, r2
 800a62c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a630:	d100      	bne.n	800a634 <memcpy+0xc>
 800a632:	4770      	bx	lr
 800a634:	b510      	push	{r4, lr}
 800a636:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a63a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a63e:	4291      	cmp	r1, r2
 800a640:	d1f9      	bne.n	800a636 <memcpy+0xe>
 800a642:	bd10      	pop	{r4, pc}

0800a644 <memset>:
 800a644:	4402      	add	r2, r0
 800a646:	4603      	mov	r3, r0
 800a648:	4293      	cmp	r3, r2
 800a64a:	d100      	bne.n	800a64e <memset+0xa>
 800a64c:	4770      	bx	lr
 800a64e:	f803 1b01 	strb.w	r1, [r3], #1
 800a652:	e7f9      	b.n	800a648 <memset+0x4>

0800a654 <cleanup_glue>:
 800a654:	b538      	push	{r3, r4, r5, lr}
 800a656:	460c      	mov	r4, r1
 800a658:	6809      	ldr	r1, [r1, #0]
 800a65a:	4605      	mov	r5, r0
 800a65c:	b109      	cbz	r1, 800a662 <cleanup_glue+0xe>
 800a65e:	f7ff fff9 	bl	800a654 <cleanup_glue>
 800a662:	4621      	mov	r1, r4
 800a664:	4628      	mov	r0, r5
 800a666:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a66a:	f000 b869 	b.w	800a740 <_free_r>
	...

0800a670 <_reclaim_reent>:
 800a670:	4b2c      	ldr	r3, [pc, #176]	; (800a724 <_reclaim_reent+0xb4>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4283      	cmp	r3, r0
 800a676:	b570      	push	{r4, r5, r6, lr}
 800a678:	4604      	mov	r4, r0
 800a67a:	d051      	beq.n	800a720 <_reclaim_reent+0xb0>
 800a67c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a67e:	b143      	cbz	r3, 800a692 <_reclaim_reent+0x22>
 800a680:	68db      	ldr	r3, [r3, #12]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d14a      	bne.n	800a71c <_reclaim_reent+0xac>
 800a686:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a688:	6819      	ldr	r1, [r3, #0]
 800a68a:	b111      	cbz	r1, 800a692 <_reclaim_reent+0x22>
 800a68c:	4620      	mov	r0, r4
 800a68e:	f000 f857 	bl	800a740 <_free_r>
 800a692:	6961      	ldr	r1, [r4, #20]
 800a694:	b111      	cbz	r1, 800a69c <_reclaim_reent+0x2c>
 800a696:	4620      	mov	r0, r4
 800a698:	f000 f852 	bl	800a740 <_free_r>
 800a69c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a69e:	b111      	cbz	r1, 800a6a6 <_reclaim_reent+0x36>
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	f000 f84d 	bl	800a740 <_free_r>
 800a6a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a6a8:	b111      	cbz	r1, 800a6b0 <_reclaim_reent+0x40>
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	f000 f848 	bl	800a740 <_free_r>
 800a6b0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a6b2:	b111      	cbz	r1, 800a6ba <_reclaim_reent+0x4a>
 800a6b4:	4620      	mov	r0, r4
 800a6b6:	f000 f843 	bl	800a740 <_free_r>
 800a6ba:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a6bc:	b111      	cbz	r1, 800a6c4 <_reclaim_reent+0x54>
 800a6be:	4620      	mov	r0, r4
 800a6c0:	f000 f83e 	bl	800a740 <_free_r>
 800a6c4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a6c6:	b111      	cbz	r1, 800a6ce <_reclaim_reent+0x5e>
 800a6c8:	4620      	mov	r0, r4
 800a6ca:	f000 f839 	bl	800a740 <_free_r>
 800a6ce:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a6d0:	b111      	cbz	r1, 800a6d8 <_reclaim_reent+0x68>
 800a6d2:	4620      	mov	r0, r4
 800a6d4:	f000 f834 	bl	800a740 <_free_r>
 800a6d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6da:	b111      	cbz	r1, 800a6e2 <_reclaim_reent+0x72>
 800a6dc:	4620      	mov	r0, r4
 800a6de:	f000 f82f 	bl	800a740 <_free_r>
 800a6e2:	69a3      	ldr	r3, [r4, #24]
 800a6e4:	b1e3      	cbz	r3, 800a720 <_reclaim_reent+0xb0>
 800a6e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a6e8:	4620      	mov	r0, r4
 800a6ea:	4798      	blx	r3
 800a6ec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a6ee:	b1b9      	cbz	r1, 800a720 <_reclaim_reent+0xb0>
 800a6f0:	4620      	mov	r0, r4
 800a6f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a6f6:	f7ff bfad 	b.w	800a654 <cleanup_glue>
 800a6fa:	5949      	ldr	r1, [r1, r5]
 800a6fc:	b941      	cbnz	r1, 800a710 <_reclaim_reent+0xa0>
 800a6fe:	3504      	adds	r5, #4
 800a700:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a702:	2d80      	cmp	r5, #128	; 0x80
 800a704:	68d9      	ldr	r1, [r3, #12]
 800a706:	d1f8      	bne.n	800a6fa <_reclaim_reent+0x8a>
 800a708:	4620      	mov	r0, r4
 800a70a:	f000 f819 	bl	800a740 <_free_r>
 800a70e:	e7ba      	b.n	800a686 <_reclaim_reent+0x16>
 800a710:	680e      	ldr	r6, [r1, #0]
 800a712:	4620      	mov	r0, r4
 800a714:	f000 f814 	bl	800a740 <_free_r>
 800a718:	4631      	mov	r1, r6
 800a71a:	e7ef      	b.n	800a6fc <_reclaim_reent+0x8c>
 800a71c:	2500      	movs	r5, #0
 800a71e:	e7ef      	b.n	800a700 <_reclaim_reent+0x90>
 800a720:	bd70      	pop	{r4, r5, r6, pc}
 800a722:	bf00      	nop
 800a724:	20000150 	.word	0x20000150

0800a728 <__malloc_lock>:
 800a728:	4801      	ldr	r0, [pc, #4]	; (800a730 <__malloc_lock+0x8>)
 800a72a:	f7ff bf7b 	b.w	800a624 <__retarget_lock_acquire_recursive>
 800a72e:	bf00      	nop
 800a730:	200054c4 	.word	0x200054c4

0800a734 <__malloc_unlock>:
 800a734:	4801      	ldr	r0, [pc, #4]	; (800a73c <__malloc_unlock+0x8>)
 800a736:	f7ff bf76 	b.w	800a626 <__retarget_lock_release_recursive>
 800a73a:	bf00      	nop
 800a73c:	200054c4 	.word	0x200054c4

0800a740 <_free_r>:
 800a740:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a742:	2900      	cmp	r1, #0
 800a744:	d044      	beq.n	800a7d0 <_free_r+0x90>
 800a746:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a74a:	9001      	str	r0, [sp, #4]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	f1a1 0404 	sub.w	r4, r1, #4
 800a752:	bfb8      	it	lt
 800a754:	18e4      	addlt	r4, r4, r3
 800a756:	f7ff ffe7 	bl	800a728 <__malloc_lock>
 800a75a:	4a1e      	ldr	r2, [pc, #120]	; (800a7d4 <_free_r+0x94>)
 800a75c:	9801      	ldr	r0, [sp, #4]
 800a75e:	6813      	ldr	r3, [r2, #0]
 800a760:	b933      	cbnz	r3, 800a770 <_free_r+0x30>
 800a762:	6063      	str	r3, [r4, #4]
 800a764:	6014      	str	r4, [r2, #0]
 800a766:	b003      	add	sp, #12
 800a768:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a76c:	f7ff bfe2 	b.w	800a734 <__malloc_unlock>
 800a770:	42a3      	cmp	r3, r4
 800a772:	d908      	bls.n	800a786 <_free_r+0x46>
 800a774:	6825      	ldr	r5, [r4, #0]
 800a776:	1961      	adds	r1, r4, r5
 800a778:	428b      	cmp	r3, r1
 800a77a:	bf01      	itttt	eq
 800a77c:	6819      	ldreq	r1, [r3, #0]
 800a77e:	685b      	ldreq	r3, [r3, #4]
 800a780:	1949      	addeq	r1, r1, r5
 800a782:	6021      	streq	r1, [r4, #0]
 800a784:	e7ed      	b.n	800a762 <_free_r+0x22>
 800a786:	461a      	mov	r2, r3
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	b10b      	cbz	r3, 800a790 <_free_r+0x50>
 800a78c:	42a3      	cmp	r3, r4
 800a78e:	d9fa      	bls.n	800a786 <_free_r+0x46>
 800a790:	6811      	ldr	r1, [r2, #0]
 800a792:	1855      	adds	r5, r2, r1
 800a794:	42a5      	cmp	r5, r4
 800a796:	d10b      	bne.n	800a7b0 <_free_r+0x70>
 800a798:	6824      	ldr	r4, [r4, #0]
 800a79a:	4421      	add	r1, r4
 800a79c:	1854      	adds	r4, r2, r1
 800a79e:	42a3      	cmp	r3, r4
 800a7a0:	6011      	str	r1, [r2, #0]
 800a7a2:	d1e0      	bne.n	800a766 <_free_r+0x26>
 800a7a4:	681c      	ldr	r4, [r3, #0]
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	6053      	str	r3, [r2, #4]
 800a7aa:	4421      	add	r1, r4
 800a7ac:	6011      	str	r1, [r2, #0]
 800a7ae:	e7da      	b.n	800a766 <_free_r+0x26>
 800a7b0:	d902      	bls.n	800a7b8 <_free_r+0x78>
 800a7b2:	230c      	movs	r3, #12
 800a7b4:	6003      	str	r3, [r0, #0]
 800a7b6:	e7d6      	b.n	800a766 <_free_r+0x26>
 800a7b8:	6825      	ldr	r5, [r4, #0]
 800a7ba:	1961      	adds	r1, r4, r5
 800a7bc:	428b      	cmp	r3, r1
 800a7be:	bf04      	itt	eq
 800a7c0:	6819      	ldreq	r1, [r3, #0]
 800a7c2:	685b      	ldreq	r3, [r3, #4]
 800a7c4:	6063      	str	r3, [r4, #4]
 800a7c6:	bf04      	itt	eq
 800a7c8:	1949      	addeq	r1, r1, r5
 800a7ca:	6021      	streq	r1, [r4, #0]
 800a7cc:	6054      	str	r4, [r2, #4]
 800a7ce:	e7ca      	b.n	800a766 <_free_r+0x26>
 800a7d0:	b003      	add	sp, #12
 800a7d2:	bd30      	pop	{r4, r5, pc}
 800a7d4:	200054c8 	.word	0x200054c8

0800a7d8 <_init>:
 800a7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7da:	bf00      	nop
 800a7dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7de:	bc08      	pop	{r3}
 800a7e0:	469e      	mov	lr, r3
 800a7e2:	4770      	bx	lr

0800a7e4 <_fini>:
 800a7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7e6:	bf00      	nop
 800a7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ea:	bc08      	pop	{r3}
 800a7ec:	469e      	mov	lr, r3
 800a7ee:	4770      	bx	lr
