# 112-æœŸæœ«åœ¨çº¿ä½œä¸š-6 (Final Online Assignment Set 6)

> **è¯´æ˜**ï¼šæœ¬æ–‡ä»¶æ”¶å½•äº†ç”¨æˆ·æä¾›çš„ç¬¬ 6 å¥—æœŸæœ«åœ¨çº¿ä½œä¸šé¢˜ï¼ˆ25é“å•é€‰é¢˜ + 1é“ç®€ç­”é¢˜ï¼‰ï¼Œå¹¶æ•´ç†äº†ä¸­è‹±æ–‡å¯¹ç…§ã€è¯¦ç»†è§£æåŠçŸ¥è¯†ç‚¹é“¾æ¥ã€‚
> **æ¥æº**ï¼šç”¨æˆ·è¾“å…¥ "ä»¥ä¸‹æ˜¯è¯•å·çš„æ–‡æœ¬å†…å®¹..."
> **é¢˜é‡**: 25 (é€‰æ‹©) + 1 (ç®€ç­”)
> **æ—¶é—´**ï¼š2025-11-30

## ä¸€ã€å•é€‰é¢˜ (Multiple Choice Questions)

1. **The protocol "MESI" is called ______.**
   **åè®® "MESI" è¢«ç§°ä¸º ______ã€‚**
    A. write back policy (å†™å›ç­–ç•¥)
    B. write-update protocol (å†™æ›´æ–°åè®®)
    C. write-invalidate protocol (å†™å¤±æ•ˆåè®®)
    D. write through policy (å†™é€šç­–ç•¥)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: MESI åè®®æ˜¯ä¸€ç§åŸºäº**å†™å¤±æ•ˆ (Write-Invalidate)** çš„ç¼“å­˜ä¸€è‡´æ€§åè®®ã€‚å½“ä¸€ä¸ªæ ¸å¿ƒä¿®æ”¹æ•°æ®æ—¶ï¼Œå®ƒä¼šé€šçŸ¥å…¶ä»–æ ¸å¿ƒå°†å…¶å‰¯æœ¬æ ‡è®°ä¸ºâ€œæ— æ•ˆ (Invalid)â€ï¼Œè€Œä¸æ˜¯æ›´æ–°å®ƒä»¬ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>

2. **The more complicated instruction execution includes ______ cycle(s).**
   **è¾ƒå¤æ‚çš„æŒ‡ä»¤æ‰§è¡Œè¿‡ç¨‹åŒ…å« ______ ä¸ªå‘¨æœŸã€‚**
    A. 4
    B. 3
    C. 2
    D. 1

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: å…¸å‹çš„å¤æ‚æŒ‡ä»¤å‘¨æœŸåŒ…æ‹¬ï¼š**å–æŒ‡ (Fetch)** -> **é—´å€ (Indirect)** -> **æ‰§è¡Œ (Execute)**ã€‚è¿™æ„æˆäº† 3 ä¸ªä¸»è¦å‘¨æœŸã€‚ï¼ˆæ³¨ï¼šæœ‰äº›æ•™æå¯èƒ½åŠ ä¸Šä¸­æ–­å‘¨æœŸç®—4ä¸ªï¼Œä½†é’ˆå¯¹â€œæ‰§è¡Œè¿‡ç¨‹â€é€šå¸¸æŒ‡å‰ä¸‰ä¸ªï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md)
</details>

3. **The essence of superscalar approach is ______.**
   **è¶…æ ‡é‡ï¼ˆSuperscalarï¼‰æ–¹æ³•çš„æœ¬è´¨æ˜¯ ______ã€‚**
    A. overlapped register windows (é‡å å¯„å­˜å™¨çª—å£)
    B. many pipeline stages need less than half a clock cycle to perform tasks (è®¸å¤šæµæ°´çº¿é˜¶æ®µéœ€è¦å°‘äºåŠä¸ªæ—¶é’Ÿå‘¨æœŸæ¥æ‰§è¡Œä»»åŠ¡)
    C. parallel operations of multi-processors (å¤šå¤„ç†å™¨çš„å¹¶è¡Œæ“ä½œ)
    D. the ability to execute instructions independently in different pipelines (åœ¨ä¸åŒæµæ°´çº¿ä¸­ç‹¬ç«‹æ‰§è¡ŒæŒ‡ä»¤çš„èƒ½åŠ›)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: è¶…æ ‡é‡æ¶æ„çš„æ ¸å¿ƒåœ¨äºæ‹¥æœ‰å¤šæ¡å¹¶è¡Œçš„æŒ‡ä»¤æµæ°´çº¿ï¼Œèƒ½å¤Ÿåœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå†…å‘å°„å¹¶æ‰§è¡Œå¤šæ¡æŒ‡ä»¤ï¼ˆInstruction Level Parallelismï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [16-æµæ°´çº¿æŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/16-æµæ°´çº¿æŠ€æœ¯.md)
</details>

4. **RISC rejects ______.**
   **RISC æ‹’ç» ______ã€‚**
    A. few, simple addressing modes (å°‘é‡ã€ç®€å•çš„å¯»å€æ–¹å¼)
    B. a limited and simple instruction set (æœ‰é™ä¸”ç®€å•çš„æŒ‡ä»¤é›†)
    C. few, simple instruction formats (å°‘é‡ã€ç®€å•çš„æŒ‡ä»¤æ ¼å¼)
    D. a few number of general purpose registers (å°‘é‡çš„é€šç”¨å¯„å­˜å™¨)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: RISC (ç²¾ç®€æŒ‡ä»¤é›†) çš„ç‰¹å¾æ˜¯ï¼šæŒ‡ä»¤ç®€å•ã€å¯»å€æ–¹å¼å°‘ã€æ ¼å¼ç»Ÿä¸€ï¼Œä½†å®ƒé€šå¸¸æ‹¥æœ‰**å¤§é‡ (Large number)** çš„é€šç”¨å¯„å­˜å™¨ï¼Œä»¥å‡å°‘å¯¹å†…å­˜çš„è®¿é—®ã€‚å› æ­¤å®ƒâ€œæ‹’ç»â€å°‘é‡å¯„å­˜å™¨çš„è®¾è®¡ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [12-RISCä¸CISC.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/12-RISCä¸CISC.md)
</details>

5. **The main functions of ALU are ______.**
   **ALU çš„ä¸»è¦åŠŸèƒ½æ˜¯ ______ã€‚**
    A. logic (é€»è¾‘)
    B. logic and arithmetic (é€»è¾‘å’Œç®—æœ¯)
    C. arithmetic (ç®—æœ¯)
    D. only addition (ä»…åŠ æ³•)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: Arithmetic Logic Unitï¼Œé¡¾åæ€ä¹‰ï¼Œè´Ÿè´£ç®—æœ¯è¿ç®—å’Œé€»è¾‘è¿ç®—ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [06-äºŒè¿›åˆ¶è¿ç®—.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/06-äºŒè¿›åˆ¶è¿ç®—.md)
</details>

6. **In an instruction, source and result operands can not in ______.**
   **åœ¨æŒ‡ä»¤ä¸­ï¼Œæºæ“ä½œæ•°å’Œç»“æœæ“ä½œæ•°ä¸èƒ½ä½äº ______ã€‚**
    A. shifter (ç§»ä½å™¨)
    B. CPU register (CPU å¯„å­˜å™¨)
    C. virtual memory (è™šæ‹Ÿå†…å­˜)
    D. main or cache (ä¸»å­˜æˆ–ç¼“å­˜)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: æ“ä½œæ•°å¯ä»¥å­˜å‚¨åœ¨å¯„å­˜å™¨ã€å†…å­˜ï¼ˆåŒ…æ‹¬ Cache å’Œè™šæ‹Ÿå†…å­˜ï¼‰ä¸­ã€‚**ç§»ä½å™¨ (Shifter)** æ˜¯ ALU çš„ä¸€éƒ¨åˆ†ï¼Œç”¨äºæ‰§è¡Œæ“ä½œï¼Œè€Œä¸æ˜¯å­˜å‚¨æ“ä½œæ•°çš„åœ°æ–¹ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [09-æŒ‡ä»¤ç³»ç»ŸåŸºç¡€.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/09-æŒ‡ä»¤ç³»ç»ŸåŸºç¡€.md)
</details>

7. **Several factors limit the pipeline's performance enhancement, the worse factor is ______.**
   **æœ‰å‡ ä¸ªå› ç´ é™åˆ¶äº†æµæ°´çº¿çš„æ€§èƒ½æå‡ï¼Œæœ€ç³Ÿç³•çš„å› ç´ æ˜¯ ______ã€‚**
    A. Shift instructions (ç§»ä½æŒ‡ä»¤)
    B. conditional branch instruction (æ¡ä»¶åˆ†æ”¯æŒ‡ä»¤)
    C. Arithmetic instruction (ç®—æœ¯æŒ‡ä»¤)
    D. data transfer instructions (æ•°æ®ä¼ è¾“æŒ‡ä»¤)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: **æ¡ä»¶åˆ†æ”¯ (Conditional Branch)** ä¼šå¯¼è‡´æ§åˆ¶å†’é™© (Control Hazard)ã€‚å¦‚æœé¢„æµ‹å¤±è´¥ï¼Œæµæ°´çº¿éœ€è¦è¢«æ¸…ç©ºï¼ˆFlushï¼‰ï¼Œé€ æˆä¸¥é‡çš„æ€§èƒ½æŸå¤±ï¼ˆPipeline Stallï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [16-æµæ°´çº¿æŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/16-æµæ°´çº¿æŠ€æœ¯.md)
</details>

8. **The DIRECT ADDRESSING means ______.**
   **ç›´æ¥å¯»å€æ„å‘³ç€ ______ã€‚**
    A. operand includes in instruction (æ“ä½œæ•°åŒ…å«åœ¨æŒ‡ä»¤ä¸­)
    B. address of operand's address included in instruction (æ“ä½œæ•°åœ°å€çš„åœ°å€åŒ…å«åœ¨æŒ‡ä»¤ä¸­)
    C. operand been unnecessary (ä¸éœ€è¦æ“ä½œæ•°)
    D. operand's address included in instruction (æ“ä½œæ•°çš„åœ°å€åŒ…å«åœ¨æŒ‡ä»¤ä¸­)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: ç›´æ¥å¯»å€ï¼šæŒ‡ä»¤ä¸­çš„åœ°å€å­—æ®µç›´æ¥ç»™å‡ºæ“ä½œæ•°çš„æœ‰æ•ˆåœ°å€ (EA = A)ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [10-å¯»å€æ–¹å¼.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/10-å¯»å€æ–¹å¼.md)
</details>

9. **The address is known as a type of data, because it is represented by ______.**
   **åœ°å€è¢«è®¤ä¸ºæ˜¯ä¸€ç§æ•°æ®ç±»å‹ï¼Œå› ä¸ºå®ƒæ˜¯ç”¨ ______ è¡¨ç¤ºçš„ã€‚**
    A. a number of floating point (æµ®ç‚¹æ•°)
    B. a signed integer (æœ‰ç¬¦å·æ•´æ•°)
    C. an unsigned integer (æ— ç¬¦å·æ•´æ•°)
    D. a number of hexadecimal (åå…­è¿›åˆ¶æ•°)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: å†…å­˜åœ°å€é€šå¸¸è¢«è§†ä¸º**æ— ç¬¦å·æ•´æ•° (Unsigned Integer)**ï¼Œä» 0 å¼€å§‹é€’å¢ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [02-æ•°æ®ç»„ç»‡ä¸è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/02-æ•°æ®ç»„ç»‡ä¸è¡¨ç¤º.md)
</details>

10. **If two numbers are add, and they are both positive or both negative, then overflow occurs if and only if the result has ______.**
    **å¦‚æœä¸¤ä¸ªæ•°ç›¸åŠ ï¼Œä¸”å®ƒä»¬åŒä¸ºæ­£æˆ–åŒä¸ºè´Ÿï¼Œé‚£ä¹ˆå½“ä¸”ä»…å½“ç»“æœå…·æœ‰ ______ æ—¶å‘ç”Ÿæº¢å‡ºã€‚**
    A. the opposite sign (ç›¸åçš„ç¬¦å·)
    B. a carry (è¿›ä½)
    C. the same sign (ç›¸åŒçš„ç¬¦å·)
    D. not a carry (æ— è¿›ä½)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: æº¢å‡ºæ£€æµ‹è§„åˆ™ï¼šæ­£+æ­£=è´Ÿï¼Œæˆ– è´Ÿ+è´Ÿ=æ­£ï¼Œå³ç»“æœç¬¦å·ä¸æ“ä½œæ•°ç¬¦å·ç›¸åã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [04-å®šç‚¹æ•°è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/04-å®šç‚¹æ•°è¡¨ç¤º.md)
</details>

11. **The aim of the indirect cycle is to get ______.**
    **é—´æ¥å‘¨æœŸçš„ç›®çš„æ˜¯è·å– ______ã€‚**
    A. an operand (æ“ä½œæ•°)
    B. an address of an operand (æ“ä½œæ•°çš„åœ°å€)
    C. an address of an instruction (æŒ‡ä»¤çš„åœ°å€)
    D. an instruction (æŒ‡ä»¤)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: é—´æ¥å‘¨æœŸç”¨äºè¯»å–å†…å­˜ä¸­å­˜æ”¾çš„**æœ‰æ•ˆåœ°å€ (Effective Address)**ï¼Œå³æ“ä½œæ•°çš„çœŸå®åœ°å€ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/14-æŒ‡ä»¤æ‰§è¡Œå‘¨æœŸ.md)
</details>

12. **In RAID, parity means that more disks is used ______.**
    **åœ¨ RAID ä¸­ï¼Œæ ¡éªŒæ„å‘³ç€ä½¿ç”¨æ›´å¤šçš„ç£ç›˜æ¥ ______ã€‚**
    A. to enlarge capacity of available data in disk system (æ‰©å¤§å¯ç”¨æ•°æ®å®¹é‡)
    B. to enable the recovery of data lost due to a disk failure (ä½¿å› ç£ç›˜æ•…éšœä¸¢å¤±çš„æ•°æ®å¾—ä»¥æ¢å¤)
    C. to find and correct the read/write errors (å‘ç°å¹¶çº æ­£è¯»å†™é”™è¯¯)
    D. to improve I/O request rate of system (æé«˜ç³»ç»Ÿçš„ I/O è¯·æ±‚ç‡)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: RAID çš„æ ¡éªŒä½ï¼ˆParityï¼‰ä¸»è¦ç”¨äº**å®¹é”™ (Fault Tolerance)**ï¼Œå½“ä¸€å—ç›˜åæ‰æ—¶ï¼Œåˆ©ç”¨æ ¡éªŒä¿¡æ¯é‡å»ºæ•°æ®ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [21-è¾…åŠ©å­˜å‚¨.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/21-è¾…åŠ©å­˜å‚¨.md)
</details>

13. **The negation of an 8-bit twos complement ______ is changed to a 16-bit that equal to 1111 1111 1101 0011.**
    **ä¸€ä¸ª 8 ä½è¡¥ç  ______ çš„è´Ÿå€¼è½¬æ¢ä¸º 16 ä½åç­‰äº 1111 1111 1101 0011ã€‚**
    A. 0101 0011
    B. 1101 0011
    C. 0010 1101
    D. 1010 1101

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**:
> 1.  ç›®æ ‡ 16 ä½æ•°ï¼š`1111 1111 1101 0011`ã€‚è¿™æ˜¯ä¸€ä¸ªè´Ÿæ•°ï¼ˆç¬¦å·ä½æ‰©å±•äº† 1ï¼‰ã€‚
> 2.  æˆªå–ä½ 8 ä½ï¼š`1101 0011`ã€‚è¿™æ˜¯æŸä¸ªæ•° $X$ çš„è´Ÿå€¼ï¼ˆå³ $-X$ï¼‰ã€‚
> 3.  é¢˜ç›®é—®çš„æ˜¯åŸå§‹çš„ 8 ä½è¡¥ç  $X$ æ˜¯å¤šå°‘ã€‚
> 4.  å·²çŸ¥ $-X = 1101 0011$ã€‚
> 5.  æ±‚ $X$ï¼ˆå³æ±‚ $-(-X)$ï¼‰ï¼šå¯¹ `1101 0011` å–ååŠ  1ã€‚
> *   å–åï¼š`0010 1100`
> *   åŠ  1ï¼š`0010 1101`
> 6.  æ‰€ä»¥åŸå§‹æ•°æ˜¯ `0010 1101`ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [04-å®šç‚¹æ•°è¡¨ç¤º.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/04-å®šç‚¹æ•°è¡¨ç¤º.md)
</details>

14. **RAID level(s) ______ make use of a parallel access technique.**
    **RAID çº§åˆ« ______ ä½¿ç”¨äº†å¹¶è¡Œè®¿é—®æŠ€æœ¯ã€‚**
    A. 3
    B. 4
    C. 5
    D. all

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: RAID 2 å’Œ RAID 3 ä½¿ç”¨åŒæ­¥æ—‹è½¬å’Œæ¡å¸¦åŒ–ï¼Œå±äºå¹¶è¡Œè®¿é—®ã€‚RAID 4, 5, 6 ä¾§é‡äºç‹¬ç«‹è®¿é—®ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [21-è¾…åŠ©å­˜å‚¨.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/21-è¾…åŠ©å­˜å‚¨.md)
</details>

15. **The disadvantage of IMMEDIATE ADDRESSING is ______.**
    **ç«‹å³å¯»å€çš„ç¼ºç‚¹æ˜¯ ______ã€‚**
    A. more memory reference (æ›´å¤šå†…å­˜å¼•ç”¨)
    B. large value range (å¤§æ•°å€¼èŒƒå›´)
    C. less memory reference (æ›´å°‘å†…å­˜å¼•ç”¨)
    D. limit value range (é™åˆ¶æ•°å€¼èŒƒå›´)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: ç«‹å³æ•°ç›´æ¥ç¼–ç åœ¨æŒ‡ä»¤ä¸­ï¼Œå—é™äºæŒ‡ä»¤å­—é•¿ï¼Œæ— æ³•è¡¨ç¤ºå¾ˆå¤§çš„æ•°ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [10-å¯»å€æ–¹å¼.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/10-å¯»å€æ–¹å¼.md)
</details>

16. **After an instruction is processed, the address of the next instruction is in ______ register.**
    **ä¸€æ¡æŒ‡ä»¤å¤„ç†å®Œåï¼Œä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€åœ¨ ______ å¯„å­˜å™¨ä¸­ã€‚**
    A. MAR
    B. SP
    C. IR
    D. PC

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: **PC (Program Counter)** å§‹ç»ˆæŒ‡å‘ä¸‹ä¸€æ¡è¦å–å‡ºçš„æŒ‡ä»¤ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

17. **DMA means ______.**
    **DMA æ„å‘³ç€ ______ã€‚**
    A. CPU Directly Manages Address bus (CPU ç›´æ¥ç®¡ç†åœ°å€æ€»çº¿)
    B. "Direct Memory Addressing" mode ("ç›´æ¥å†…å­˜å¯»å€"æ¨¡å¼)
    C. Auxiliary Magnetic Disk (è¾…åŠ©ç£ç›˜)
    D. I/O Directly Accesses Memory data (I/O ç›´æ¥è®¿é—®å†…å­˜æ•°æ®)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: Direct Memory Accessï¼ŒI/O è®¾å¤‡ç›´æ¥ä¸å†…å­˜äº¤æ¢æ•°æ®ï¼Œä¸ç»è¿‡ CPUã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [24-DMAæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/24-DMAæŠ€æœ¯.md)
</details>

18. **Booth's algorithm is used for Twos complement ______.**
    **Booth ç®—æ³•ç”¨äºè¡¥ç çš„ ______ã€‚**
    A. addition (åŠ æ³•)
    B. subtraction (å‡æ³•)
    C. multiplication (ä¹˜æ³•)
    D. division (é™¤æ³•)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: Booth ç®—æ³•æ˜¯å¸¦ç¬¦å·ä¹˜æ³•ç®—æ³•ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [06-äºŒè¿›åˆ¶è¿ç®—.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/06-äºŒè¿›åˆ¶è¿ç®—.md)
</details>

19. **We can classify the registers in CPU into two types. They are: ______.**
    **æˆ‘ä»¬å¯ä»¥å°† CPU ä¸­çš„å¯„å­˜å™¨åˆ†ä¸ºä¸¤ç±»ã€‚å®ƒä»¬æ˜¯ï¼š______ã€‚**
    A. data registers hold DATA only and address registers use for ADDRESS calculation
    B. general-purpose registers and special purpose registers
    C. arithmetic calculation and Boolean (logic) calculation
    D. user-visible registers and control/status registers

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: ä»ä½“ç³»ç»“æ„è§’åº¦ï¼Œå¯„å­˜å™¨é€šå¸¸åˆ†ä¸ºï¼š**ç”¨æˆ·å¯è§å¯„å­˜å™¨ (User-visible)**ï¼ˆå¦‚é€šç”¨å¯„å­˜å™¨ã€æ•°æ®/åœ°å€å¯„å­˜å™¨ï¼Œç¨‹åºå‘˜å¯ç”¨ï¼‰å’Œ **æ§åˆ¶/çŠ¶æ€å¯„å­˜å™¨ (Control/Status)**ï¼ˆå¦‚ PC, IR, MAR, MBR, PSWï¼Œç”± CPU å†…éƒ¨æ§åˆ¶ä½¿ç”¨ï¼‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

20. **The key concept of Von Neumann machine is ______.**
    **å†¯Â·è¯ºä¼Šæ›¼æœºå™¨çš„æ ¸å¿ƒæ¦‚å¿µæ˜¯ ______ã€‚**
    A. Combination of Arithmetic-logic unit and control unit
    B. binary instructions and data
    C. structure and function
    D. instructions stored in memory as data doing

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): D**
>
> *   **è§£æ (Explanation)**: **å­˜å‚¨ç¨‹åº (Stored Program)** æ¦‚å¿µï¼šæŒ‡ä»¤å’Œæ•°æ®ä¸€æ ·å­˜å‚¨åœ¨å†…å­˜ä¸­ï¼Œå¹¶ä¸”å¯ä»¥è¢«è¯»å†™å’Œå¤„ç†ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [01-è®¡ç®—æœºä½“ç³»ç»“æ„æ¦‚è¿°.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/01-è®¡ç®—æœºä½“ç³»ç»“æ„æ¦‚è¿°.md)
</details>

21. **The bit long of Program Counter (PC) depends on ______.**
    **ç¨‹åºè®¡æ•°å™¨ (PC) çš„ä½é•¿å–å†³äº ______ã€‚**
    A. capacity of memory (å†…å­˜å®¹é‡)
    B. length of instruction (æŒ‡ä»¤é•¿åº¦)
    C. number of I/O devices (I/O è®¾å¤‡æ•°é‡)
    D. width of data bus (æ•°æ®æ€»çº¿å®½åº¦)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): A**
>
> *   **è§£æ (Explanation)**: PC å­˜æ”¾çš„æ˜¯å†…å­˜åœ°å€ã€‚å› æ­¤ PC çš„ä½æ•°å†³å®šäº† CPU èƒ½å¯»å€çš„æœ€å¤§å†…å­˜ç©ºé—´ï¼ˆAddress Spaceï¼‰ã€‚ä¾‹å¦‚ 32 ä½ PC å¯ä»¥å¯»å€ 4GB å†…å­˜ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [13-CPUç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/13-CPUç»“æ„.md)
</details>

22. **The capacity of a memory chip is 256Kbit, it has 8 DATA lines, and so it has ______ ADDRESS lines.**
    **ä¸€ä¸ªå†…å­˜èŠ¯ç‰‡å®¹é‡ä¸º 256Kbitï¼Œæœ‰ 8 æ¡æ•°æ®çº¿ï¼Œå› æ­¤å®ƒæœ‰ ______ æ¡åœ°å€çº¿ã€‚**
    A. 10
    B. 15
    C. 18
    D. 20

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**:
> *   æ€»å®¹é‡ = 256 Kbitã€‚
> *   æ•°æ®çº¿ = 8 ä½ (1 Byte)ã€‚
> *   åœ°å€å•å…ƒæ•° = æ€»å®¹é‡ / å­—é•¿ = 256 Kbit / 8 bit = 32 Kã€‚
> *   $32 K = 2^5 \times 2^{10} = 2^{15}$ã€‚
> *   æ‰€ä»¥éœ€è¦ 15 æ¡åœ°å€çº¿ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

23. **Using virtual memory is for ______.**
    **ä½¿ç”¨è™šæ‹Ÿå†…å­˜æ˜¯ä¸ºäº† ______ã€‚**
    A. improving the access speed of main memory (æé«˜ä¸»å­˜è®¿é—®é€Ÿåº¦)
    B. enlarge the capacity of main memory (æ‰©å¤§ä¸»å­˜å®¹é‡)
    C. replacing the cache (æ›¿ä»£ Cache)
    D. improving the access speed of disk (æé«˜ç£ç›˜è®¿é—®é€Ÿåº¦)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: è™šæ‹Ÿå†…å­˜çš„ä¸»è¦ç›®çš„æ˜¯ç»™ç¨‹åºå‘˜æä¾›ä¸€ä¸ªæ¯”å®é™…ç‰©ç†å†…å­˜å¤§å¾—å¤šçš„**é€»è¾‘åœ°å€ç©ºé—´**ï¼ˆEnlarge logical capacityï¼‰ï¼Œè®©ç¨‹åºä»¥ä¸ºè‡ªå·±æ‹¥æœ‰å¾ˆå¤§çš„å†…å­˜ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

24. **If the speed of main memory is as fast as CPU, which technique is not necessary.**
    **å¦‚æœä¸»å­˜é€Ÿåº¦å’Œ CPU ä¸€æ ·å¿«ï¼Œå“ªé¡¹æŠ€æœ¯å°±ä¸éœ€è¦äº†ã€‚**
    A. DMA
    B. Interrupt
    C. Cache
    D. Pipeline

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): C**
>
> *   **è§£æ (Explanation)**: Cache çš„å­˜åœ¨å°±æ˜¯ä¸ºäº†ç¼“è§£ CPU å’Œä¸»å­˜ä¹‹é—´çš„é€Ÿåº¦å·®å¼‚ï¼ˆMemory Wallï¼‰ã€‚å¦‚æœé€Ÿåº¦åŒ¹é…ï¼ŒCache å°±å¤±å»äº†å­˜åœ¨çš„æ„ä¹‰ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/18-å­˜å‚¨å±‚æ¬¡ç»“æ„.md)
</details>

25. **There are three kinds of BUSEs. Which is not belong to them?**
    **æ€»çº¿æœ‰ä¸‰ç§ã€‚å“ªä¸€ç§ä¸å±äºå®ƒä»¬ï¼Ÿ**
    A. address bus (åœ°å€æ€»çº¿)
    B. system bus (ç³»ç»Ÿæ€»çº¿)
    C. data bus (æ•°æ®æ€»çº¿)
    D. control bus (æ§åˆ¶æ€»çº¿)

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> *   **ç­”æ¡ˆ (Answer): B**
>
> *   **è§£æ (Explanation)**: åŸºç¡€æ€»çº¿ç±»å‹æ˜¯ï¼šæ•°æ®ã€åœ°å€ã€æ§åˆ¶ã€‚ç³»ç»Ÿæ€»çº¿æ˜¯å®ƒä»¬çš„é›†åˆç»Ÿç§°ã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [22-æ€»çº¿ç³»ç»Ÿ.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/22-æ€»çº¿ç³»ç»Ÿ.md)
</details>

## å››ã€ç®€ç­”é¢˜ (Short Answer Questions)

**é¢˜ç›® (Question):**
In multi-processor systems, MESI protocol is used to solve the problem of cache coherence. For MESI, the data cache... (Incomplete in source, inferred as asking for state description or transition)
åœ¨å¤šå¤„ç†å™¨ç³»ç»Ÿä¸­ï¼ŒMESI åè®®ç”¨äºè§£å†³ç¼“å­˜ä¸€è‡´æ€§é—®é¢˜ã€‚å¯¹äº MESIï¼Œæ•°æ®ç¼“å­˜...

<details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹è§£æ (View Explanation)</strong></summary>

> *   **è§£æ (Explanation)**:
> é¢˜ç›®æ–‡æœ¬ä¸å®Œæ•´ï¼Œä½†æ ¹æ®ä¸Šä¸‹æ–‡ï¼Œé€šå¸¸è€ƒå¯Ÿ MESI çš„å››ç§çŠ¶æ€å«ä¹‰ï¼š
> *   **M (Modified)**: å·²ä¿®æ”¹ã€‚æ•°æ®åªå­˜åœ¨äºå½“å‰ Cache ä¸­ï¼Œä¸”å·²ä¿®æ”¹ï¼ˆDirtyï¼‰ï¼Œä¸ä¸»å­˜ä¸ä¸€è‡´ã€‚
> *   **E (Exclusive)**: ç‹¬å ã€‚æ•°æ®åªå­˜åœ¨äºå½“å‰ Cache ä¸­ï¼Œä½†æœªä¿®æ”¹ï¼ˆCleanï¼‰ï¼Œä¸ä¸»å­˜ä¸€è‡´ã€‚
> *   **S (Shared)**: å…±äº«ã€‚æ•°æ®å­˜åœ¨äºå¤šä¸ª Cache ä¸­ï¼Œä¸”æœªä¿®æ”¹ï¼ˆCleanï¼‰ï¼Œä¸ä¸»å­˜ä¸€è‡´ã€‚
> *   **I (Invalid)**: æ— æ•ˆã€‚å½“å‰ Cache è¡Œæ— æ•ˆã€‚
>
> *   **ç›¸å…³çŸ¥è¯†ç‚¹**: [19-CacheæŠ€æœ¯.md](file:///d:/æˆ‘çš„ç¬”è®°/è®¡ç®—æœºç»„æˆåŸç†/1-æ ¸å¿ƒç¬”è®°/ç²¾ç®€ç‰ˆ/19-CacheæŠ€æœ¯.md)
</details>
