{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411965471932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411965471933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 21:37:51 2014 " "Processing started: Sun Sep 28 21:37:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411965471933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1411965471933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_SL -c lab3_SL " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_SL -c lab3_SL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1411965471933 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1411965473409 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab3_SL.sv(253) " "Verilog HDL information at lab3_SL.sv(253): always construct contains both blocking and non-blocking assignments" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1411965473764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab3_SL.sv(283) " "Verilog HDL information at lab3_SL.sv(283): always construct contains both blocking and non-blocking assignments" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 283 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1411965473764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_sl.sv 8 8 " "Found 8 design units, including 8 entities, in source file lab3_sl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_SL " "Found entity 1: lab3_SL" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473770 ""} { "Info" "ISGN_ENTITY_NAME" "2 last_state " "Found entity 2: last_state" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473770 ""} { "Info" "ISGN_ENTITY_NAME" "3 row_sm " "Found entity 3: row_sm" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473770 ""} { "Info" "ISGN_ENTITY_NAME" "4 sample_keys " "Found entity 4: sample_keys" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473770 ""} { "Info" "ISGN_ENTITY_NAME" "5 decode_keys " "Found entity 5: decode_keys" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473770 ""} { "Info" "ISGN_ENTITY_NAME" "6 record_pressed " "Found entity 6: record_pressed" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473770 ""} { "Info" "ISGN_ENTITY_NAME" "7 record_sm " "Found entity 7: record_sm" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473770 ""} { "Info" "ISGN_ENTITY_NAME" "8 clk_sm " "Found entity 8: clk_sm" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411965473770 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seven_seg_displays.sv(50) " "Verilog HDL information at seven_seg_displays.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "seven_seg_displays.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/seven_seg_displays.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1411965473809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_displays.sv 3 3 " "Found 3 design units, including 3 entities, in source file seven_seg_displays.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_displays " "Found entity 1: seven_seg_displays" {  } { { "seven_seg_displays.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/seven_seg_displays.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473810 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexer " "Found entity 2: multiplexer" {  } { { "seven_seg_displays.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/seven_seg_displays.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473810 ""} { "Info" "ISGN_ENTITY_NAME" "3 led7Decoder " "Found entity 3: led7Decoder" {  } { { "seven_seg_displays.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/seven_seg_displays.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1411965473810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1411965473810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_SL " "Elaborating entity \"lab3_SL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1411965474057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_sm clk_sm:subClk " "Elaborating entity \"clk_sm\" for hierarchy \"clk_sm:subClk\"" {  } { { "lab3_SL.sv" "subClk" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "record_sm record_sm:memory " "Elaborating entity \"record_sm\" for hierarchy \"record_sm:memory\"" {  } { { "lab3_SL.sv" "memory" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_sm row_sm:row " "Elaborating entity \"row_sm\" for hierarchy \"row_sm:row\"" {  } { { "lab3_SL.sv" "row" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474121 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab3_SL.sv(122) " "Verilog HDL Case Statement information at lab3_SL.sv(122): all case item expressions in this case statement are onehot" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 122 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1411965474122 "|lab3_SL|row_sm:row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_keys sample_keys:sample " "Elaborating entity \"sample_keys\" for hierarchy \"sample_keys:sample\"" {  } { { "lab3_SL.sv" "sample" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "last_state last_state:rememberState " "Elaborating entity \"last_state\" for hierarchy \"last_state:rememberState\"" {  } { { "lab3_SL.sv" "rememberState" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_keys decode_keys:read " "Elaborating entity \"decode_keys\" for hierarchy \"decode_keys:read\"" {  } { { "lab3_SL.sv" "read" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474157 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab3_SL.sv(167) " "Verilog HDL Case Statement information at lab3_SL.sv(167): all case item expressions in this case statement are onehot" {  } { { "lab3_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 167 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1411965474159 "|lab3_SL|decode_keys:read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "record_pressed record_pressed:recordPressed " "Elaborating entity \"record_pressed\" for hierarchy \"record_pressed:recordPressed\"" {  } { { "lab3_SL.sv" "recordPressed" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_displays seven_seg_displays:seven_seg " "Elaborating entity \"seven_seg_displays\" for hierarchy \"seven_seg_displays:seven_seg\"" {  } { { "lab3_SL.sv" "seven_seg" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/lab3_SL.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer seven_seg_displays:seven_seg\|multiplexer:m1 " "Elaborating entity \"multiplexer\" for hierarchy \"seven_seg_displays:seven_seg\|multiplexer:m1\"" {  } { { "seven_seg_displays.sv" "m1" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/seven_seg_displays.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7Decoder seven_seg_displays:seven_seg\|led7Decoder:decoder " "Elaborating entity \"led7Decoder\" for hierarchy \"seven_seg_displays:seven_seg\|led7Decoder:decoder\"" {  } { { "seven_seg_displays.sv" "decoder" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/seven_seg_displays.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411965474295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1411965475961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/output_files/lab3_SL.map.smsg " "Generated suppressed messages file C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab3/output_files/lab3_SL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1411965476643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1411965477149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1411965477149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1411965478638 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1411965478638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1411965478638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1411965478638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411965478671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 21:37:58 2014 " "Processing ended: Sun Sep 28 21:37:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411965478671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411965478671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411965478671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1411965478671 ""}
