`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
module minisys(prst,pclk,led2N4,switch2N4);
    input prst;               //���ϵ�Reset�źţ��͵�ƽ��λ
    input pclk;               //���ϵ�100MHzʱ���ź�
    input[23:0] switch2N4;    //���뿪������
    output[23:0] led2N4;      //led��������Nexys4
    
    wire clock;              //clock: ��Ƶ��ʱ�ӹ���ϵͳ
    wire iowrite,ioread;     //I/O��д�ź�
    wire[31:0] write_data;   //дRAM��IO������
    wire[31:0] rdata;        //��RAM��IO������
    wire[15:0] ioread_data;  //��IO������
    wire[31:0] pc_plus_4;    //PC+4
    wire[31:0] read_data_1;  //
    wire[31:0] read_data_2;  //
    wire[31:0] sign_extend;  //������չ
    wire[31:0] add_result;   //
    wire[31:0] alu_result;   //
    wire[31:0] mread_data;    //RAM�ж�ȡ������
    wire[31:0] address;
    wire alusrc;
    wire branch;
    wire nbranch,jmp,jal,jrn,i_format;
    wire regdst;
    wire regwrite;
    wire zero;
    wire memwrite;
    wire memread;
    wire memoriotoreg;
    wire memreg;
    wire sftmd;
    wire[1:0] aluop;
    wire[31:0] instruction;
    wire[31:0] opcplus4;
    wire ledctrl,switchctrl;
    wire[15:0] ioread_data_switch;

    cpuclk cpuclk(
        .clk_in1(pclk),    //100MHz
        .clk_out1(clock)    //cpuclock
    );
    
    Ifetc32 ifetch(
      .Instruction(instruction),
      .PC_plus_4_out(pc_plus_4),
      .Add_result(add_result),
      .Read_data_1(read_data_1),
      .Branch(branch),
      .nBranch(nbranch),
      .Jmp(jmp),
      .Jal(jal),
      .Jrn(jrn),
      .Zero(zero),
      .clock(clock),
      .reset(prst),
      .opcplus4(opcplus4)
    );
    
    Idecode32 idecode(
      .read_data_1(read_data_1),
      .read_data_2(read_data_2),
      .Instruction(instruction),
      .read_data(rdata),
      .ALU_result(alu_result),
      .Jal(jal),
      .RegWrite(regwrite),
      .MemtoReg(memoriotoreg),
      .RegDst(regdst),
      .Sign_extend(sign_extend),
      .clock(clock),
      .reset(prst),
      .opcplus4(opcplus4)
    );
    
    control32 control(
      .Opcode(instruction[31:26]),
      .Function_opcode(instruction[5:0]),
      .Jrn(jrn),
      .RegDST(regdst),
      .ALUSrc(alusrc),
      .MemIoToReg(memoriotoreg),
      .RegWrite(regwrite),
      .MemWrite(memwrite),
      .Branch(branch),
      .nBranch(nbranch),
      .Jmp(jmp),
      .Jal(jal),
      .I_format(i_format),
      .Sftmd(sftmd),
      .MemRead(memread),
      .IoRead(ioread),
      .IoWrite(iowrite),
      .ALUOp(aluop),
      .Alu_resultHigh(alu_result[31:10])
    );
                      
    Executs32 execute(
       .Read_data_1(read_data_1),
       .Read_data_2(read_data_2),
       .Sign_extend(sign_extend),
       .Function_opcode(instruction[5:0]),
       .Exe_opcode(instruction[31:26]),
       .ALUOp(aluop),
       .Shamt(instruction[10:6]),
       .Sftmd(sftmd),
       .ALUSrc(alusrc),
       .I_format(i_format),
       .Zero(zero),
       .ALU_Result(alu_result),
       .Add_Result(add_result),
       .PC_plus_4(pc_plus_4)
     );

    dmemory32 memory(
      .read_data(mread_data),
      .address(address),
      .write_data(write_data),
      .Memwrite(memwrite),
      .clock(clock)
    );
            
    memorio memio(
       .caddress(alu_result),
       .memread(memread),
       .memwrite(memwrite),
       .ioread(ioread),
       .iowrite(iowrite),
       .mread_data(mread_data),
       .ioread_data(ioread_data),
       .write_data(write_data),
       .wdata(read_data_2),
       .rdata(rdata),
       .address(address),
       .LEDCtrl(ledctrl),
       .SwitchCtrl(switchctrl)
    );

    ioread multiioread(
      .reset(prst),
      .clk(clock),
      .ior(ioread),
      .switchctrl(switchctrl),
      .ioread_data_switch(ioread_data_switch),
      .ioread_data(ioread_data)
    );

    leds led16(
      .led_clk(clock),
      .ledrst(prst),
      .ledwrite(iowrite),
      .ledaddrcs(ledctrl),
      .ledwdata(write_data),
      .ledaddr(address[2:1]),
      .ledout(led2N4)
    );
    
    switchs switch16(
      .switclk(clock),
      .switrst(prst),
      .switchaddrcs(switchctrl),
      .switchaddr(address[2:1]),
      .switchread(ioread),
      .switchrdata(ioread_data_switch),
      .switch_i(switch2N4)
    );
endmodule
