

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu May 11 12:47:30 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _RB2	set	31754
    49   000000                     _RB1	set	31753
    50   000000                     _RB0	set	31752
    51   000000                     _PORTB	set	3969
    52   000000                     _TRISB	set	3987
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   007F9C                     __pcinit:
    58                           	callstack 0
    59   007F9C                     start_initialization:
    60                           	callstack 0
    61   007F9C                     __initialization:
    62                           	callstack 0
    63   007F9C                     end_of_initialization:
    64                           	callstack 0
    65   007F9C                     __end_of__initialization:
    66                           	callstack 0
    67   007F9C  0100               	movlb	0
    68   007F9E  EFD1  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76   000001                     	ds	2
    77                           
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 16 in file "PIC18F4520.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    97 ;;      Params:         0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0
    99 ;;      Temps:          2       0       0       0       0       0       0
   100 ;;      Totals:         2       0       0       0       0       0       0
   101 ;;Total ram usage:        2 bytes
   102 ;; This function calls:
   103 ;;		Nothing
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110   007FA2                     __ptext0:
   111                           	callstack 0
   112   007FA2                     _main:
   113                           	callstack 31
   114   007FA2                     
   115                           ;PIC18F4520.c: 17:         RB1 = 0;
   116   007FA2  0E00               	movlw	0
   117   007FA4  6E93               	movwf	147,c	;volatile
   118                           
   119                           ;PIC18F4520.c: 18: 
   120   007FA6  0E00               	movlw	0
   121   007FA8  6E81               	movwf	129,c	;volatile
   122   007FAA                     l698:
   123                           
   124                           ;PIC18F4520.c: 21:         RB2 = 0;
   125   007FAA  8081               	bsf	3969,0,c	;volatile
   126   007FAC                     
   127                           ;PIC18F4520.c: 22:     }
   128   007FAC  0E7F               	movlw	127
   129   007FAE  6E02               	movwf	(??_main+1)^0,c
   130   007FB0  0ED4               	movlw	212
   131   007FB2  6E01               	movwf	??_main^0,c
   132   007FB4  0E32               	movlw	50
   133   007FB6                     u17:
   134   007FB6  2EE8               	decfsz	wreg,f,c
   135   007FB8  D7FE               	bra	u17
   136   007FBA  2E01               	decfsz	??_main^0,f,c
   137   007FBC  D7FC               	bra	u17
   138   007FBE  2E02               	decfsz	(??_main+1)^0,f,c
   139   007FC0  D7FA               	bra	u17
   140   007FC2                     
   141                           ;PIC18F4520.c: 23: }
   142   007FC2  9081               	bcf	3969,0,c	;volatile
   143   007FC4  8281               	bsf	3969,1,c	;volatile
   144   007FC6  0E33               	movlw	51
   145   007FC8  6E02               	movwf	(??_main+1)^0,c
   146   007FCA  0EBB               	movlw	187
   147   007FCC  6E01               	movwf	??_main^0,c
   148   007FCE  0EE0               	movlw	224
   149   007FD0                     u27:
   150   007FD0  2EE8               	decfsz	wreg,f,c
   151   007FD2  D7FE               	bra	u27
   152   007FD4  2E01               	decfsz	??_main^0,f,c
   153   007FD6  D7FC               	bra	u27
   154   007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   155   007FDA  D7FA               	bra	u27
   156   007FDC  9281               	bcf	3969,1,c	;volatile
   157   007FDE  8481               	bsf	3969,2,c	;volatile
   158   007FE0  0E7F               	movlw	127
   159   007FE2  6E02               	movwf	(??_main+1)^0,c
   160   007FE4  0ED4               	movlw	212
   161   007FE6  6E01               	movwf	??_main^0,c
   162   007FE8  0E32               	movlw	50
   163   007FEA                     u37:
   164   007FEA  2EE8               	decfsz	wreg,f,c
   165   007FEC  D7FE               	bra	u37
   166   007FEE  2E01               	decfsz	??_main^0,f,c
   167   007FF0  D7FC               	bra	u37
   168   007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   169   007FF4  D7FA               	bra	u37
   170   007FF6  9481               	bcf	3969,2,c	;volatile
   171   007FF8  EFD5  F03F         	goto	l698
   172   007FFC  EF00  F000         	goto	start
   173   008000                     __end_of_main:
   174                           	callstack 0
   175   000000                     
   176                           	psect	rparam
   177   000000                     
   178                           	psect	idloc
   179                           
   180                           ;Config register IDLOC0 @ 0x200000
   181                           ;	unspecified, using default values
   182   200000                     	org	2097152
   183   200000  FF                 	db	255
   184                           
   185                           ;Config register IDLOC1 @ 0x200001
   186                           ;	unspecified, using default values
   187   200001                     	org	2097153
   188   200001  FF                 	db	255
   189                           
   190                           ;Config register IDLOC2 @ 0x200002
   191                           ;	unspecified, using default values
   192   200002                     	org	2097154
   193   200002  FF                 	db	255
   194                           
   195                           ;Config register IDLOC3 @ 0x200003
   196                           ;	unspecified, using default values
   197   200003                     	org	2097155
   198   200003  FF                 	db	255
   199                           
   200                           ;Config register IDLOC4 @ 0x200004
   201                           ;	unspecified, using default values
   202   200004                     	org	2097156
   203   200004  FF                 	db	255
   204                           
   205                           ;Config register IDLOC5 @ 0x200005
   206                           ;	unspecified, using default values
   207   200005                     	org	2097157
   208   200005  FF                 	db	255
   209                           
   210                           ;Config register IDLOC6 @ 0x200006
   211                           ;	unspecified, using default values
   212   200006                     	org	2097158
   213   200006  FF                 	db	255
   214                           
   215                           ;Config register IDLOC7 @ 0x200007
   216                           ;	unspecified, using default values
   217   200007                     	org	2097159
   218   200007  FF                 	db	255
   219                           
   220                           	psect	config
   221                           
   222                           ; Padding undefined space
   223   300000                     	org	3145728
   224   300000  FF                 	db	255
   225                           
   226                           ;Config register CONFIG1H @ 0x300001
   227                           ;	Oscillator Selection bits
   228                           ;	OSC = HS, HS oscillator
   229                           ;	Fail-Safe Clock Monitor Enable bit
   230                           ;	FCMEN = 0x0, unprogrammed default
   231                           ;	Internal/External Oscillator Switchover bit
   232                           ;	IESO = 0x0, unprogrammed default
   233   300001                     	org	3145729
   234   300001  02                 	db	2
   235                           
   236                           ;Config register CONFIG2L @ 0x300002
   237                           ;	unspecified, using default values
   238                           ;	Power-up Timer Enable bit
   239                           ;	PWRT = 0x1, unprogrammed default
   240                           ;	Brown-out Reset Enable bits
   241                           ;	BOREN = 0x3, unprogrammed default
   242                           ;	Brown Out Reset Voltage bits
   243                           ;	BORV = 0x3, unprogrammed default
   244   300002                     	org	3145730
   245   300002  1F                 	db	31
   246                           
   247                           ;Config register CONFIG2H @ 0x300003
   248                           ;	Watchdog Timer Enable bit
   249                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   250                           ;	Watchdog Timer Postscale Select bits
   251                           ;	WDTPS = 0xF, unprogrammed default
   252   300003                     	org	3145731
   253   300003  1E                 	db	30
   254                           
   255                           ; Padding undefined space
   256   300004                     	org	3145732
   257   300004  FF                 	db	255
   258                           
   259                           ;Config register CONFIG3H @ 0x300005
   260                           ;	CCP2 MUX bit
   261                           ;	CCP2MX = 0x1, unprogrammed default
   262                           ;	PORTB A/D Enable bit
   263                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   264                           ;	Low-Power Timer1 Oscillator Enable bit
   265                           ;	LPT1OSC = 0x0, unprogrammed default
   266                           ;	MCLR Pin Enable bit
   267                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR disabled
   268   300005                     	org	3145733
   269   300005  01                 	db	1
   270                           
   271                           ;Config register CONFIG4L @ 0x300006
   272                           ;	Stack Full/Underflow Reset Enable bit
   273                           ;	STVREN = 0x1, unprogrammed default
   274                           ;	Single-Supply ICSP Enable bit
   275                           ;	LVP = OFF, Single-Supply ICSP disabled
   276                           ;	Extended Instruction Set Enable bit
   277                           ;	XINST = 0x0, unprogrammed default
   278                           ;	Background Debugger Enable bit
   279                           ;	DEBUG = 0x1, unprogrammed default
   280   300006                     	org	3145734
   281   300006  81                 	db	129
   282                           
   283                           ; Padding undefined space
   284   300007                     	org	3145735
   285   300007  FF                 	db	255
   286                           
   287                           ;Config register CONFIG5L @ 0x300008
   288                           ;	unspecified, using default values
   289                           ;	Code Protection bit
   290                           ;	CP0 = 0x1, unprogrammed default
   291                           ;	Code Protection bit
   292                           ;	CP1 = 0x1, unprogrammed default
   293                           ;	Code Protection bit
   294                           ;	CP2 = 0x1, unprogrammed default
   295                           ;	Code Protection bit
   296                           ;	CP3 = 0x1, unprogrammed default
   297   300008                     	org	3145736
   298   300008  0F                 	db	15
   299                           
   300                           ;Config register CONFIG5H @ 0x300009
   301                           ;	unspecified, using default values
   302                           ;	Boot Block Code Protection bit
   303                           ;	CPB = 0x1, unprogrammed default
   304                           ;	Data EEPROM Code Protection bit
   305                           ;	CPD = 0x1, unprogrammed default
   306   300009                     	org	3145737
   307   300009  C0                 	db	192
   308                           
   309                           ;Config register CONFIG6L @ 0x30000A
   310                           ;	unspecified, using default values
   311                           ;	Write Protection bit
   312                           ;	WRT0 = 0x1, unprogrammed default
   313                           ;	Write Protection bit
   314                           ;	WRT1 = 0x1, unprogrammed default
   315                           ;	Write Protection bit
   316                           ;	WRT2 = 0x1, unprogrammed default
   317                           ;	Write Protection bit
   318                           ;	WRT3 = 0x1, unprogrammed default
   319   30000A                     	org	3145738
   320   30000A  0F                 	db	15
   321                           
   322                           ;Config register CONFIG6H @ 0x30000B
   323                           ;	unspecified, using default values
   324                           ;	Configuration Register Write Protection bit
   325                           ;	WRTC = 0x1, unprogrammed default
   326                           ;	Boot Block Write Protection bit
   327                           ;	WRTB = 0x1, unprogrammed default
   328                           ;	Data EEPROM Write Protection bit
   329                           ;	WRTD = 0x1, unprogrammed default
   330   30000B                     	org	3145739
   331   30000B  E0                 	db	224
   332                           
   333                           ;Config register CONFIG7L @ 0x30000C
   334                           ;	unspecified, using default values
   335                           ;	Table Read Protection bit
   336                           ;	EBTR0 = 0x1, unprogrammed default
   337                           ;	Table Read Protection bit
   338                           ;	EBTR1 = 0x1, unprogrammed default
   339                           ;	Table Read Protection bit
   340                           ;	EBTR2 = 0x1, unprogrammed default
   341                           ;	Table Read Protection bit
   342                           ;	EBTR3 = 0x1, unprogrammed default
   343   30000C                     	org	3145740
   344   30000C  0F                 	db	15
   345                           
   346                           ;Config register CONFIG7H @ 0x30000D
   347                           ;	unspecified, using default values
   348                           ;	Boot Block Table Read Protection bit
   349                           ;	EBTRB = 0x1, unprogrammed default
   350   30000D                     	org	3145741
   351   30000D  40                 	db	64
   352                           tosu	equ	0xFFF
   353                           tosh	equ	0xFFE
   354                           tosl	equ	0xFFD
   355                           stkptr	equ	0xFFC
   356                           pclatu	equ	0xFFB
   357                           pclath	equ	0xFFA
   358                           pcl	equ	0xFF9
   359                           tblptru	equ	0xFF8
   360                           tblptrh	equ	0xFF7
   361                           tblptrl	equ	0xFF6
   362                           tablat	equ	0xFF5
   363                           prodh	equ	0xFF4
   364                           prodl	equ	0xFF3
   365                           indf0	equ	0xFEF
   366                           postinc0	equ	0xFEE
   367                           postdec0	equ	0xFED
   368                           preinc0	equ	0xFEC
   369                           plusw0	equ	0xFEB
   370                           fsr0h	equ	0xFEA
   371                           fsr0l	equ	0xFE9
   372                           wreg	equ	0xFE8
   373                           indf1	equ	0xFE7
   374                           postinc1	equ	0xFE6
   375                           postdec1	equ	0xFE5
   376                           preinc1	equ	0xFE4
   377                           plusw1	equ	0xFE3
   378                           fsr1h	equ	0xFE2
   379                           fsr1l	equ	0xFE1
   380                           bsr	equ	0xFE0
   381                           indf2	equ	0xFDF
   382                           postinc2	equ	0xFDE
   383                           postdec2	equ	0xFDD
   384                           preinc2	equ	0xFDC
   385                           plusw2	equ	0xFDB
   386                           fsr2h	equ	0xFDA
   387                           fsr2l	equ	0xFD9
   388                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRh          6C      0       0      16        0.0%
BITBIGSFRlh         11      0       0      17        0.0%
BITBIGSFRll          1      0       0      18        0.0%
ABS                  0      0       0      19        0.0%
BIGRAM             5FF      0       0      20        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu May 11 12:47:30 2023

                     u17 7FB6                       u27 7FD0                       u37 7FEA  
                    l700 7FAC                      l710 7FDE                      l702 7FC2  
                    l712 7FE0                      l704 7FC4                      l714 7FF6  
                    l706 7FC6                      l708 7FDC                      l696 7FA2  
                    l698 7FAA                      _RB0 007C08                      _RB1 007C09  
                    _RB2 007C0A                      wreg 000FE8                     _main 7FA2  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTB 000F81                    _TRISB 000F93          __initialization 7F9C  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0080  __end_of__initialization 7F9C  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F9C                  __ramtop 0600  
                __ptext0 7FA2     end_of_initialization 7F9C      start_initialization 7F9C  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
