{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@147:182@HdlStmIf", "  default: up_rdata <= 32'h00;\n  endcase\nend\n\ngenerate\nif (DMA_2D_TRANSFER == 1) begin\n  reg [DMA_LENGTH_WIDTH-1:0] up_dma_y_length = 'h00;\n  reg [DMA_LENGTH_WIDTH-1:0] up_dma_src_stride = 'h00;\n  reg [DMA_LENGTH_WIDTH-1:0] up_dma_dest_stride = 'h00;\n\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      up_dma_y_length <= 'h00;\n      up_dma_dest_stride <= 'h00;\n      up_dma_src_stride <= 'h00;\n    end else if (up_wreq == 1'b1) begin\n      case (up_waddr)\n      9'h107: up_dma_y_length <= up_wdata[DMA_LENGTH_WIDTH-1:0];\n      9'h108: up_dma_dest_stride <= up_wdata[DMA_LENGTH_WIDTH-1:0];\n      9'h109: up_dma_src_stride <= up_wdata[DMA_LENGTH_WIDTH-1:0];\n      endcase\n    end\n  end\n  assign request_y_length = up_dma_y_length;\n  assign request_dest_stride = up_dma_dest_stride;\n  assign request_src_stride = up_dma_src_stride;\nend else begin\n  assign request_y_length = 'h0;\n  assign request_dest_stride = 'h0;\n  assign request_src_stride = 'h0;\nend\nendgenerate\n\n// In cyclic mode the same transfer is submitted over and over again\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : response_eot;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[160, "      up_dma_dest_stride <= 'h00;\n"], [161, "      up_dma_src_stride <= 'h00;\n"], [165, "      9'h108: up_dma_dest_stride <= up_wdata[DMA_LENGTH_WIDTH-1:0];\n"], [166, "      9'h109: up_dma_src_stride <= up_wdata[DMA_LENGTH_WIDTH-1:0];\n"]], "Add": [[161, "      up_dma_dest_stride[DMA_LENGTH_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] <= 'h00;\n"], [161, "      up_dma_src_stride[DMA_LENGTH_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] <= 'h00;\n"], [166, "      9'h108: up_dma_dest_stride[DMA_LENGTH_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] <= up_wdata[DMA_LENGTH_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST];\n"], [166, "      9'h109: up_dma_src_stride[DMA_LENGTH_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] <= up_wdata[DMA_LENGTH_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC];\n"]]}}