{
  "design": {
    "design_info": {
      "boundary_crc": "0xF733794990A62C88",
      "device": "xc7z020clg400-1",
      "name": "base",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "btns_gpio": "",
      "ps7_0": "",
      "rst_ps7_0_fclk0": "",
      "switches_gpio": "",
      "system_interrupts": "",
      "xlconcat_0": "",
      "rst_ps7_0_100M": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {}
      },
      "rst_ps7_0_fclk1": "",
      "Audio_controller": {
        "bclk_mux": "",
        "audio_codec_ctrl_0": "",
        "lrclk_mux": "",
        "mux_sel": "",
        "clk_wiz_12_288MHz": "",
        "out_mux": "",
        "clk_wiz_10MHz": "",
        "i2s_audio_stream": {
          "i2s_receiver_0": "",
          "i2s_transmitter_0": "",
          "fir_compiler_0": "",
          "fir_compiler_1": "",
          "AXI_aud_interface_0_upgraded_ipi": "",
          "LR_Stream2AXI_interf_0": ""
        }
      },
      "concat_interrupts": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      },
      "IIC_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "btns_4bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "sws_2bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "audio_clk_10MHz": {
        "type": "clk",
        "direction": "O"
      },
      "bclk": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "codec_addr": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "lrclk": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "sdata_i": {
        "direction": "I"
      },
      "sdata_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "btns_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "base_btns_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          }
        }
      },
      "ps7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "base_ps7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "142.857132"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "142857132"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "100000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "1"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "1"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "1"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK3_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "142"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK3_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "10"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "10"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_BASEADDR": {
            "value": "0xE0004000"
          },
          "PCW_I2C0_GRP_INT_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_GRP_INT_IO": {
            "value": "EMIO"
          },
          "PCW_I2C0_HIGHADDR": {
            "value": "0xE0004FFF"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "MIO 50 .. 51"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C1_BASEADDR": {
            "value": "0xE0005000"
          },
          "PCW_I2C1_HIGHADDR": {
            "value": "0xE0005FFF"
          },
          "PCW_I2C1_I2C1_IO": {
            "value": "EMIO"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#SD 0#unassigned#unassigned#I2C 0#I2C 0#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#unassigned#unassigned#unassigned#unassigned#unassigned#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#unassigned#unassigned#scl#sda#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_I2C0_INTR": {
            "value": "0"
          },
          "PCW_P2F_I2C1_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
            "value": "3"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CL": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_CWL": {
            "value": "6"
          },
          "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "15.6"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "16.5"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "18"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "Custom"
          },
          "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PCW_UIPARAM_DDR_SPEED_BIN": {
            "value": "DDR3_1066F"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_T_FAW": {
            "value": "40.0"
          },
          "PCW_UIPARAM_DDR_T_RAS_MIN": {
            "value": "35.0"
          },
          "PCW_UIPARAM_DDR_T_RC": {
            "value": "50.625"
          },
          "PCW_UIPARAM_DDR_T_RCD": {
            "value": "13.125"
          },
          "PCW_UIPARAM_DDR_T_RP": {
            "value": "13.125"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_GP0": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x40000000",
                "maximum": "0x7FFFFFFF"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > base iop_pmoda/mb_bram_ctrl base iop_pmodb/mb_bram_ctrl base iop_arduino/mb_bram_ctrl base iop_rpi/mb_bram_ctrl",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "  S_AXI_ACP {memport \"S_AXI_ACP\"}  S_AXI_HP1 {memport \"S_AXI_HP\"}  S_AXI_HP3 {memport \"S_AXI_HP\"}  ",
          "CLOCK": "  FCLK_CLK0 {id \"0\" is_default \"true\"  proc_sys_reset \"rst_ps7_0_fclk0\" status \"fixed\"}  FCLK_CLK1 {id \"1\" is_default \"false\"  proc_sys_reset \"rst_ps7_0_fclk1\" status \"fixed\"}  FCLK_CLK3 {id \"3\" is_default \"false\"  proc_sys_reset \"rst_ps7_0_fclk3\" status \"fixed\"}  "
        }
      },
      "rst_ps7_0_fclk0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_rst_ps7_0_fclk0_0"
      },
      "switches_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "base_switches_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "system_interrupts": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "base_system_interrupts_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "base_xlconcat_0_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_rst_ps7_0_100M_1"
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "base_ps7_0_axi_periph_2",
        "parameters": {
          "NUM_MI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "base_xbar_11",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI",
                    "M06_AXI",
                    "M07_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "base_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_fclk1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "base_rst_ps7_0_fclk0_1"
      },
      "Audio_controller": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ctrl1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "bclk": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sdata_i": {
            "direction": "I"
          },
          "codec_addr": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "lrclk": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aud_mclk": {
            "type": "clk",
            "direction": "O"
          },
          "sdata_o": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "audio_clk_10MHz": {
            "type": "clk",
            "direction": "O"
          },
          "aud_mrst": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "irq1": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "bclk_mux": {
            "vlnv": "xilinx.com:user:mux_vector:1.0",
            "xci_name": "base_mux_vector_0_1",
            "parameters": {
              "C_NUM_CHANNELS": {
                "value": "2"
              },
              "C_SIZE": {
                "value": "1"
              },
              "DELAY": {
                "value": "0"
              }
            }
          },
          "audio_codec_ctrl_0": {
            "vlnv": "xilinx.com:user:audio_codec_ctrl:1.0",
            "xci_name": "base_audio_codec_ctrl_0_0"
          },
          "lrclk_mux": {
            "vlnv": "xilinx.com:user:mux_vector:1.0",
            "xci_name": "base_bclk_mux_0",
            "parameters": {
              "C_NUM_CHANNELS": {
                "value": "2"
              },
              "C_SIZE": {
                "value": "1"
              },
              "DELAY": {
                "value": "0"
              }
            }
          },
          "mux_sel": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "base_axi_gpio_0_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "clk_wiz_12_288MHz": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "base_clk_wiz_10MHz_1",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "360.948"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "301.601"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "12.288"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "48.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "78.125"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "5"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "USE_LOCKED": {
                "value": "false"
              }
            }
          },
          "out_mux": {
            "vlnv": "xilinx.com:user:mux_vector:1.0",
            "xci_name": "base_mux_vector_0_0",
            "parameters": {
              "C_NUM_CHANNELS": {
                "value": "2"
              },
              "C_SIZE": {
                "value": "1"
              },
              "DELAY": {
                "value": "0"
              }
            }
          },
          "clk_wiz_10MHz": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "base_clk_wiz_10MHz_0",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "290.478"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "133.882"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "10.000"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "15.625"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "78.125"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "2"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              }
            }
          },
          "i2s_audio_stream": {
            "interface_ports": {
              "s_axi_ctrl": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_ctrl1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "m_axis_aud_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_ctrl_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "aud_mclk": {
                "type": "clk",
                "direction": "I"
              },
              "aud_mrst": {
                "type": "rst",
                "direction": "I"
              },
              "irq": {
                "type": "intr",
                "direction": "O"
              },
              "lrclk_in": {
                "direction": "O"
              },
              "sclk_in": {
                "direction": "O"
              },
              "sdata_i": {
                "direction": "I"
              },
              "irq1": {
                "type": "intr",
                "direction": "O"
              },
              "sdata_0_out": {
                "direction": "O"
              }
            },
            "components": {
              "i2s_receiver_0": {
                "vlnv": "xilinx.com:ip:i2s_receiver:1.0",
                "xci_name": "base_i2s_receiver_0_0",
                "parameters": {
                  "C_32BIT_LR": {
                    "value": "1"
                  },
                  "C_DEPTH": {
                    "value": "64"
                  }
                }
              },
              "i2s_transmitter_0": {
                "vlnv": "xilinx.com:ip:i2s_transmitter:1.0",
                "xci_name": "base_i2s_transmitter_0_0",
                "parameters": {
                  "C_32BIT_LR": {
                    "value": "1"
                  },
                  "C_DEPTH": {
                    "value": "64"
                  },
                  "C_ENABLE_FIFO_COUNT": {
                    "value": "false"
                  },
                  "C_IS_MASTER": {
                    "value": "0"
                  }
                }
              },
              "fir_compiler_0": {
                "vlnv": "xilinx.com:ip:fir_compiler:7.2",
                "xci_name": "base_fir_compiler_0_1",
                "parameters": {
                  "Channel_Sequence": {
                    "value": "Basic"
                  },
                  "Clock_Frequency": {
                    "value": "100"
                  },
                  "CoefficientVector": {
                    "value": "1659,2866,1001,-223,386,-1726,-2732,996,1144,954,12497,21889,12497,954,1144,996,-2732,-1726,386,-223,1001,2866,1659"
                  },
                  "Coefficient_Fractional_Bits": {
                    "value": "0"
                  },
                  "Coefficient_Reload": {
                    "value": "true"
                  },
                  "Coefficient_Sets": {
                    "value": "1"
                  },
                  "Coefficient_Sign": {
                    "value": "Signed"
                  },
                  "Coefficient_Structure": {
                    "value": "Inferred"
                  },
                  "Coefficient_Width": {
                    "value": "16"
                  },
                  "ColumnConfig": {
                    "value": "12"
                  },
                  "DATA_Has_TLAST": {
                    "value": "Not_Required"
                  },
                  "Data_Width": {
                    "value": "24"
                  },
                  "Filter_Architecture": {
                    "value": "Systolic_Multiply_Accumulate"
                  },
                  "Filter_Selection": {
                    "value": "1"
                  },
                  "M_DATA_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Number_Channels": {
                    "value": "1"
                  },
                  "Number_Paths": {
                    "value": "1"
                  },
                  "Output_Rounding_Mode": {
                    "value": "Truncate_LSBs"
                  },
                  "Output_Width": {
                    "value": "24"
                  },
                  "Pattern_List": {
                    "value": "P4-0,P4-1,P4-2,P4-3,P4-4"
                  },
                  "Quantization": {
                    "value": "Integer_Coefficients"
                  },
                  "RateSpecification": {
                    "value": "Input_Sample_Period"
                  },
                  "S_DATA_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "SamplePeriod": {
                    "value": "1"
                  },
                  "Sample_Frequency": {
                    "value": "100"
                  },
                  "Select_Pattern": {
                    "value": "All"
                  }
                }
              },
              "fir_compiler_1": {
                "vlnv": "xilinx.com:ip:fir_compiler:7.2",
                "xci_name": "base_fir_compiler_0_2",
                "parameters": {
                  "Clock_Frequency": {
                    "value": "100"
                  },
                  "CoefficientSource": {
                    "value": "Vector"
                  },
                  "CoefficientVector": {
                    "value": "1659,2866,1001,-223,386,-1726,-2732,996,1144,954,12497,21889,12497,954,1144,996,-2732,-1726,386,-223,1001,2866,1659"
                  },
                  "Coefficient_Fractional_Bits": {
                    "value": "0"
                  },
                  "Coefficient_Reload": {
                    "value": "true"
                  },
                  "Coefficient_Sets": {
                    "value": "1"
                  },
                  "Coefficient_Sign": {
                    "value": "Signed"
                  },
                  "Coefficient_Structure": {
                    "value": "Inferred"
                  },
                  "Coefficient_Width": {
                    "value": "16"
                  },
                  "ColumnConfig": {
                    "value": "12"
                  },
                  "Data_Width": {
                    "value": "24"
                  },
                  "Decimation_Rate": {
                    "value": "1"
                  },
                  "Filter_Architecture": {
                    "value": "Systolic_Multiply_Accumulate"
                  },
                  "Filter_Selection": {
                    "value": "1"
                  },
                  "Filter_Type": {
                    "value": "Single_Rate"
                  },
                  "Interpolation_Rate": {
                    "value": "1"
                  },
                  "Number_Channels": {
                    "value": "1"
                  },
                  "Output_Rounding_Mode": {
                    "value": "Truncate_LSBs"
                  },
                  "Output_Width": {
                    "value": "24"
                  },
                  "Passband_Max": {
                    "value": "0.2"
                  },
                  "Quantization": {
                    "value": "Integer_Coefficients"
                  },
                  "RateSpecification": {
                    "value": "Input_Sample_Period"
                  },
                  "Rate_Change_Type": {
                    "value": "Integer"
                  },
                  "SamplePeriod": {
                    "value": "1"
                  },
                  "Sample_Frequency": {
                    "value": "100"
                  },
                  "Stopband_Max": {
                    "value": "1"
                  },
                  "Stopband_Min": {
                    "value": "1"
                  },
                  "Zero_Pack_Factor": {
                    "value": "1"
                  }
                }
              },
              "AXI_aud_interface_0_upgraded_ipi": {
                "vlnv": "xilinx.com:module_ref:AXI_aud_interface:1.0",
                "xci_name": "base_AXI_aud_interface_0_upgraded_ipi_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_aud_interface",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "s_axis_aud": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "3",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "base_ps7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TID": {
                        "physical_name": "s_axis_aud_tid",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "TDATA": {
                        "physical_name": "s_axis_aud_tdata",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_aud_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_aud_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "s_axis_aud_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axis_aud_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "L_Data": {
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "R_Data": {
                    "direction": "O",
                    "left": "23",
                    "right": "0"
                  },
                  "L_Data_valid": {
                    "direction": "O"
                  },
                  "R_Data_valid": {
                    "direction": "O"
                  },
                  "L_C_Data": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "R_C_Data": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  }
                }
              },
              "LR_Stream2AXI_interf_0": {
                "vlnv": "xilinx.com:module_ref:LR_Stream2AXI_interface:1.0",
                "xci_name": "base_LR_Stream2AXI_interf_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LR_Stream2AXI_interface",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis_aud": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "3",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TID": {
                        "physical_name": "m_axis_aud_tid",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "TDATA": {
                        "physical_name": "m_axis_aud_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_aud_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_aud_tready",
                        "direction": "O"
                      }
                    }
                  },
                  "s_axis_l_fir": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_l_tdata_fir",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_l_tvalid_fir",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis_r_fir": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_r_tdata_fir",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_r_tvalid_fir",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "L_C_Data": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "R_C_Data": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "L_data_valid": {
                    "direction": "I"
                  },
                  "R_data_valid": {
                    "direction": "I"
                  },
                  "s_axis_aud_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axis_aud_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "m_axis_aud_aclk": {
                    "type": "clk",
                    "direction": "O"
                  },
                  "m_axis_aud_aresetn": {
                    "type": "rst",
                    "direction": "O"
                  }
                }
              }
            },
            "interface_nets": {
              "ps7_0_axi_periph_M03_AXI": {
                "interface_ports": [
                  "s_axi_ctrl1",
                  "i2s_transmitter_0/s_axi_ctrl"
                ]
              },
              "ps7_0_axi_periph_M02_AXI": {
                "interface_ports": [
                  "s_axi_ctrl",
                  "i2s_receiver_0/s_axi_ctrl"
                ]
              }
            },
            "nets": {
              "clk_wiz_18_432MHz_clk_out1": {
                "ports": [
                  "aud_mclk",
                  "i2s_transmitter_0/aud_mclk",
                  "i2s_receiver_0/aud_mclk"
                ]
              },
              "rst_ps7_0_fclk1_peripheral_reset": {
                "ports": [
                  "aud_mrst",
                  "i2s_transmitter_0/aud_mrst",
                  "i2s_receiver_0/aud_mrst"
                ]
              },
              "i2s_receiver_0_irq": {
                "ports": [
                  "i2s_receiver_0/irq",
                  "irq"
                ]
              },
              "i2s_receiver_0_lrclk_out": {
                "ports": [
                  "i2s_receiver_0/lrclk_out",
                  "lrclk_in",
                  "i2s_transmitter_0/lrclk_in"
                ]
              },
              "i2s_receiver_0_sclk_out": {
                "ports": [
                  "i2s_receiver_0/sclk_out",
                  "sclk_in",
                  "i2s_transmitter_0/sclk_in"
                ]
              },
              "Net": {
                "ports": [
                  "sdata_i",
                  "i2s_receiver_0/sdata_0_in"
                ]
              },
              "i2s_transmitter_0_irq": {
                "ports": [
                  "i2s_transmitter_0/irq",
                  "irq1"
                ]
              },
              "i2s_transmitter_0_sdata_0_out": {
                "ports": [
                  "i2s_transmitter_0/sdata_0_out",
                  "sdata_0_out"
                ]
              },
              "m_axis_aud_aclk_1": {
                "ports": [
                  "m_axis_aud_aclk",
                  "i2s_receiver_0/m_axis_aud_aclk",
                  "i2s_transmitter_0/s_axis_aud_aclk",
                  "i2s_transmitter_0/s_axi_ctrl_aclk",
                  "i2s_receiver_0/s_axi_ctrl_aclk",
                  "fir_compiler_1/aclk",
                  "fir_compiler_0/aclk",
                  "AXI_aud_interface_0_upgraded_ipi/s_axis_aud_aclk",
                  "LR_Stream2AXI_interf_0/s_axis_aud_aclk"
                ]
              },
              "s_axi_ctrl_aresetn_1": {
                "ports": [
                  "s_axi_ctrl_aresetn",
                  "i2s_receiver_0/m_axis_aud_aresetn",
                  "i2s_transmitter_0/s_axis_aud_aresetn",
                  "i2s_transmitter_0/s_axi_ctrl_aresetn",
                  "i2s_receiver_0/s_axi_ctrl_aresetn",
                  "AXI_aud_interface_0_upgraded_ipi/s_axis_aud_aresetn",
                  "LR_Stream2AXI_interf_0/s_axis_aud_aresetn"
                ]
              },
              "i2s_receiver_0_m_axis_aud_tdata": {
                "ports": [
                  "i2s_receiver_0/m_axis_aud_tdata",
                  "AXI_aud_interface_0_upgraded_ipi/s_axis_aud_tdata"
                ]
              },
              "i2s_receiver_0_m_axis_aud_tid": {
                "ports": [
                  "i2s_receiver_0/m_axis_aud_tid",
                  "AXI_aud_interface_0_upgraded_ipi/s_axis_aud_tid"
                ]
              },
              "fir_compiler_1_m_axis_data_tdata": {
                "ports": [
                  "fir_compiler_1/m_axis_data_tdata",
                  "LR_Stream2AXI_interf_0/s_axis_r_tdata_fir"
                ]
              },
              "fir_compiler_1_m_axis_data_tvalid": {
                "ports": [
                  "fir_compiler_1/m_axis_data_tvalid",
                  "LR_Stream2AXI_interf_0/s_axis_r_tvalid_fir"
                ]
              },
              "fir_compiler_0_m_axis_data_tdata": {
                "ports": [
                  "fir_compiler_0/m_axis_data_tdata",
                  "LR_Stream2AXI_interf_0/s_axis_l_tdata_fir"
                ]
              },
              "fir_compiler_0_m_axis_data_tvalid": {
                "ports": [
                  "fir_compiler_0/m_axis_data_tvalid",
                  "LR_Stream2AXI_interf_0/s_axis_l_tvalid_fir"
                ]
              },
              "LR_Stream2AXI_interf_0_m_axis_aud_tid": {
                "ports": [
                  "LR_Stream2AXI_interf_0/m_axis_aud_tid",
                  "i2s_transmitter_0/s_axis_aud_tid"
                ]
              },
              "LR_Stream2AXI_interf_0_m_axis_aud_tdata": {
                "ports": [
                  "LR_Stream2AXI_interf_0/m_axis_aud_tdata",
                  "i2s_transmitter_0/s_axis_aud_tdata"
                ]
              },
              "LR_Stream2AXI_interf_0_m_axis_aud_tvalid": {
                "ports": [
                  "LR_Stream2AXI_interf_0/m_axis_aud_tvalid",
                  "i2s_transmitter_0/s_axis_aud_tvalid"
                ]
              },
              "AXI_aud_interface_0_upgraded_ipi_L_Data": {
                "ports": [
                  "AXI_aud_interface_0_upgraded_ipi/L_Data",
                  "fir_compiler_0/s_axis_data_tdata"
                ]
              },
              "AXI_aud_interface_0_upgraded_ipi_R_Data": {
                "ports": [
                  "AXI_aud_interface_0_upgraded_ipi/R_Data",
                  "fir_compiler_1/s_axis_data_tdata"
                ]
              },
              "AXI_aud_interface_0_upgraded_ipi_L_Data_valid": {
                "ports": [
                  "AXI_aud_interface_0_upgraded_ipi/L_Data_valid",
                  "fir_compiler_0/s_axis_data_tvalid",
                  "LR_Stream2AXI_interf_0/L_data_valid"
                ]
              },
              "AXI_aud_interface_0_upgraded_ipi_R_Data_valid": {
                "ports": [
                  "AXI_aud_interface_0_upgraded_ipi/R_Data_valid",
                  "fir_compiler_1/s_axis_data_tvalid",
                  "LR_Stream2AXI_interf_0/R_data_valid"
                ]
              },
              "AXI_aud_interface_0_upgraded_ipi_L_C_Data": {
                "ports": [
                  "AXI_aud_interface_0_upgraded_ipi/L_C_Data",
                  "LR_Stream2AXI_interf_0/L_C_Data"
                ]
              },
              "AXI_aud_interface_0_upgraded_ipi_R_C_Data": {
                "ports": [
                  "AXI_aud_interface_0_upgraded_ipi/R_C_Data",
                  "LR_Stream2AXI_interf_0/R_C_Data"
                ]
              },
              "AXI_aud_interface_0_upgraded_ipi_s_axis_aud_tready": {
                "ports": [
                  "AXI_aud_interface_0_upgraded_ipi/s_axis_aud_tready",
                  "i2s_receiver_0/m_axis_aud_tready"
                ]
              },
              "i2s_receiver_0_m_axis_aud_tvalid": {
                "ports": [
                  "i2s_receiver_0/m_axis_aud_tvalid",
                  "AXI_aud_interface_0_upgraded_ipi/s_axis_aud_tvalid"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "s_axi_ctrl",
              "i2s_audio_stream/s_axi_ctrl"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "audio_codec_ctrl_0/S_AXI"
            ]
          },
          "ps7_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "S_AXI1",
              "mux_sel/S_AXI"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "s_axi_ctrl1",
              "i2s_audio_stream/s_axi_ctrl1"
            ]
          }
        },
        "nets": {
          "audio_codec_ctrl_0_bclk": {
            "ports": [
              "audio_codec_ctrl_0/bclk",
              "bclk_mux/a"
            ]
          },
          "i2s_receiver_0_sclk_out": {
            "ports": [
              "i2s_audio_stream/sclk_in",
              "bclk_mux/b"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "mux_sel/gpio_io_o",
              "out_mux/sel",
              "bclk_mux/sel",
              "lrclk_mux/sel"
            ]
          },
          "audio_codec_ctrl_0_lrclk": {
            "ports": [
              "audio_codec_ctrl_0/lrclk",
              "lrclk_mux/a"
            ]
          },
          "audio_codec_ctrl_0_sdata_o": {
            "ports": [
              "audio_codec_ctrl_0/sdata_o",
              "out_mux/a"
            ]
          },
          "i2s_receiver_0_lrclk_out": {
            "ports": [
              "i2s_audio_stream/lrclk_in",
              "lrclk_mux/b"
            ]
          },
          "i2s_transmitter_0_sdata_0_out": {
            "ports": [
              "i2s_audio_stream/sdata_0_out",
              "out_mux/b"
            ]
          },
          "bclk_mux_y": {
            "ports": [
              "bclk_mux/y",
              "bclk"
            ]
          },
          "Net": {
            "ports": [
              "sdata_i",
              "i2s_audio_stream/sdata_i",
              "audio_codec_ctrl_0/sdata_i"
            ]
          },
          "audio_codec_ctrl_0_codec_address": {
            "ports": [
              "audio_codec_ctrl_0/codec_address",
              "codec_addr"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk_in1",
              "clk_wiz_10MHz/clk_in1",
              "clk_wiz_12_288MHz/clk_in1",
              "mux_sel/s_axi_aclk",
              "i2s_audio_stream/m_axis_aud_aclk",
              "audio_codec_ctrl_0/s_axi_aclk"
            ]
          },
          "rst_ps7_0_fclk0_peripheral_aresetn": {
            "ports": [
              "resetn",
              "clk_wiz_10MHz/resetn",
              "mux_sel/s_axi_aresetn",
              "clk_wiz_12_288MHz/resetn",
              "i2s_audio_stream/s_axi_ctrl_aresetn",
              "audio_codec_ctrl_0/s_axi_aresetn"
            ]
          },
          "lrclk_mux_y": {
            "ports": [
              "lrclk_mux/y",
              "lrclk"
            ]
          },
          "clk_wiz_18_432MHz_clk_out1": {
            "ports": [
              "clk_wiz_12_288MHz/clk_out1",
              "aud_mclk",
              "i2s_audio_stream/aud_mclk"
            ]
          },
          "mux_vector_0_y": {
            "ports": [
              "out_mux/y",
              "sdata_o"
            ]
          },
          "clk_wiz_10MHz_clk_out1": {
            "ports": [
              "clk_wiz_10MHz/clk_out1",
              "audio_clk_10MHz"
            ]
          },
          "rst_ps7_0_fclk1_peripheral_reset": {
            "ports": [
              "aud_mrst",
              "i2s_audio_stream/aud_mrst"
            ]
          },
          "i2s_receiver_0_irq": {
            "ports": [
              "i2s_audio_stream/irq",
              "irq"
            ]
          },
          "i2s_transmitter_0_irq": {
            "ports": [
              "i2s_audio_stream/irq1",
              "irq1"
            ]
          }
        }
      },
      "concat_interrupts": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "base_concat_interrupts_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "7"
          }
        }
      }
    },
    "interface_nets": {
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "btns_gpio/S_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "ps7_0/FIXED_IO"
        ]
      },
      "ps7_0_IIC_1": {
        "interface_ports": [
          "IIC_1",
          "ps7_0/IIC_1"
        ]
      },
      "ps7_0_M_AXI_GP0": {
        "interface_ports": [
          "ps7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "swsleds_gpio_GPIO": {
        "interface_ports": [
          "sws_2bits",
          "switches_gpio/GPIO"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M04_AXI",
          "Audio_controller/S_AXI1"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M05_AXI",
          "switches_gpio/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M06_AXI",
          "system_interrupts/s_axi"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "Audio_controller/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "Audio_controller/s_axi_ctrl"
        ]
      },
      "ps7_0_DDR": {
        "interface_ports": [
          "DDR",
          "ps7_0/DDR"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M03_AXI",
          "Audio_controller/s_axi_ctrl1"
        ]
      },
      "btns_gpio_GPIO": {
        "interface_ports": [
          "btns_4bits",
          "btns_gpio/GPIO"
        ]
      }
    },
    "nets": {
      "audio_codec_ctrl_0_codec_address": {
        "ports": [
          "Audio_controller/codec_addr",
          "codec_addr"
        ]
      },
      "clk_wiz_10MHz_clk_out1": {
        "ports": [
          "Audio_controller/audio_clk_10MHz",
          "audio_clk_10MHz"
        ]
      },
      "ps7_0_FCLK_CLK3": {
        "ports": [
          "ps7_0/FCLK_CLK3",
          "rst_ps7_0_100M/slowest_sync_clk"
        ]
      },
      "ps7_0_FCLK_RESET0_N": {
        "ports": [
          "ps7_0/FCLK_RESET0_N",
          "rst_ps7_0_fclk0/ext_reset_in",
          "rst_ps7_0_100M/ext_reset_in",
          "rst_ps7_0_fclk1/ext_reset_in"
        ]
      },
      "rst_ps7_0_fclk0_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_fclk0/peripheral_aresetn",
          "btns_gpio/s_axi_aresetn",
          "switches_gpio/s_axi_aresetn",
          "system_interrupts/s_axi_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "ps7_0_axi_periph/M02_ARESETN",
          "ps7_0_axi_periph/M03_ARESETN",
          "ps7_0_axi_periph/M04_ARESETN",
          "ps7_0_axi_periph/M05_ARESETN",
          "ps7_0_axi_periph/M06_ARESETN",
          "Audio_controller/resetn",
          "ps7_0_axi_periph/M07_ARESETN"
        ]
      },
      "system_interrupts_irq": {
        "ports": [
          "system_interrupts/irq",
          "xlconcat_0/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "ps7_0/IRQ_F2P"
        ]
      },
      "mux_vector_0_y": {
        "ports": [
          "Audio_controller/sdata_o",
          "sdata_o"
        ]
      },
      "i2s_receiver_0_irq": {
        "ports": [
          "Audio_controller/irq",
          "xlconcat_0/In1"
        ]
      },
      "i2s_transmitter_0_irq": {
        "ports": [
          "Audio_controller/irq1",
          "xlconcat_0/In2"
        ]
      },
      "Net": {
        "ports": [
          "sdata_i",
          "Audio_controller/sdata_i"
        ]
      },
      "bclk_mux_y": {
        "ports": [
          "Audio_controller/bclk",
          "bclk"
        ]
      },
      "lrclk_mux_y": {
        "ports": [
          "Audio_controller/lrclk",
          "lrclk"
        ]
      },
      "clk_wiz_18_432MHz_clk_out1": {
        "ports": [
          "Audio_controller/aud_mclk",
          "rst_ps7_0_fclk1/slowest_sync_clk"
        ]
      },
      "ps7_0_FCLK_CLK0": {
        "ports": [
          "ps7_0/FCLK_CLK0",
          "ps7_0_axi_periph/M00_ACLK",
          "btns_gpio/s_axi_aclk",
          "ps7_0_axi_periph/M01_ACLK",
          "ps7_0_axi_periph/M02_ACLK",
          "ps7_0_axi_periph/M03_ACLK",
          "ps7_0_axi_periph/M04_ACLK",
          "ps7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/M05_ACLK",
          "switches_gpio/s_axi_aclk",
          "ps7_0_axi_periph/M06_ACLK",
          "system_interrupts/s_axi_aclk",
          "rst_ps7_0_fclk0/slowest_sync_clk",
          "Audio_controller/clk_in1",
          "ps7_0_axi_periph/M07_ACLK"
        ]
      },
      "rst_ps7_0_fclk1_peripheral_reset": {
        "ports": [
          "rst_ps7_0_fclk1/peripheral_reset",
          "Audio_controller/aud_mrst"
        ]
      },
      "concat_interrupts_dout": {
        "ports": [
          "concat_interrupts/dout",
          "system_interrupts/intr"
        ]
      },
      "switches_gpio_ip2intc_irpt": {
        "ports": [
          "switches_gpio/ip2intc_irpt",
          "concat_interrupts/In6"
        ]
      },
      "btns_gpio_ip2intc_irpt": {
        "ports": [
          "btns_gpio/ip2intc_irpt",
          "concat_interrupts/In5"
        ]
      }
    },
    "addressing": {
      "/ps7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_audio_codec_ctrl_0_reg0": {
                "address_block": "/Audio_controller/audio_codec_ctrl_0/S_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_btns_gpio_Reg": {
                "address_block": "/btns_gpio/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_i2s_receiver_0_Reg": {
                "address_block": "/Audio_controller/i2s_audio_stream/i2s_receiver_0/s_axi_ctrl/Reg",
                "offset": "0x7FFF8000",
                "range": "32K"
              },
              "SEG_i2s_transmitter_0_Reg": {
                "address_block": "/Audio_controller/i2s_audio_stream/i2s_transmitter_0/s_axi_ctrl/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_mux_sel_Reg": {
                "address_block": "/Audio_controller/mux_sel/S_AXI/Reg",
                "offset": "0x41260000",
                "range": "64K"
              },
              "SEG_switches_gpio_Reg": {
                "address_block": "/switches_gpio/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "8K"
              },
              "SEG_system_interrupts_Reg": {
                "address_block": "/system_interrupts/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}