#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Feb 13 16:58:02 2024
# Process ID: 17680
# Current directory: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24260 C:\Users\reese_ford1\Documents\GitHub\ARM-Lab\ARM-Project\ARM-Project.xpr
# Log file: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/vivado.log
# Journal file: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project\vivado.jou
# Running On: ROG-112-05, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 34145 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.242 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top regfile_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top regfile_test [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module regfile_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <regfile> not found while processing module instance <regfile1> [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1539.242 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <regfile> not found while processing module instance <regfile1> [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_test_behav -key {Behavioral:sim_1:Functional:regfile_test} -tclbatch {regfile_test.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
WARNING: Simulation object /instr_parse_test/tc was not found in the design.
WARNING: Simulation object /instr_parse_test/instruction was not found in the design.
WARNING: Simulation object /instr_parse_test/ts was not found in the design.
WARNING: Simulation object /instr_parse_test/er_opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/er_address was not found in the design.
WARNING: Simulation object /instr_parse_test/address was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rd_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rd_num was not found in the design.
source regfile_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 10 ns | er = 256 | ar = 4294967296 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 10 ns | er = 4 | ar = 256 | er_bits = 64 | ar_bits = 64 ---

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 20 ns | er = 16 | ar = 65536 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 20 ns | er = 10 | ar = 4112 | er_bits = 64 | ar_bits = 64 ---

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 30 ns | er = 129 | ar = 268435457 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 30 ns | er = 17 | ar = 65537 | er_bits = 64 | ar_bits = 64 ---

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
--- Step 1: Fail: |read_data1| time = 40 ns | er = 55 | ar = 4294967296 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 40 ns | er = 17 | ar = 65537 | er_bits = 64 | ar_bits = 64 ---

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
--- Step 2: Fail: |read_data2| time = 50 ns | er = 129 | ar = 268435457 | er_bits = 64 | ar_bits = 64 ---

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 94 ns | er = 0 | ar = 55 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 94 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 5
Fail Count = 13

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1539.242 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: Simulation object /regfile_test/read_data1_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /regfile_test/read_data2_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 10 ns | er = 256 | ar = 4294967296 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 10 ns | er = 4 | ar = 256 | er_bits = 64 | ar_bits = 64 ---

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 20 ns | er = 16 | ar = 65536 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 20 ns | er = 10 | ar = 4112 | er_bits = 64 | ar_bits = 64 ---

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 30 ns | er = 129 | ar = 268435457 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 30 ns | er = 17 | ar = 65537 | er_bits = 64 | ar_bits = 64 ---

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
--- Step 1: Fail: |read_data1| time = 40 ns | er = 55 | ar = 4294967296 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 40 ns | er = 17 | ar = 65537 | er_bits = 64 | ar_bits = 64 ---

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
--- Step 2: Fail: |read_data2| time = 50 ns | er = 129 | ar = 268435457 | er_bits = 64 | ar_bits = 64 ---

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 94 ns | er = 0 | ar = 55 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 94 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 5
Fail Count = 13

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.242 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 10 ns | er = 256 | ar = 4294967296 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 10 ns | er = 4 | ar = 256 | er_bits = 64 | ar_bits = 64 ---

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 20 ns | er = 16 | ar = 65536 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 20 ns | er = 10 | ar = 4112 | er_bits = 64 | ar_bits = 64 ---

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 30 ns | er = 129 | ar = 268435457 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 30 ns | er = 17 | ar = 65537 | er_bits = 64 | ar_bits = 64 ---

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
--- Step 1: Fail: |read_data1| time = 40 ns | er = 55 | ar = 4294967296 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 40 ns | er = 17 | ar = 65537 | er_bits = 64 | ar_bits = 64 ---

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
--- Step 2: Fail: |read_data2| time = 50 ns | er = 129 | ar = 268435457 | er_bits = 64 | ar_bits = 64 ---

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 94 ns | er = 0 | ar = 55 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 94 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 5
Fail Count = 13

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.242 ; gain = 0.000
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
set_property xsim.view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
--- Step 1: Fail: |read_data1| time = 40 ns | er = 55 | ar = 256 | er_bits = 64 | ar_bits = 64 ---
+++ Step 2: Pass: |read_data2| time = 40 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 50 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 94 ns | er = 0 | ar = 55 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 94 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 13
Fail Count = 5

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.242 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
--- Step 1: Fail: |read_data1| time = 40 ns | er = 55 | ar = 256 | er_bits = 64 | ar_bits = 64 ---
+++ Step 2: Pass: |read_data2| time = 40 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 50 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 94 ns | er = 0 | ar = 55 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 94 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 13
Fail Count = 5

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1539.242 ; gain = 0.000
add_bp {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv} 94
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++
Stopped at time : 40 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 94
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1539.242 ; gain = 0.000
step

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
Stopped at time : 40 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 95
step
Stopped at time : 40 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 96
step
Stopped at time : 40 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 97
step
Stopped at time : 40 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" Line 9
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++
Stopped at time : 40 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 94
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.242 ; gain = 0.000
remove_bps -file {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv} -line 94
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
--- Step 1: Fail: |read_data1| time = 40 ns | er = 55 | ar = 256 | er_bits = 64 | ar_bits = 64 ---
+++ Step 2: Pass: |read_data2| time = 40 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 50 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 94 ns | er = 0 | ar = 55 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 94 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 13
Fail Count = 5

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.242 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module regfile_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 40 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 40 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 50 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 94 ns | er = 0 | ar = 55 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 94 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
--- Step 1: Fail: |read_data1| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---
--- Step 2: Fail: |read_data2| time = 96 ns | er = 0 | ar = -354 | er_bits = 64 | ar_bits = 64 ---

Pass Count = 14
Fail Count = 4

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.242 ; gain = 0.000
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module regfile_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay(DELAYAMT=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.regfile_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 40 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 40 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 50 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 94 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 94 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 96 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 96 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 18
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_test_behav -key {Behavioral:sim_1:Functional:regfile_test} -tclbatch {regfile_test.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
WARNING: Simulation object /instr_parse_test/tc was not found in the design.
WARNING: Simulation object /instr_parse_test/instruction was not found in the design.
WARNING: Simulation object /instr_parse_test/ts was not found in the design.
WARNING: Simulation object /instr_parse_test/er_opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/er_address was not found in the design.
WARNING: Simulation object /instr_parse_test/address was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rd_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rd_num was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
source regfile_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 40 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 40 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 50 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 94 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 94 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 96 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 96 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 18
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1539.242 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: Simulation object /regfile_test/read_data1_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /regfile_test/read_data2_string was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 40 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 40 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 50 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 94 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 94 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 96 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 96 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 18
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1539.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'regfile_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj regfile_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_test_behav -key {Behavioral:sim_1:Functional:regfile_test} -tclbatch {regfile_test.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
WARNING: Simulation object /instr_parse_test/tc was not found in the design.
WARNING: Simulation object /instr_parse_test/instruction was not found in the design.
WARNING: Simulation object /instr_parse_test/ts was not found in the design.
WARNING: Simulation object /instr_parse_test/er_opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/er_address was not found in the design.
WARNING: Simulation object /instr_parse_test/address was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rd_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rd_num was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
source regfile_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

******* BEGIN TEST RESULTS *******

Test Case 1: | rr_1 = 0 | rr_2 = 5 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 10 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 10 ns | er = 4 | ar = 4 | er_bits = 64 | ar_bits = 64 +++

Test Case 2: | rr_1 = 3 | rr_2 = 19 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 20 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 20 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++

Test Case 3: | rr_1 = 15 | rr_2 = 12 | | wr = 0 | | wd = 0 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 30 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 30 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 4: | rr_1 = 0 | rr_2 = 12 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 40 ns | er = 256 | ar = 256 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 40 ns | er = 17 | ar = 17 | er_bits = 64 | ar_bits = 64 +++

Test Case 5: | rr_1 = 0 | rr_2 = 15 | | wr = 0 | | wd = 55 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 50 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 50 ns | er = 129 | ar = 129 | er_bits = 64 | ar_bits = 64 +++

Test Case 6: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = -354 | rw = 1 |
+++ Step 1: Pass: |read_data1| time = 66 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 66 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 7: | rr_1 = 0 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 86 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 86 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 8: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 94 ns | er = 55 | ar = 55 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 94 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Test Case 9: | rr_1 = 15 | rr_2 = 15 | | wr = 15 | | wd = 23456 | rw = 0 |
+++ Step 1: Pass: |read_data1| time = 96 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++
+++ Step 2: Pass: |read_data2| time = 96 ns | er = -354 | ar = -354 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 18
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 96 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile_test.sv" Line 158
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1539.242 ; gain = 0.000
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top instr_parse_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top instr_parse_test [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'instr_parse_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'instr_parse_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj instr_parse_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse_test.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module instr_parse_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot instr_parse_test_behav xil_defaultlib.instr_parse_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot instr_parse_test_behav xil_defaultlib.instr_parse_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.instr_parse_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot instr_parse_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instr_parse_test_behav -key {Behavioral:sim_1:Functional:instr_parse_test} -tclbatch {instr_parse_test.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
WARNING: Simulation object /regfile_test/read_clk was not found in the design.
WARNING: Simulation object /regfile_test/write_clk was not found in the design.
WARNING: Simulation object /regfile_test/read_register1 was not found in the design.
WARNING: Simulation object /regfile_test/read_register2 was not found in the design.
WARNING: Simulation object /regfile_test/write_register was not found in the design.
WARNING: Simulation object /regfile_test/write_data was not found in the design.
WARNING: Simulation object /regfile_test/reg_write was not found in the design.
WARNING: Simulation object /regfile_test/read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/tc was not found in the design.
WARNING: Simulation object /regfile_test/ts was not found in the design.
source instr_parse_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

******* BEGIN TEST RESULTS *******

Test Case 1
LDUR X9, [X22, #240]
+++ Step 1: Pass: |rn_num| time = 2 ns | er = 22 | ar = 22 | er_bits = 5 | ar_bits = 5 +++
+++ Step 2: Pass: |rd_num| time = 2 ns | er = 9 | ar = 9 | er_bits = 5 | ar_bits = 5 +++
+++ Step 3: Pass: |address| time = 2 ns | er = 240 | ar = 240 | er_bits = 9 | ar_bits = 9 +++
+++ Step 4: Pass: |opcode| time = 2 ns | er = 1986 | ar = 1986 | er_bits = 11 | ar_bits = 11 +++

Test Case 2
ADD X10, X21, X9
+++ Step 1: Pass: |rm_num| time = 12 ns | er = 9 | ar = 9 | er_bits = 5 | ar_bits = 5 +++
+++ Step 2: Pass: |rn_num| time = 12 ns | er = 21 | ar = 21 | er_bits = 5 | ar_bits = 5 +++
+++ Step 3: Pass: |rd_num| time = 12 ns | er = 10 | ar = 10 | er_bits = 5 | ar_bits = 5 +++
+++ Step 4: Pass: |opcode| time = 12 ns | er = 1112 | ar = 1112 | er_bits = 11 | ar_bits = 11 +++

Test Case 3
STUR X10, [X23, #64]
+++ Step 1: Pass: |rn_num| time = 22 ns | er = 23 | ar = 23 | er_bits = 5 | ar_bits = 5 +++
+++ Step 2: Pass: |rd_num| time = 22 ns | er = 10 | ar = 10 | er_bits = 5 | ar_bits = 5 +++
+++ Step 3: Pass: |address| time = 22 ns | er = 64 | ar = 64 | er_bits = 9 | ar_bits = 9 +++
+++ Step 4: Pass: |opcode| time = 22 ns | er = 1984 | ar = 1984 | er_bits = 11 | ar_bits = 11 +++

Pass Count = 12
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 30 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse_test.sv" Line 161
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instr_parse_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1540.426 ; gain = 1.184
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 17:34:20 2024...
