{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09929,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09984,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000711349,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00132545,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000382518,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00132545,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 6.384,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 20,
	"finish__design__instance__area__class:timing_repair_buffer": 15.96,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 6.65,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.798,
	"finish__design__instance__count__class:sequential_cell": 19,
	"finish__design__instance__area__class:sequential_cell": 86.982,
	"finish__design__instance__count__class:multi_input_combinational_cell": 76,
	"finish__design__instance__area__class:multi_input_combinational_cell": 124.222,
	"finish__design__instance__count": 135,
	"finish__design__instance__area": 244.986,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.424328,
	"finish__clock__skew__setup": 0.000391097,
	"finish__clock__skew__hold": 0.000391097,
	"finish__timing__drv__max_slew_limit": 0.661548,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.863866,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000195738,
	"finish__power__switching__total": 6.49719e-05,
	"finish__power__leakage__total": 5.20047e-06,
	"finish__power__total": 0.000265911,
	"finish__design__io": 24,
	"finish__design__die__area": 4630.8,
	"finish__design__core__area": 4233.66,
	"finish__design__instance__count": 227,
	"finish__design__instance__area": 269.458,
	"finish__design__instance__count__stdcell": 227,
	"finish__design__instance__area__stdcell": 269.458,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0636466,
	"finish__design__instance__utilization__stdcell": 0.0636466,
	"finish__design__rows": 46,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 46,
	"finish__design__sites": 15916,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 15916,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}