# Interrupt Service Routine (ISR) Implementation Proposal
## Z80 Memory Request Handler

**Date:** November 6-7, 2025  
**Status:** COMPREHENSIVE - External Interrupt + Synchronization + Backpressure  
**Author:** Z80 Validation Project  
**Component:** Hardware Abstraction Layer (HAL)

---

## ‚úÖ HARDWARE UPDATE COMPLETE: Pin Assignment Change (November 7, 2025)

**PORTL does not support interrupts on the ATmega2560!**

**COMPLETED CONFIGURATION:**
- ‚úÖ **MREQ:** Pin D2 (PE4, INT4) - External Interrupt, falling edge only
- ‚úÖ **Other control signals:** PORTL (D48-D42, PL1-PL7) - IORQ, RD, WR, M1, RFSH, HALT, BUSAK
- ‚úÖ **Hardware change:** MREQ moved from D49 to D2 (1 wire) - **COMPLETE**

**Final Pin Mapping:**
- MREQ: Pin 2 (PE4, INT4)
- IORQ: Pin 48 (PL1)
- RD: Pin 47 (PL2)
- WR: Pin 46 (PL3)
- M1: Pin 45 (PL4)
- RFSH: Pin 44 (PL5)
- HALT: Pin 43 (PL6)
- BUSAK: Pin 42 (PL7)

**Benefits:**
- ‚úÖ 13% faster (3 cycles saved - no MREQ checking needed)
- ‚úÖ 50% fewer interrupts (only falling edge, not rising)
- ‚úÖ 44% less CPU overhead per memory access
- ‚úÖ Simpler ISR code (hardware guarantees MREQ active)
- ‚úÖ Better Z80 clock support (up to 3 MHz with SRAM cache)

**See:** `docs/ISR_Performance_Detailed.md` for complete analysis

---

## üìñ Document Overview

This comprehensive document covers the complete ISR implementation strategy:

### Core ISR Implementation
- **Section 1:** Executive Summary - Key goals and current status
- **Section 2:** Technical Requirements - Timing budgets and performance analysis
- **Section 3:** ISR Implementation Strategy - External interrupt configuration
- **Section 4:** Detailed ISR Implementation - Complete code with SRAM cache
- **Section 5:** Error Handling & Edge Cases - Refresh cycles, bus contention, etc.

### Testing & Validation
- **Section 6:** Testing Strategy - Unit tests, integration tests, performance benchmarks
- **Section 7:** Optimization Techniques - Compiler flags, inline assembly

### Advanced Features
- **Section 8:** Future Enhancements - DMA, memory mapping, advanced caching
- **Section 9:** Implementation Checklist - Step-by-step development guide
- **Section 10:** Timeline & Milestones - Project schedule
- **Section 11:** Risk Assessment - Potential issues and mitigations
- **Section 12:** Open Questions & Decisions - Design choices documented

### Synchronization & Performance
- **Section 13:** ISR-to-Application Synchronization - Ring buffer with auto-backpressure
- **Section 14:** Backpressure Strategies - WAIT vs Clock Throttling vs Hybrid approach

### Reference
- **Section 15:** References - Z80, AVR, and optimization documentation
- **Section 16:** Conclusion - Summary and recommendations

---

## 1. Executive Summary

This document proposes the implementation of the critical Interrupt Service Routine (ISR) that handles Z80 memory requests. This ISR is the **most performance-critical** component of the entire validation suite, as it must respond to Z80 bus cycles within 1-2 microseconds to enable stable operation.

### Key Design Goals
1. **Ultra-Low Latency**: Total response time < 1.6¬µs @ 16 MHz Arduino clock
2. **High Reliability**: Handle every Z80 bus cycle without dropping requests
3. **Maximum Z80 Clock Speed**: Support Z80 operation at 1-2.5 MHz
4. **Safety**: Prevent bus contention and hardware damage
5. **Testability**: Built-in verification and diagnostic capabilities

### Current Status
- ‚úÖ Pin configuration complete (`initializeHAL()`)
- ‚úÖ Interrupt setup ready (`initializeMemoryHandler()` - needs INT4 config)
- ‚úÖ Global variables and data structures defined
- ‚úÖ **Hardware change COMPLETE** - MREQ moved to D2 (November 7, 2025)
- ‚ùå **ISR implementation pending** (this proposal provides complete specification)
- ‚ö†Ô∏è Ready to begin Phase 1 of implementation plan

---

## 2. Technical Requirements

### 2.1 Z80 Bus Cycle Timing

The Z80 bus cycle consists of multiple T-states (clock cycles):

| Z80 Clock | T-state Duration | Bus Cycle Duration |
|-----------|:----------------:|:------------------:|
| 100 KHz   | 10 ¬µs            | 40-60 ¬µs           |
| 500 KHz   | 2 ¬µs             | 8-12 ¬µs            |
| 1 MHz     | 1 ¬µs             | 4-6 ¬µs             |
| 2 MHz     | 500 ns           | 2-3 ¬µs             |
| 4 MHz     | 250 ns           | 1-1.5 ¬µs           |

**Critical Timing Windows:**
- **T1 (Address Valid)**: Address appears on bus, MREQ goes active
- **T2 (Data Required)**: Arduino must provide data before end of T2
- **T3 (Data Hold)**: Data must be stable until RD/WR goes inactive

### 2.2 Arduino ISR Performance Budget

Arduino Mega 2560 @ 16 MHz (62.5 ns per clock cycle):

#### With SRAM Cache (Recommended):

| Operation                    | Clock Cycles | Time (ns) | Notes                           |
|------------------------------|:------------:|:---------:|:--------------------------------|
| ISR Entry (hardware)         | 4-6          | 250-375   | Context save, jump to ISR       |
| Read PINL & invert           | 2            | 125       | Control signals (no MREQ)       |
| ‚úÖ NO MREQ CHECK             | 0            | **0**     | **Saved by external INT!**      |
| Read address (PINC+PINK)     | 2            | 125       | 16-bit address                  |
| Check RD/WR (branch)         | 2            | 125       | Operation type                  |
| Set data direction           | 1            | 62.5      | DDRA write                      |
| **SRAM read**                | **2-3**      | **125-187** | **Fast cache access**         |
| Write to PORTA               | 1            | 62.5      | Data output                     |
| ISR Exit (hardware)          | 4            | 250       | Context restore                 |
| **Total (READ)**             | **17-23**    | **~1.1 ¬µs** | üèÜ 27% faster than PROGMEM!   |
| **Total (WRITE)**            | **15-21**    | **~1.0 ¬µs** | Same as before                |

#### With PROGMEM (Fallback for large programs):

| Operation                        | Clock Cycles | Time (ns) | Notes                   |
|----------------------------------|:------------:|:---------:|:------------------------|
| PROGMEM read (instead of SRAM)   | 4-6          | 250-375   | Flash access (slower)   |
| **Total (READ)**                 | **19-25**    | **~1.3 ¬µs** | Still acceptable      |

**KEY ADVANTAGES:** 
- External interrupt eliminates MREQ checking (3 cycles saved)
- **SRAM caching saves 2-3 cycles per read (15% ISR speedup)**
- Rising edge never fires (0 cycles wasted) vs pin change interrupt

**Conclusion:** Arduino can comfortably support Z80 at 2-3 MHz with SRAM caching, 1-2.5 MHz with PROGMEM fallback.

---

## 3. ISR Implementation Strategy

### 3.1 Interrupt Trigger Configuration

**CRITICAL UPDATE:** PORTL does not support interrupts on ATmega2560. The ISR uses External Interrupt INT4 on pin D2 (PE4).

**‚úÖ HARDWARE CHANGE COMPLETE: November 7, 2025**
- MREQ moved from D49 to D2
- Control signals reassigned on PORTL (pins 48-42)

```cpp
// In initializeMemoryHandler()
// Configure INT4 for falling edge trigger (MREQ going active)
EICRB &= ~((1 << ISC41) | (1 << ISC40));  // Clear bits
EICRB |= (1 << ISC41);                     // Set for falling edge only
EIMSK |= (1 << INT4);                      // Enable INT4
sei();                                      // Enable global interrupts
```

**Pin Assignment - ‚úÖ HARDWARE COMPLETE (November 7, 2025):**
- **MREQ:** D2 (PE4, INT4)
- **IORQ:** D48 (PL1)
- **RD:** D47 (PL2)
- **WR:** D46 (PL3)
- **M1:** D45 (PL4)
- **RFSH:** D44 (PL5)
- **HALT:** D43 (PL6)
- **BUSAK:** D42 (PL7)

**Trigger Behavior:**
- Interrupt fires on **falling edge ONLY** (MREQ going active/LOW)
- Hardware filters edges - **ISR never fires on rising edge**
- **No software edge detection needed** - MREQ guaranteed active by hardware
- This saves 3 cycles (200 ns) per memory access!

### 3.2 Two-Stage Processing Pipeline (Optimized with External Interrupt)

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ STAGE 1: Hardware Entry & Signal Read (5-8 cycles)         ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ ‚Ä¢ Hardware saves PC and flags (4-6 cycles)                  ‚îÇ
‚îÇ ‚Ä¢ Read PINL and invert (2 cycles)                           ‚îÇ
‚îÇ ‚Ä¢ ‚úÖ NO MREQ CHECK NEEDED - hardware guarantees active!     ‚îÇ
‚îÇ ‚Ä¢ Read address bus from PINC + PINK (2 cycles)              ‚îÇ
‚îÇ ‚Ä¢ Test RD signal and branch (2 cycles)                      ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
           ‚Üì
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ STAGE 2: Data Transfer (4-8 cycles)                        ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ READ Path (SRAM cache):       ‚îÇ WRITE Path:                 ‚îÇ
‚îÇ ‚Ä¢ Set DDRA = output (1 cycle) ‚îÇ ‚Ä¢ Set DDRA = input (1 cycle)‚îÇ
‚îÇ ‚Ä¢ Read from SRAM (2-3) ‚úÖ     ‚îÇ ‚Ä¢ Read PINA (1 cycle)       ‚îÇ
‚îÇ ‚Ä¢ Write to PORTA (1 cycle)    ‚îÇ ‚Ä¢ Store data (2 cycles)     ‚îÇ
‚îÇ ‚Ä¢ Total: 4-5 cycles           ‚îÇ ‚Ä¢ Store address (2 cycles)  ‚îÇ
‚îÇ                               ‚îÇ ‚Ä¢ Total: 6 cycles           ‚îÇ
‚îÇ READ Path (PROGMEM fallback): ‚îÇ                             ‚îÇ
‚îÇ ‚Ä¢ Read from PROGMEM (4-6)     ‚îÇ                             ‚îÇ
‚îÇ ‚Ä¢ Total: 6-8 cycles           ‚îÇ                             ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
           ‚Üì
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ STAGE 3: Exit & Return (4 cycles)                          ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ ‚Ä¢ Hardware restores PC and flags (4 cycles)                 ‚îÇ
‚îÇ ‚Ä¢ Return to main program                                     ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò

TOTAL: 17-23 cycles (1.0-1.4 ¬µs) for complete READ operation with SRAM cache ‚úÖ
       19-25 cycles (1.2-1.6 ¬µs) for complete READ operation with PROGMEM fallback
       15-21 cycles (0.9-1.3 ¬µs) for complete WRITE operation

**KEY ADVANTAGES:**
- No rising edge interrupts - ISR never fires unnecessarily!
- SRAM caching provides 15% performance boost for READ operations
- PROGMEM fallback allows unlimited program size
```

---

## 4. Detailed ISR Implementation

### 4.1 Core ISR Code

```cpp
/**
 * External Interrupt 4 Service Routine (INT4)
 * 
 * Handles Z80 memory requests (MREQ signal on pin D2/PE4).
 * Optimized for sub-microsecond response time.
 * 
 * Performance: ~1.1¬µs for READ (SRAM cache), ~1.0¬µs for WRITE @ 16 MHz
 *              ~1.3¬µs for READ (PROGMEM fallback)
 * 
 * CRITICAL: MREQ on D2 (PE4, INT4) - Other signals on PORTL (D49-D43)
 * 
 * Memory Strategy: Uses SRAM cache for small programs (up to 256 bytes)
 *                  Falls back to PROGMEM for larger programs
 * 
 * GCC Attributes:
 *   hot     - Optimize aggressively for speed
 *   flatten - Inline all function calls
 */
ISR(INT4_vect) __attribute__((hot, flatten));

ISR(INT4_vect) {
  // ==========================================================================
  // STAGE 1: Hardware Entry & Signal Read (10-12 cycles)
  // ==========================================================================
  
  // ‚úÖ MREQ is GUARANTEED ACTIVE by hardware (falling edge only)
  // ‚úÖ NO NEED to check MREQ state - saves 3 cycles!
  
  // Read remaining control signals from PORTL (2 cycles)
  // PORTL contains: IORQ, RD, WR, M1, RFSH, HALT, BUSAK (not MREQ)
  register uint8_t control = ~PINL;
  
  // Read 16-bit address from bus (2 cycles)
  // A0-A7 on PORTC, A8-A15 on PORTK
  register uint16_t address = ((uint16_t)PINK << 8) | PINC;
  
  // Determine operation type: READ or WRITE (2 cycles)
  
  // ==========================================================================
  // STAGE 2a: READ Operation - Arduino provides data to Z80 (4-8 cycles)
  // ==========================================================================
  
  if (control & PORTL_RD_MASK) {
    // READ cycle: Z80 is reading from memory
    
    // Set data bus as output (1 cycle)
    DDRA = 0xFF;
    
    // Use SRAM cache if available and address in range (FAST PATH)
    if (g_useCaching && address < g_cacheSize) {
      // FAST: Read from SRAM cache (2-3 cycles)
      PORTA = g_programCache[address];
    }
    // Fallback to PROGMEM for larger programs or uncached data
    else if (address < g_testProgramLength) {
      // SLOWER: Read byte from PROGMEM (4-6 cycles)
      PORTA = pgm_read_byte(&g_testProgram[address]);
    } 
    else {
      // Address out of range - return NOP (0x00) or 0xFF
      PORTA = 0x00;  // NOP instruction (safe default)
    }
    
    // Data is now on bus and will remain until RD goes inactive
    // Z80 will latch data before deasserting RD
    
    return;  // Exit ISR (4 cycles)
  }
  
  // ==========================================================================
  // STAGE 2b: WRITE Operation - Z80 sends data to Arduino (6 cycles)
  // ==========================================================================
  
  else if (control & PORTL_WR_MASK) {
    // WRITE cycle: Z80 is writing to memory
    
    // Set data bus as input (1 cycle)
    DDRA = 0x00;
    
    // Capture data from Z80 (1 cycle)
    register uint8_t data = PINA;
    
    // Store captured write for verification (4 cycles)
    g_capturedData = data;
    g_lastWriteAddress = address;
    
    // Note: We don't actually implement writable memory - just capture
    // the write operation for test verification
    
    return;  // Exit ISR (4 cycles)
  }
  
  // ==========================================================================
  // STAGE 3: Unexpected State - Should Rarely Reach Here
  // ==========================================================================
  
  // If neither RD nor WR is active with MREQ, something is unusual
  // This could happen during refresh cycles (MREQ + RFSH, no RD/WR)
  // Or during the transition period between signals
  
  // Set data bus to safe input state
  DDRA = 0x00;
  
  // Could increment error counter here if needed
  // g_isrErrorCount++;
  
  return;  // Exit ISR
}
```

### 4.2 Memory Management and Caching System

The ISR implementation above uses a hybrid memory approach for optimal performance.

#### Global Variables and Structures

```cpp
// Test program in PROGMEM (Flash memory) - always present
extern const uint8_t g_testProgram[] PROGMEM;
extern uint16_t g_testProgramLength;

// SRAM cache for fast access (recommended for programs < 256 bytes)
uint8_t g_programCache[256];  // 256 bytes of SRAM (3% of total)
bool g_useCaching = false;
uint16_t g_cacheSize = 0;

// Write capture variables
volatile uint8_t g_capturedData = 0;
volatile uint16_t g_lastWriteAddress = 0;
```

#### Cache Management Functions

```cpp
/**
 * Load test program from PROGMEM into SRAM cache
 * Call this BEFORE starting Z80 clock for best performance
 * 
 * @param progmem_ptr Pointer to test program in PROGMEM
 * @param length Length of program in bytes (max 256)
 */
void loadProgramToCache(const uint8_t* progmem_ptr, uint16_t length) {
  // Copy from Flash to SRAM - done ONCE before test starts
  uint16_t size = (length < 256) ? length : 256;
  
  for (uint16_t i = 0; i < size; i++) {
    g_programCache[i] = pgm_read_byte(&progmem_ptr[i]);
  }
  
  g_cacheSize = size;
  g_useCaching = true;
  
  // Also set the PROGMEM pointer for fallback
  g_testProgram = progmem_ptr;
  g_testProgramLength = length;
}

/**
 * Disable caching and use PROGMEM directly
 * Use for large programs (>256 bytes) or when RAM is constrained
 */
void disableCaching() {
  g_useCaching = false;
}

/**
 * Set test program without caching (PROGMEM only)
 * Use for very large test programs
 */
void setTestProgram(const uint8_t* progmem_ptr, uint16_t length) {
  g_testProgram = progmem_ptr;
  g_testProgramLength = length;
  g_useCaching = false;  // Use PROGMEM directly
}
```

#### Usage Examples

```cpp
// Example 1: Small test with caching (RECOMMENDED)
const uint8_t nop_test[] PROGMEM = {
  0x00, 0x00, 0x00, 0x76  // 3 NOPs + HALT
};

void runNOPTest() {
  loadProgramToCache(nop_test, sizeof(nop_test));  // Load to SRAM
  resetZ80();
  startClock();  // ISR uses fast SRAM reads!
  // ... test runs at maximum speed
  stopClock();
}

// Example 2: Large test without caching
const uint8_t large_test[2048] PROGMEM = {
  // ... 2KB of test code
};

void runLargeTest() {
  setTestProgram(large_test, sizeof(large_test));  // PROGMEM only
  resetZ80();
  startClock();  // ISR uses PROGMEM (still fast enough)
  // ... test runs
  stopClock();
}

// Example 3: Multiple small tests with cache reloading
void runTestSuite() {
  const uint8_t test1[] PROGMEM = { /* ... */ };
  const uint8_t test2[] PROGMEM = { /* ... */ };
  
  loadProgramToCache(test1, sizeof(test1));
  runTest();  // Fast!
  
  loadProgramToCache(test2, sizeof(test2));
  runTest();  // Fast!
}
```

#### Performance Comparison

| Access Method   | Cycles | Time @ 16 MHz | Z80 Speed Supported |
|-----------------|:------:|:-------------:|:-------------------:|
| **SRAM Cache**  | 2-3    | ~150 ns       | Up to 3 MHz         |
| **PROGMEM**     | 4-6    | ~300 ns       | Up to 2.5 MHz       |
| **Difference**  | 2-3 cycles saved | ~150 ns faster | +20% headroom |

**Recommendation:**
- Use SRAM cache for all programs < 256 bytes (most instruction tests)
- Use PROGMEM for larger programs or when testing multiple programs
- The cache can be reloaded between tests in milliseconds (not noticeable)

### 4.3 Alternative: Larger Cache Sizes

If RAM allows, you can increase the cache size:

```cpp
// Options for cache size
uint8_t g_programCache[256];   // Default: 3% of SRAM (recommended)
uint8_t g_programCache[512];   // 6% of SRAM (good for larger tests)
uint8_t g_programCache[1024];  // 12% of SRAM (comprehensive tests)
uint8_t g_programCache[2048];  // 25% of SRAM (maximum practical)
```

**SRAM Budget Analysis:**
```
Total SRAM: 8192 bytes

Allocations:
- Stack & Arduino runtime:     ~512 bytes
- Global variables:             ~256 bytes
- Menu system buffers:          ~512 bytes
- Test result buffers:         ~1024 bytes
- HAL data structures:          ~128 bytes
- Write capture buffer:         ~512 bytes
- Program cache (256 bytes):    ~256 bytes  ‚¨Ö Default
‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
Remaining for tests:            ~5000 bytes

With 1KB cache:                 ~4200 bytes remaining (still plenty)
```
  
  // Read control signals from PORTL
  register uint8_t control = ~PINL;
  
  // Read address
  register uint16_t address = ((uint16_t)PINK << 8) | PINC;
  
  // READ operation
  if (control & PORTL_RD_MASK) {
    DDRA = 0xFF;
    
    // FAST PATH: Use cached program in SRAM if enabled
    if (g_useCaching && address < 256) {
      PORTA = g_programCache[address];  // 2-3 cycles (SRAM access)
    }
    // SLOW PATH: Read from PROGMEM
    else if (address < g_testProgramLength) {
      PORTA = pgm_read_byte(&g_testProgram[address]);  // 4-6 cycles
    }
    else {
      PORTA = 0x00;  // Out of range
    }
    
    return;
  }
  
  // WRITE operation
  else if (control & PORTL_WR_MASK) {
    DDRA = 0x00;
    g_capturedData = PINA;
    g_lastWriteAddress = address;
    return;
  }
  
  // Unexpected state
  DDRA = 0x00;
}
```

**Caching Performance:**
- PROGMEM access: ~4-6 cycles (250-375 ns)
- SRAM access: ~2-3 cycles (125-187 ns)
- **Speedup**: 2-3x faster for cached data
- **Cost**: 256 bytes of precious SRAM

---

## 5. Error Handling & Edge Cases

### 5.1 Refresh Cycles

Z80 performs DRAM refresh cycles where MREQ and RFSH are both active, but RD/WR are inactive:

```cpp
// In ISR, after checking MREQ:
if (control & PORTL_RFSH_MASK) {
  // This is a refresh cycle, not a memory access
  // Set data bus to safe input state
  DDRA = 0x00;
  return;  // Ignore refresh cycles
}
```

**Decision:** We can either:
1. **Option A (Recommended)**: Ignore refresh cycles (current implementation)
2. **Option B**: Explicitly check and fast-exit on RFSH
3. **Option C**: Count refresh cycles for diagnostics

### 5.2 Bus Contention Prevention

**Problem:** If data bus direction is not set correctly, both Arduino and Z80 could drive the bus simultaneously, causing contention.

**Solution:**
1. Always default to INPUT (high-impedance) state
2. Only set OUTPUT during READ cycles when Z80 expects it
3. Return to INPUT immediately after (or on next interrupt)

**Additional Safety:**
```cpp
// Optional: Set data bus to input before exiting ISR on any error path
DDRA = 0x00;  // Safe default state
```

### 5.3 Address Out of Range

**Problem:** Z80 might access addresses beyond test program length.

**Solutions:**
1. **Return NOP (0x00)**: Safe, Z80 will execute harmless instruction
2. **Return 0xFF**: Bus idle state, could trigger unexpected behavior
3. **Return HALT (0x76)**: Forces Z80 to stop on invalid access

**Recommendation:** Return NOP (0x00) - safest option.

### 5.4 Interrupt Nesting

**Problem:** What if another interrupt fires during ISR execution?

**Solution:**
- External interrupts are automatically disabled during ISR execution (I-flag cleared)
- Global interrupts (sei/cli) are restored on ISR exit
- INT4 flag (INTF4) cleared automatically on entry
- No special handling needed

### 5.5 Race Conditions

**Problem:** Z80 signals might change while ISR is executing.

**Mitigation:**
1. Read all signals at start of ISR and cache in register variables
2. Don't re-read signals during ISR execution
3. Z80 guarantees signal stability during T-states

---

## 6. Testing & Verification

### 6.1 Unit Tests

Before connecting Z80:

```cpp
void testISR_Setup() {
  // Verify interrupt is configured
  if (!(EIMSK & (1 << INT4))) {
    Serial.println(F("ERROR: INT4 not enabled"));
  }
  
  // Check INT4 is configured for falling edge
  if ((EICRB & 0x03) != 0x02) {
    Serial.println(F("ERROR: INT4 not configured for falling edge"));
  }
  
  Serial.println(F("ISR Setup: PASS"));
}

void testISR_Performance() {
  // Measure ISR execution time using timer
  uint32_t start = micros();
  
  // Manually trigger interrupt (if possible)
  // Or use logic analyzer to measure actual timing
  
  uint32_t duration = micros() - start;
  Serial.print(F("ISR Duration: "));
  Serial.print(duration);
  Serial.println(F(" ¬µs"));
}
```

### 6.2 Integration Tests with Z80

Test progression:

1. **Test 1: NOP Execution**
   ```cpp
   const uint8_t test_nop[] PROGMEM = {
     0x00, 0x00, 0x00, 0x00  // Four NOPs
   };
   setTestProgram(test_nop, 4);
   startClock();  // Z80 should fetch and execute NOPs
   ```

2. **Test 2: Simple Load**
   ```cpp
   const uint8_t test_ld[] PROGMEM = {
     0x3E, 0x42,  // LD A, 0x42
     0x76         // HALT
   };
   ```

3. **Test 3: Memory Write**
   ```cpp
   const uint8_t test_write[] PROGMEM = {
     0x3E, 0xAA,  // LD A, 0xAA
     0x32, 0x00, 0x80,  // LD (0x8000), A
     0x76         // HALT
   };
   // Verify: g_capturedData == 0xAA, g_lastWriteAddress == 0x8000
   ```

### 6.3 Performance Benchmarks

Measure with logic analyzer:

| Test                      | Expected  | Acceptable | Failure   |
|---------------------------|:---------:|:----------:|:---------:|
| ISR Entry to Data Valid   | < 1.0 ¬µs  | < 1.5 ¬µs   | > 2.0 ¬µs  |
| ISR Exit Time             | < 0.5 ¬µs  | < 0.8 ¬µs   | > 1.0 ¬µs  |
| Total READ Latency        | < 1.5 ¬µs  | < 2.0 ¬µs   | > 2.5 ¬µs  |
| Total WRITE Latency       | < 1.2 ¬µs  | < 1.8 ¬µs   | > 2.5 ¬µs  |

### 6.4 Stress Tests

1. **Sustained Execution**: Run Z80 at 1 MHz for 60 seconds
2. **Rapid Writes**: Execute write-heavy code (memory copy loops)
3. **Address Sweep**: Access all addresses 0x0000-0xFFFF
4. **Interrupt During ISR**: Trigger NMI or INT while servicing memory

---

## 7. Optimization Strategies

### 7.1 Compiler Optimization Flags

```cpp
// Function attributes
__attribute__((hot))      // Optimize for speed, may inline
__attribute__((flatten))  // Inline all calls within function
__attribute__((always_inline))  // Force inlining

// Variable attributes
register uint8_t control;   // Request register allocation
volatile uint8_t g_data;    // Prevent optimization (when needed)
```

### 7.2 Assembly Optimization (Optional)

For critical sections, inline assembly can save 1-2 cycles:

```cpp
// Read address bus in 2 instructions
uint16_t address;
asm volatile(
  "in %A0, %1"    "\n\t"  // Read PINC -> low byte
  "in %B0, %2"    "\n\t"  // Read PINK -> high byte
  : "=r" (address)
  : "I" (_SFR_IO_ADDR(PINC)),
    "I" (_SFR_IO_ADDR(PINK))
);
```

**Recommendation:** Start with C implementation, profile, then optimize if needed.

### 7.3 Data Structure Optimization

```cpp
// Pack global variables for cache efficiency
struct ISRState {
  volatile uint8_t capturedData;
  volatile uint16_t lastWriteAddress;
  const uint8_t* testProgram;
  uint16_t programLength;
} __attribute__((packed));

extern struct ISRState g_isr;
```

---

## 8. Alternative Approaches (Not Recommended)

### 8.1 Polling Instead of Interrupts

**Pros:**
- More predictable timing
- No ISR entry/exit overhead
- Easier to debug

**Cons:**
- Main loop must poll continuously (blocks other tasks)
- Higher CPU usage
- More complex state management

**Verdict:** Interrupts are better for this application.

### 8.2 External Hardware (CPLD/FPGA)

**Pros:**
- Can respond in nanoseconds
- Supports higher Z80 clock speeds (10+ MHz)
- Reduces Arduino load

**Cons:**
- Additional hardware cost and complexity
- Requires VHDL/Verilog programming
- Harder to debug and modify

**Verdict:** Good for future enhancement, but not needed initially.

### 8.3 Assembly-Only ISR

**Pros:**
- Maximum performance (save 5-10 cycles)
- Complete control over execution

**Cons:**
- Much harder to maintain
- Platform-specific (AVR only)
- Minimal benefit (we're already fast enough)

**Verdict:** Not worth the complexity for current requirements.

---

## 9. Implementation Plan

### Phase 1: Basic ISR (Week 1)
- ‚úÖ Implement basic ISR with READ support
- ‚úÖ Test with NOP program
- ‚úÖ Verify timing with logic analyzer
- ‚úÖ Add bounds checking

### Phase 2: WRITE Support (Week 1)
- ‚úÖ Add WRITE capture logic
- ‚úÖ Test with memory write programs
- ‚úÖ Verify data capture accuracy

### Phase 3: Error Handling (Week 2)
- ‚úÖ Add refresh cycle detection
- ‚úÖ Implement out-of-bounds handling
- ‚úÖ Add optional error counters

### Phase 4: Optimization (Week 2)
- ‚ö†Ô∏è Profile with real Z80 workload
- ‚ö†Ô∏è Optimize hot paths if needed
- ‚ö†Ô∏è Add caching support for small programs

### Phase 5: Testing (Week 3)
- ‚ö†Ô∏è Run comprehensive test suite
- ‚ö†Ô∏è Measure performance at different clock speeds
- ‚ö†Ô∏è Stress test for extended periods

---

## 10. Success Criteria

The ISR will be considered complete and successful when:

1. ‚úÖ Z80 can successfully execute NOP instructions at 100 KHz
2. ‚úÖ Z80 can execute simple programs (LD, ADD, etc.) at 500 KHz
3. ‚úÖ Z80 can run at 1 MHz for 60+ seconds without errors
4. ‚úÖ READ latency < 2.0 ¬µs measured with logic analyzer
5. ‚úÖ WRITE operations are captured correctly 100% of the time
6. ‚úÖ No bus contention issues (verified with oscilloscope)
7. ‚úÖ Handles refresh cycles gracefully (no crashes)
8. ‚úÖ Out-of-bounds accesses don't cause failures
9. ‚úÖ Code is well-commented and maintainable
10. ‚úÖ Integration tests pass with test suite

**Stretch Goals:**
- ‚≠ê Support Z80 operation at 2 MHz
- ‚≠ê ISR execution time < 1.5 ¬µs
- ‚≠ê Caching system for frequently accessed memory

---

## 11. Risk Assessment

| Risk                            | Severity | Likelihood | Mitigation                       |
|---------------------------------|:--------:|:----------:|:---------------------------------|
| ISR too slow for 1 MHz Z80      | High     | Low        | We have 100% timing margin       |
| Bus contention damages hardware | Critical | Low        | Always default to input state    |
| Missing memory requests         | High     | Medium     | Use logic analyzer to verify     |
| PROGMEM access too slow         | Medium   | Low        | Can cache in SRAM if needed      |
| Refresh cycles cause crashes    | Medium   | Low        | Add explicit RFSH detection      |
| Interrupt nesting issues        | Low      | Very Low   | AVR handles automatically        |

---

## 12. Open Questions

1. **Should we implement a write capture buffer?**
   - Current: Single-write capture (overwrites previous)
   - Alternative: Circular buffer for multiple writes
   - Decision: Start simple, add buffer if needed

2. **How to handle I/O requests (IORQ)?**
   - Current: Not implemented (no I/O devices)
   - Future: Add I/O port emulation
   - Decision: Phase 2 feature

3. **Should we count/log ISR invocations?**
   - Pros: Useful for diagnostics and debugging
   - Cons: Adds 2-4 cycles per ISR call
   - Decision: Optional debug feature (conditional compilation)

4. **Memory mapping strategy?**
   - Current: Test program at 0x0000, no writable RAM
   - Alternative: Configurable memory regions
   - Decision: Keep simple, enhance later if needed

5. **WAIT state injection?**
   - Question: Should ISR assert WAIT if it needs more time?
   - Pros: Allows longer processing, higher clock speeds
   - Cons: Adds complexity, timing becomes critical
   - Decision: **Yes - Adaptive WAIT with ring buffer** (see Section 13)
   - Implementation: Auto-assert when buffer ‚â•75% full, release at ‚â§25% full

6. **ISR-to-Application synchronization?**
   - Question: How does app process data without losing captures?
   - Options: Flags, ring buffer, pre-assert WAIT
   - Decision: **Adaptive ring buffer with automatic backpressure** (see Section 13)
   - Benefits: Full-speed when possible, automatic throttling when needed

---

## 13. ISR-to-Application Synchronization Strategy

### 13.1 The Challenge

The ISR captures data at high speed during Z80 bus cycles, but the application needs time to process that data (validate instructions, check results, log errors, etc.). We need a synchronization mechanism that:

1. **Allows full-speed operation** when processing can keep up
2. **Prevents data loss** when processing falls behind
3. **Supports single-step debugging** for critical operations
4. **Minimizes Z80 wait states** for performance testing

### 13.2 Adaptive Ring Buffer with Automatic Backpressure

**Design:** Combine a ring buffer for burst capture with automatic WAIT assertion when the buffer fills.

#### Data Structures

```cpp
// Configuration
#define CAPTURE_BUFFER_SIZE 16      // Power of 2 for efficiency
#define BUFFER_HIGH_WATER   12      // 75% full triggers WAIT
#define BUFFER_LOW_WATER    4       // 25% full releases WAIT

// Capture entry structure
struct CaptureEntry {
    uint16_t address;               // Z80 address
    uint8_t  data;                  // Data byte
    uint8_t  operation;             // READ=0, WRITE=1
    uint32_t timestamp;             // micros() for timing analysis
};

// Ring buffer (circular queue)
volatile CaptureEntry g_captureBuffer[CAPTURE_BUFFER_SIZE];
volatile uint8_t g_captureHead = 0;   // ISR writes here (producer)
volatile uint8_t g_captureTail = 0;   // App reads here (consumer)

// Capture control
volatile bool g_captureEnabled = false;
volatile bool g_waitAsserted = false;

// Capture modes
enum CaptureMode {
    CAPTURE_OFF = 0,          // No capture
    CAPTURE_BUFFERED = 1,     // Ring buffer with auto-WAIT
    CAPTURE_IMMEDIATE = 2     // Pre-assert WAIT, single operation
};
volatile CaptureMode g_captureMode = CAPTURE_OFF;
```

#### ISR Integration

```cpp
ISR(INT4_vect) {
    // Stage 1: Read inputs (same as before)
    uint8_t control = ~PINL;
    uint16_t address = ((uint16_t)PINK << 8) | PINC;
    
    // Stage 2: Handle operation
    if (control & PORTL_RD_MASK) {
        // READ operation - provide data
        DDRA = 0xFF;
        if (g_useCaching && address < 256) {
            PORTA = g_programCache[address];
        } else if (address < g_testProgramLength) {
            PORTA = pgm_read_byte(&g_testProgram[address]);
        } else {
            PORTA = 0x00;
        }
        
        // Optional: Capture READ operations
        if (g_captureMode == CAPTURE_BUFFERED) {
            captureOperation(address, PORTA, 0);  // 0 = READ
        }
    }
    else if (control & PORTL_WR_MASK) {
        // WRITE operation - capture data
        DDRA = 0x00;
        uint8_t data = PINA;
        
        if (g_captureMode == CAPTURE_BUFFERED) {
            captureOperation(address, data, 1);  // 1 = WRITE
        }
        else if (g_captureMode == CAPTURE_IMMEDIATE) {
            // Direct capture for single-step mode
            g_lastWriteAddress = address;
            g_capturedData = data;
            g_dataReady = true;
            // WAIT is already asserted, app will release it
        }
    }
    
    DDRA = 0x00;  // Return to safe state
}

/**
 * Fast capture function called from ISR
 * Adds entry to ring buffer and manages WAIT signal
 */
inline void captureOperation(uint16_t addr, uint8_t data, uint8_t op) {
    uint8_t next = (g_captureHead + 1) % CAPTURE_BUFFER_SIZE;
    
    // Check if buffer is full
    if (next == g_captureTail) {
        // Buffer full - data will be lost!
        // WAIT should already be asserted, but ensure it
        if (!g_waitAsserted) {
            assertWait();
            g_waitAsserted = true;
        }
        return;  // Drop this entry to prevent corruption
    }
    
    // Add entry to buffer
    g_captureBuffer[g_captureHead].address = addr;
    g_captureBuffer[g_captureHead].data = data;
    g_captureBuffer[g_captureHead].operation = op;
    g_captureBuffer[g_captureHead].timestamp = micros();
    g_captureHead = next;
    
    // Check buffer level - assert WAIT if approaching full
    uint8_t count = (g_captureHead >= g_captureTail) 
        ? (g_captureHead - g_captureTail)
        : (CAPTURE_BUFFER_SIZE - g_captureTail + g_captureHead);
    
    if (count >= BUFFER_HIGH_WATER && !g_waitAsserted) {
        assertWait();
        g_waitAsserted = true;
    }
}
```

#### Application Processing Loop

```cpp
/**
 * Process captured data from ring buffer
 * Call this frequently (e.g., in main loop or test function)
 * Automatically releases WAIT when buffer drains
 */
void processCaptureBuffer() {
    while (g_captureTail != g_captureHead) {
        // Get next entry
        CaptureEntry* entry = &g_captureBuffer[g_captureTail];
        
        // Process the captured operation
        if (entry->operation == 1) {  // WRITE
            validateWrite(entry->address, entry->data);
        } else {  // READ
            validateRead(entry->address, entry->data);
        }
        
        // Advance tail (consumer)
        g_captureTail = (g_captureTail + 1) % CAPTURE_BUFFER_SIZE;
        
        // Check if buffer has drained enough to release WAIT
        uint8_t count = (g_captureHead >= g_captureTail)
            ? (g_captureHead - g_captureTail)
            : (CAPTURE_BUFFER_SIZE - g_captureTail + g_captureHead);
        
        if (count <= BUFFER_LOW_WATER && g_waitAsserted) {
            releaseWait();
            g_waitAsserted = false;
        }
    }
}

/**
 * Get current buffer usage (for monitoring)
 */
uint8_t getCaptureBufferLevel() {
    uint8_t head = g_captureHead;  // Snapshot (volatile)
    uint8_t tail = g_captureTail;
    
    if (head >= tail) {
        return head - tail;
    } else {
        return CAPTURE_BUFFER_SIZE - tail + head;
    }
}
```

### 13.3 Usage Examples

#### Example 1: Performance Test (Full Speed)

```cpp
void testPerformance() {
    // Configure for buffered capture
    g_captureMode = CAPTURE_BUFFERED;
    g_captureEnabled = true;
    
    // Load fast test program
    loadProgramToCache(simpleCountProgram, 32);
    
    // Run Z80 at full speed
    startZ80Clock(1000000);  // 1 MHz
    delay(100);  // Let it run
    
    // Process buffer periodically
    for (int i = 0; i < 100; i++) {
        processCaptureBuffer();
        delay(1);
    }
    
    stopZ80Clock();
    
    // Process any remaining entries
    processCaptureBuffer();
    
    // Check buffer statistics
    Serial.print("Max buffer usage: ");
    Serial.println(g_maxBufferUsage);
}
```

#### Example 2: Single-Step Debugging (Pre-assert WAIT)

```cpp
void testSingleStep() {
    // Pre-assert WAIT for complete control
    assertWait();
    g_captureMode = CAPTURE_IMMEDIATE;
    g_dataReady = false;
    
    // Execute one instruction
    pulseZ80Clock(4);  // One M-cycle
    
    // Wait for ISR to capture data
    while (!g_dataReady) { }
    
    // Process immediately
    Serial.print("Write to 0x");
    Serial.print(g_lastWriteAddress, HEX);
    Serial.print(" = 0x");
    Serial.println(g_capturedData, HEX);
    
    // Ready for next operation
    g_dataReady = false;
    releaseWait();
}
```

#### Example 3: Adaptive Test (Auto-WAIT when needed)

```cpp
void testAdaptive() {
    g_captureMode = CAPTURE_BUFFERED;
    
    // Start Z80
    startZ80Clock(2000000);  // 2 MHz - fast!
    
    // Main processing loop
    unsigned long startTime = millis();
    while (millis() - startTime < 5000) {  // 5 second test
        
        // Process buffer as fast as we can
        processCaptureBuffer();
        
        // Do other work (validation, logging, etc.)
        updateDisplay();
        checkErrors();
        
        // Monitor buffer health
        if (getCaptureBufferLevel() > BUFFER_HIGH_WATER) {
            Serial.println("WARNING: Buffer filling up!");
            // WAIT is automatically asserted
        }
    }
    
    stopZ80Clock();
    processCaptureBuffer();  // Clean up
}
```

### 13.4 Performance Characteristics

| Scenario           | Buffer Usage  | WAIT States   | Z80 Speed  | Notes              |
|--------------------|:-------------:|:-------------:|:----------:|:-------------------|
| Fast processing    | 0-4 entries   | None          | Full speed | Ideal case         |
| Normal processing  | 4-12 entries  | None          | Full speed | Healthy operation  |
| Slow processing    | 12-16 entries | Auto-asserted | Throttled  | Prevents data loss |
| Single-step debug  | Not used      | Pre-asserted  | Stopped    | Full control       |

**Buffer Sizing:**
- 16 entries √ó 8 bytes = **128 bytes of SRAM**
- At 1 MHz Z80: ~1 instruction every 4-12 ¬µs
- Processing time budget: ~200 ¬µs per entry (16 entries √ó 12 ¬µs)
- If processing takes >200 ¬µs per entry, WAIT engages automatically

**Timing Analysis:**
```
Best case (no WAIT):
- ISR: 1.1 ¬µs (SRAM cache)
- Z80 continues immediately
- Throughput: ~900k operations/sec

Worst case (WAIT asserted):
- ISR: 1.1 ¬µs (capture)
- Z80 waits: until buffer drains
- Processing: 200+ ¬µs per entry
- Throughput: ~5k operations/sec (still acceptable for validation)
```

### 13.5 Advantages of This Approach

1. **‚úÖ Zero data loss**: Buffer overflow triggers automatic WAIT
2. **‚úÖ Maximum performance**: Z80 runs full speed when possible
3. **‚úÖ Graceful degradation**: Automatically throttles under load
4. **‚úÖ Debug support**: Pre-assert WAIT for single-stepping
5. **‚úÖ Simple ISR**: Fast capture logic, no complex decisions
6. **‚úÖ Flexible processing**: Application controls timing
7. **‚úÖ Observable**: Buffer level monitoring for diagnostics

### 13.6 Alternative: Interrupt-driven Processing

For even lower latency, the application could process entries in a lower-priority interrupt:

```cpp
// Use Timer interrupt for periodic processing
ISR(TIMER1_COMPA_vect) {
    if (g_captureTail != g_captureHead) {
        processCaptureBuffer();
    }
}
```

**Trade-off:** More interrupt overhead vs. more responsive processing.  
**Recommendation:** Start with polling in main loop, add interrupt-driven processing only if needed.

### 13.7 Implementation Priority

**Phase 1 (MVP):**
- ‚úÖ Ring buffer with fixed-size (16 entries)
- ‚úÖ Manual WAIT control for testing
- ‚úÖ Polling-based processing in main loop

**Phase 2 (Auto-WAIT):**
- ‚úÖ Automatic WAIT assertion at high water mark
- ‚úÖ Automatic WAIT release at low water mark
- ‚úÖ Buffer level monitoring

**Phase 3 (Advanced):**
- Optional: Interrupt-driven processing
- Optional: Dynamic buffer sizing
- Optional: Per-operation capture filtering

---

## 14. Backpressure Strategies: WAIT vs. Clock Throttling

### 14.1 The Problem

When the application can't process captured data fast enough, we need a backpressure mechanism to prevent data loss. Two primary approaches exist:

1. **WAIT States**: Hold Z80 at current clock speed until buffer drains
2. **Clock Throttling**: Reduce Z80 clock speed to match processing capability

This section analyzes both approaches and proposes an optimal hybrid strategy.

---

### 14.2 Comparison Matrix

| Aspect                 | WAIT States              | Clock Throttling           | Hybrid Approach                     |
|------------------------|:------------------------:|:--------------------------:|:-----------------------------------:|
| **Response Time**      | Immediate (1-2 cycles)   | Slow (10-50 ¬µs)            | Fast initial, sustained adjustment  |
| **Granularity**        | Per bus cycle            | Continuous                 | Both available                      |
| **Peak Performance**   | Maximum when possible    | Limited by throttle        | Maximum when possible               |
| **Timing Accuracy**    | Distorted (variable)     | Accurate (proportional)    | Selectable per test                 |
| **Implementation**     | Simple (1 pin toggle)    | Complex (timer reconfig)   | Moderate complexity                 |
| **Z80 Perspective**    | Fast clock + waits       | Slower steady clock        | Fast normally, slow under load      |
| **Hardware Stress**    | Higher (fast switching)  | Lower (steady state)       | Balanced                            |
| **Test Repeatability** | Variable timing          | Consistent timing          | Mode-dependent                      |
| **ISR Complexity**     | Low                      | Medium                     | Medium                              |
| **Best Use Case**      | Burst processing         | Sustained processing       | Adaptive to workload                |

---

### 14.3 Option A: WAIT States (Current Design)

#### How It Works

```cpp
// In ISR or main loop:
void manageWaitState() {
    uint8_t level = getCaptureBufferLevel();
    
    if (level >= BUFFER_HIGH_WATER && !g_waitAsserted) {
        digitalWrite(Z80_WAIT, LOW);  // Hold Z80 immediately
        g_waitAsserted = true;
    }
    else if (level <= BUFFER_LOW_WATER && g_waitAsserted) {
        digitalWrite(Z80_WAIT, HIGH);  // Release Z80
        g_waitAsserted = false;
    }
}
```

#### Z80 Timing Perspective

```
Normal bus cycle (4 T-states):
T1: Address valid, MREQ‚Üì
T2: WAIT sampled - if LOW, insert TWait states
T3: Data setup/hold, RD/WR active
T4: MREQ‚Üë, RD/WR‚Üë

With WAIT asserted:
T1: Address valid, MREQ‚Üì
T2: WAIT=LOW sampled
TW: [Wait state - repeated while WAIT=LOW]
TW: [Wait state - repeated while WAIT=LOW]
... [as many as needed]
T3: WAIT=HIGH sampled, continue to T3
T4: Complete cycle
```

**Critical Timing Constraint:**  
WAIT must be valid **before** the rising edge of œÜ (clock) during T2. Since our ISR fires on falling MREQ (start of T1), we have approximately 1-2 T-states to assert WAIT.

```
At 2 MHz Z80:
- T-state = 500 ns
- ISR latency = 250-375 ns (4-6 cycles @ 16 MHz)
- Pin write = 62.5 ns (1 cycle @ 16 MHz)
- Total: ~300-450 ns (fits within 500-1000 ns window) ‚úÖ
```

#### Advantages

‚úÖ **Instant Response**: Z80 held within 1-2 of its own clock cycles  
‚úÖ **Fine-Grained Control**: Can stall individual operations  
‚úÖ **Maximum Performance**: Z80 runs at full speed when buffer has room  
‚úÖ **Simple Implementation**: Just toggle one output pin  
‚úÖ **Buffer Protection**: Prevents overflow reliably  
‚úÖ **Good for Bursts**: Handles temporary processing slowdowns perfectly  

#### Disadvantages

‚ùå **Timing Distortion**: Instructions take variable time (unpredictable)
```cpp
// Example: LD A,(HL) normally takes 7 T-states
// With WAIT: might take 7, 11, 15, 23, or any odd number of T-states
// Makes timing analysis difficult
```

‚ùå **Not Representative**: Real Z80 systems rarely use WAIT this extensively  
‚ùå **Instruction Variability**: Same instruction takes different time each execution  
‚ùå **Refresh Affected**: DRAM refresh timing becomes irregular  
‚ùå **Interrupt Timing**: NMI/INT response becomes unpredictable  
‚ùå **Measurement Error**: Can't accurately measure instruction cycles  

#### Best Use Cases

- ‚úÖ Single-step debugging
- ‚úÖ Buffer overflow prevention
- ‚úÖ Temporary processing delays
- ‚úÖ When peak performance is critical
- ‚úÖ Functional validation (correctness, not timing)

---

### 14.4 Option B: Clock Speed Throttling

#### How It Works

```cpp
uint32_t g_currentClock = 2000000;  // Current speed
uint32_t g_targetClock = 2000000;   // Desired speed
bool g_clockThrottled = false;

void manageClockSpeed() {
    uint8_t level = getCaptureBufferLevel();
    
    if (level >= BUFFER_HIGH_WATER && !g_clockThrottled) {
        // Slow down clock to match processing capability
        setZ80Clock(g_currentClock / 2);  // Halve speed
        g_clockThrottled = true;
    }
    else if (level <= BUFFER_LOW_WATER && g_clockThrottled) {
        // Restore full speed
        setZ80Clock(g_targetClock);
        g_clockThrottled = false;
    }
}

void setZ80Clock(uint32_t frequency) {
    // CRITICAL: Must prevent clock glitches during transition
    
    noInterrupts();  // Atomic operation
    
    // Stop clock generation
    TCCR1B &= ~(_BV(CS12) | _BV(CS11) | _BV(CS10));
    
    // Calculate new timer compare value
    // Timer1 in CTC mode: f_out = F_CPU / (2 * prescaler * (OCR1A + 1))
    uint16_t ocr = (F_CPU / (2 * frequency)) - 1;
    
    // Validate range
    if (ocr < 1) ocr = 1;           // Minimum
    if (ocr > 0xFFFF) ocr = 0xFFFF; // Maximum
    
    OCR1A = ocr;
    TCNT1 = 0;  // Reset counter
    
    // Restart clock generation
    TCCR1B |= _BV(CS10);  // No prescaler
    
    interrupts();
    
    g_currentClock = frequency;
}
```

#### Timing Characteristics

```
Clock speed vs. processing time:

At 2 MHz: 
- ISR can process ~769 operations/sec (1.3 ¬µs per op)
- If app needs 200 ¬µs per capture: ~5k ops/sec
- Sustainable: ~5k ops/sec (needs throttle to 650 KHz)

At 1 MHz:
- ISR can process ~769 operations/sec  
- Sustainable: ~5k ops/sec (plenty of headroom)

At 500 KHz:
- ISR can process ~769 operations/sec
- Sustainable: ~5k ops/sec (maximum headroom)
```

#### Advantages

‚úÖ **Accurate Timing**: All instructions scale proportionally  
‚úÖ **Predictable**: Each instruction takes same relative time  
‚úÖ **Representative**: Similar to real Z80 systems at different speeds  
‚úÖ **Measurement**: Can accurately measure instruction cycles  
‚úÖ **Sustained Load**: Better for long-running tests with slow processing  
‚úÖ **Refresh Preserved**: DRAM refresh timing stays consistent  
‚úÖ **Clean Timing**: No irregular wait states  

#### Disadvantages

‚ùå **Slow Response**: 10-50 ¬µs to reconfigure timer (20-100 Z80 cycles)  
‚ùå **Coarse Control**: Can't adjust on per-operation basis  
‚ùå **Transition Glitches**: Risk of clock irregularities during change  
‚ùå **Lower Peak**: Even fast operations run slower when throttled  
‚ùå **Complex Implementation**: Requires safe timer reconfiguration  
‚ùå **ISR Constraints**: Must verify ISR works at all target speeds  

**Critical Issue: ISR Timing at High Clock Speeds**

```
ISR timing budget:
- At 1 MHz: 4 ¬µs per bus cycle, ISR takes 1.3 ¬µs ‚Üí 67% margin ‚úÖ
- At 2 MHz: 2 ¬µs per bus cycle, ISR takes 1.3 ¬µs ‚Üí 35% margin ‚úÖ
- At 3 MHz: 1.3 ¬µs per bus cycle, ISR takes 1.3 ¬µs ‚Üí 0% margin ‚ö†Ô∏è
- At 4 MHz: 1 ¬µs per bus cycle, ISR takes 1.3 ¬µs ‚Üí CANNOT WORK ‚ùå

Conclusion: Clock throttling requires verifying ISR performance at each speed!
```

#### Best Use Cases

- ‚úÖ Timing-accurate validation
- ‚úÖ Performance characterization at different speeds
- ‚úÖ Sustained processing loads
- ‚úÖ Simulating slower Z80 variants (Z80A vs Z80H)
- ‚úÖ Power consumption testing
- ‚úÖ When consistent timing is more important than peak speed

---

### 14.5 Option C: Hybrid Strategy (Recommended)

#### Intelligent Adaptive Backpressure

Combine both techniques to get benefits of each:

```cpp
// Configuration
#define SHORT_WAIT_THRESHOLD   100      // Use WAIT for <100 cycles
#define SUSTAINED_WAIT_TIME    10000    // Switch to throttle after 10ms
#define THROTTLE_FACTOR        2        // Halve clock speed when throttling

// State tracking
volatile uint32_t g_waitStartTime = 0;
volatile uint32_t g_waitCycleCount = 0;
volatile bool g_waitAsserted = false;
volatile bool g_clockThrottled = false;

enum BackpressureMode {
    BP_MODE_WAIT_ONLY,      // Use only WAIT states
    BP_MODE_THROTTLE_ONLY,  // Use only clock throttling
    BP_MODE_HYBRID          // Intelligent switching (default)
};
volatile BackpressureMode g_backpressureMode = BP_MODE_HYBRID;

/**
 * Adaptive backpressure management
 * Call from main loop periodically
 */
void manageBackpressure() {
    uint8_t level = getCaptureBufferLevel();
    
    // ====== HIGH BUFFER LEVEL (‚â•75% full) ======
    if (level >= BUFFER_HIGH_WATER) {
        
        if (g_backpressureMode == BP_MODE_WAIT_ONLY || 
            g_backpressureMode == BP_MODE_HYBRID) {
            
            if (!g_waitAsserted) {
                // Start with WAIT (instant response)
                digitalWrite(Z80_WAIT, LOW);
                g_waitAsserted = true;
                g_waitStartTime = micros();
                g_waitCycleCount = 0;
            }
            else if (g_backpressureMode == BP_MODE_HYBRID) {
                // WAIT already active - check duration
                uint32_t waitDuration = micros() - g_waitStartTime;
                
                if (waitDuration > SUSTAINED_WAIT_TIME) {
                    // Processing can't keep up - switch to clock throttling
                    digitalWrite(Z80_WAIT, HIGH);
                    g_waitAsserted = false;
                    
                    // Reduce clock speed
                    uint32_t newClock = g_currentClock / THROTTLE_FACTOR;
                    if (newClock < 100000) newClock = 100000;  // Minimum 100 KHz
                    
                    setZ80Clock(newClock);
                    g_clockThrottled = true;
                    
                    Serial.print("INFO: Sustained load detected, throttling ");
                    Serial.print(g_currentClock);
                    Serial.print(" Hz ‚Üí ");
                    Serial.print(newClock);
                    Serial.println(" Hz");
                }
            }
        }
        else if (g_backpressureMode == BP_MODE_THROTTLE_ONLY) {
            if (!g_clockThrottled) {
                uint32_t newClock = g_currentClock / THROTTLE_FACTOR;
                if (newClock < 100000) newClock = 100000;
                setZ80Clock(newClock);
                g_clockThrottled = true;
            }
        }
    }
    
    // ====== LOW BUFFER LEVEL (‚â§25% full) ======
    else if (level <= BUFFER_LOW_WATER) {
        
        if (g_waitAsserted) {
            // Release WAIT
            digitalWrite(Z80_WAIT, HIGH);
            g_waitAsserted = false;
            
            uint32_t duration = micros() - g_waitStartTime;
            Serial.print("INFO: WAIT released after ");
            Serial.print(duration);
            Serial.println(" ¬µs");
        }
        
        if (g_clockThrottled) {
            // Restore full clock speed
            setZ80Clock(g_targetClock);
            g_clockThrottled = false;
            
            Serial.print("INFO: Clock restored to ");
            Serial.print(g_targetClock);
            Serial.println(" Hz");
        }
    }
}

/**
 * Set backpressure strategy
 */
void setBackpressureMode(BackpressureMode mode) {
    // Clean up current state
    if (g_waitAsserted) {
        digitalWrite(Z80_WAIT, HIGH);
        g_waitAsserted = false;
    }
    if (g_clockThrottled) {
        setZ80Clock(g_targetClock);
        g_clockThrottled = false;
    }
    
    g_backpressureMode = mode;
}
```

#### Behavior Flow Diagram

```
Buffer starts filling (>75%)
    ‚Üì
[HYBRID MODE]
    ‚Üì
Assert WAIT (instant response)
    ‚Üì
    ‚îú‚îÄ‚Üí WAIT duration < 10ms ‚îÄ‚îÄ‚Üí Keep using WAIT
    ‚îÇ                              (temporary slowdown)
    ‚îÇ
    ‚îî‚îÄ‚Üí WAIT duration ‚â• 10ms ‚îÄ‚îÄ‚Üí Release WAIT
                                   ‚Üì
                                 Throttle clock
                                 (sustained load)
    ‚Üì
Buffer drains (<25%)
    ‚Üì
Release WAIT + Restore clock
    ‚Üì
Back to full speed
```

#### Advantages of Hybrid Approach

‚úÖ **Fast Initial Response**: WAIT handles bursts immediately  
‚úÖ **Sustained Load Efficiency**: Clock throttling for long delays  
‚úÖ **Timing Quality**: Throttled sections have accurate timing  
‚úÖ **Performance**: Maximum speed when possible  
‚úÖ **Flexibility**: Can select strategy per test type  
‚úÖ **Observable**: Clear logging of mode transitions  
‚úÖ **Prevents WAIT Abuse**: Long waits automatically convert to throttle  

#### Strategy Selection Guide

```cpp
// For single-step debugging:
setBackpressureMode(BP_MODE_WAIT_ONLY);
// ‚Üí Full control, no clock changes

// For timing-accurate performance tests:
setBackpressureMode(BP_MODE_THROTTLE_ONLY);
// ‚Üí Consistent timing, no WAIT distortion

// For general validation (default):
setBackpressureMode(BP_MODE_HYBRID);
// ‚Üí Best performance with automatic adaptation
```

---

### 14.6 Implementation Roadmap

#### Phase 1: WAIT Only (MVP)
**Goal:** Get basic system working  
**Effort:** Low (1-2 days)

```cpp
‚úÖ Implement simple WAIT assertion/release
‚úÖ Manual buffer monitoring in main loop
‚úÖ High/low water mark triggers
‚úÖ Verify timing constraints at 1-2 MHz
```

#### Phase 2: Manual Clock Control
**Goal:** Enable timing-accurate testing  
**Effort:** Medium (3-5 days)

```cpp
‚úÖ Implement setZ80Clock() with glitch-free transitions
‚úÖ Add manual clock speed selection API
‚úÖ Test ISR at multiple speeds (100K, 500K, 1M, 2M)
‚úÖ Document ISR timing margins at each speed
‚úÖ Add BP_MODE_THROTTLE_ONLY option
```

#### Phase 3: Hybrid Automation
**Goal:** Intelligent adaptive system  
**Effort:** Medium (3-5 days)

```cpp
‚úÖ Implement WAIT duration monitoring
‚úÖ Add automatic WAIT‚Üíthrottle transition
‚úÖ Add automatic throttle‚Üífull speed recovery
‚úÖ Implement BP_MODE_HYBRID strategy
‚úÖ Add telemetry and logging
‚úÖ Performance validation across workloads
```

---

### 14.7 Practical Usage Examples

#### Example 1: Simple Validation (WAIT Only)

```cpp
void testBasicInstructions() {
    // Just use WAIT - simplest approach
    setBackpressureMode(BP_MODE_WAIT_ONLY);
    g_captureMode = CAPTURE_BUFFERED;
    
    loadProgramToCache(testProgram, 64);
    startZ80Clock(1000000);  // 1 MHz - safe
    
    // Process buffer in main loop
    for (int i = 0; i < 1000; i++) {
        processCaptureBuffer();  // Calls manageBackpressure()
        delay(1);
    }
    
    stopZ80Clock();
}
```

#### Example 2: Timing Measurement (Throttle Only)

```cpp
void measureInstructionTiming() {
    // Use throttling for accurate timing
    setBackpressureMode(BP_MODE_THROTTLE_ONLY);
    
    // Test at multiple speeds
    uint32_t speeds[] = {100000, 500000, 1000000, 2000000};
    
    for (int i = 0; i < 4; i++) {
        setZ80Clock(speeds[i]);
        
        // Run test and measure
        uint32_t start = micros();
        runTestProgram();
        uint32_t elapsed = micros() - start;
        
        Serial.print("At ");
        Serial.print(speeds[i]);
        Serial.print(" Hz: ");
        Serial.print(elapsed);
        Serial.println(" ¬µs");
    }
}
```

#### Example 3: Adaptive Performance (Hybrid)

```cpp
void testComplexProgram() {
    // Let system adapt automatically
    setBackpressureMode(BP_MODE_HYBRID);
    g_captureMode = CAPTURE_BUFFERED;
    
    loadProgramToCache(complexProgram, 256);
    startZ80Clock(2000000);  // Try 2 MHz
    
    // Run for extended period
    unsigned long endTime = millis() + 30000;  // 30 seconds
    
    while (millis() < endTime) {
        processCaptureBuffer();  // Includes manageBackpressure()
        
        // System will automatically:
        // - Run at 2 MHz when processing keeps up
        // - Use WAIT for temporary slowdowns
        // - Throttle to 1 MHz if sustained load
        
        updateDisplay();
        checkForErrors();
    }
    
    stopZ80Clock();
}
```

---

### 14.8 Performance Comparison

| Test Scenario               | WAIT Only            | Throttle Only    | Hybrid              |
|-----------------------------|:--------------------:|:----------------:|:-------------------:|
| **Peak throughput**         | 100%                 | 50-100%          | 100%                |
| **Sustained throughput**    | 50-100% (variable)   | 50% (stable)     | 50-100% (adaptive)  |
| **Timing accuracy**         | Poor                 | Excellent        | Good                |
| **Response to bursts**      | Excellent            | Poor             | Excellent           |
| **Response to sustained**   | Fair                 | Excellent        | Excellent           |
| **Implementation complexity** | Low                | Medium           | Medium-High         |
| **CPU overhead**            | Low                  | Medium           | Medium              |
| **Best for**                | Debugging            | Timing tests     | General use         |

---

### 14.9 Recommendations

**For initial implementation:**
- ‚úÖ Start with **WAIT-only** (Phase 1)
- ‚úÖ Simple, effective, low risk
- ‚úÖ Sufficient for functional validation

**For production system:**
- ‚úÖ Implement **Hybrid mode** (Phase 3)
- ‚úÖ Best balance of performance and reliability
- ‚úÖ Handles all workload patterns gracefully

**For specialized testing:**
- ‚úÖ Provide mode selection API
- ‚úÖ Let test developers choose strategy
- ‚úÖ Document tradeoffs clearly

---

## 15. References

### Z80 Documentation
- Zilog Z80 CPU User Manual (UM008011-0816)
- Z80 Family CPU User Manual (UM0080)
- Z80 Instruction Set (Sean Young's documentation)

### AVR/Arduino Documentation
- ATmega2560 Datasheet (External Interrupts section)
- AVR Instruction Set Manual
- Arduino Mega 2560 Pin Mapping

### Optimization Resources
- AVR GCC Optimization Guide
- Interrupt Latency in AVR (Atmel Application Note)
- Fast Digital I/O for Arduino

---

## 16. Conclusion

The proposed ISR implementation is **well within the performance requirements** for Z80 operation at 1-3 MHz, with comprehensive synchronization and backpressure strategies. The design prioritizes:

1. **Safety First**: Prevent bus contention and hardware damage
2. **Performance**: Sub-1.3¬µs response time with SRAM cache enables up to 3 MHz operation
3. **Reliability**: Handle all edge cases gracefully with adaptive backpressure
4. **Flexibility**: Multiple capture modes (buffered, immediate, hybrid)
5. **Maintainability**: Clear, well-documented C code with comprehensive test strategy

### Key Features

**ISR Core:**
- ‚úÖ External interrupt (INT4) eliminates MREQ checking overhead
- ‚úÖ SRAM cache provides 15% performance boost (1.1¬µs vs 1.3¬µs)
- ‚úÖ PROGMEM fallback supports unlimited program size
- ‚úÖ Handles READ/WRITE/REFRESH/edge cases safely

**Synchronization:**
- ‚úÖ Ring buffer with 16-entry capacity (128 bytes SRAM)
- ‚úÖ Automatic WAIT assertion at 75% full
- ‚úÖ Automatic WAIT release at 25% full
- ‚úÖ Zero data loss with overflow protection

**Backpressure:**
- ‚úÖ Three modes: WAIT-only, Throttle-only, Hybrid
- ‚úÖ Intelligent switching: WAIT for bursts, throttle for sustained load
- ‚úÖ Adaptive to workload with observable metrics

### Implementation Path

**Phase 1 (MVP - 1-2 weeks):**
- Implement core ISR with WAIT-only backpressure
- Basic ring buffer with manual monitoring
- Verify timing at 1 MHz Z80

**Phase 2 (Production - 2-3 weeks):**
- Add automatic WAIT assertion/release
- Implement manual clock throttling
- Test at multiple speeds (100KHz - 2MHz)

**Phase 3 (Advanced - 2-3 weeks):**
- Complete hybrid backpressure system
- Add telemetry and diagnostics
- Performance validation at 2-3 MHz

**Total Estimated Effort:** 5-8 weeks for complete implementation and testing

### Recommendations

‚úÖ **Proceed with implementation** - All technical questions resolved  
‚úÖ **Start with Phase 1** - Get basic system working first  
‚úÖ **Use hybrid mode in production** - Best balance of performance and reliability  
‚úÖ **Hardware modification required** - Move MREQ from D49 to D2 (1 wire)

The architecture is sound, well-documented, and ready for implementation.

---

## Appendix A: Complete ISR Code Listing

```cpp
/**
 * Z80 Memory Request Handler - Interrupt Service Routine
 * 
 * File: hal.cpp
 * Date: November 6, 2025
 * 
 * This ISR handles all Z80 memory requests (MREQ signal on D2/PE4/INT4).
 * Performance: ~1.3¬µs READ, ~1.0¬µs WRITE @ 16 MHz Arduino
 * 
 * CRITICAL: MREQ on D2 (PE4, INT4) - Other signals on PORTL (D49-D43)
 * 
 * Optimization level: -O3 with hot/flatten attributes
 */

#include "hal.h"
#include "pins.h"

// Configure external interrupt INT4 for MREQ signal
void initializeMemoryHandler() {
  // Configure INT4 (PE4, pin D2) for falling edge trigger
  EICRB &= ~((1 << ISC41) | (1 << ISC40));  // Clear bits
  EICRB |= (1 << ISC41);                     // Falling edge only
  
  // Enable INT4
  EIMSK |= (1 << INT4);
  
  // Enable global interrupts
  sei();
}

// ISR implementation (C-only, no inline assembly)
ISR(INT4_vect) __attribute__((hot, flatten));

ISR(INT4_vect) {
  // ‚úÖ MREQ is guaranteed active - hardware triggers on falling edge only
  // ‚úÖ NO MREQ CHECK NEEDED - saves 3 cycles!
  
  // Read remaining control signals from PORTL (2 cycles)
  register uint8_t control = ~PINL;
  
  // Read address bus (2 cycles)
  register uint16_t address = ((uint16_t)PINK << 8) | PINC;
  
  // READ operation (6-8 cycles)
  if (control & PORTL_RD_MASK) {
    DDRA = 0xFF;  // Data bus output
    
    if (address < g_testProgramLength) {
      PORTA = pgm_read_byte(&g_testProgram[address]);
    } else {
      PORTA = 0x00;  // NOP for out-of-bounds
    }
    
    return;
  }
  
  // WRITE operation (6 cycles)
  else if (control & PORTL_WR_MASK) {
    DDRA = 0x00;  // Data bus input
    g_capturedData = PINA;
    g_lastWriteAddress = address;
    return;
  }
  
  // Unexpected state (refresh or transition)
  DDRA = 0x00;  // Safe state
  return;
}
```

---

**End of Proposal**
