0-prep 0h0m13s713ms
1-yosys 0h0m2s156ms
2-opensta 0h0m7s485ms
3-verilog2def_openroad 0h0m6s135ms
4-ioPlacer 0h0m5s275ms
5-tapcell 0h0m5s265ms
6-pdn 0h0m5s761ms
7-replace 0h0m7s589ms
7-resizer 0h0m6s256ms
8-write_verilog 0h0m5s506ms
9-opensta_post_resizer 0h0m7s346ms
10-opendp 0h0m4s895ms
11-resizer_timing 0h0m5s863ms
12-write_verilog 0h0m5s407ms
13-opensta_post_resizer_timing 0h0m7s92ms
14-fastroute 0h0m7s873ms
15-addspacers 0h0m5s853ms
16-write_verilog 0h0m5s187ms
17-tritonRoute 0h0m13s664ms
18-spef_extraction 0h0m5s950ms
19-opensta_spef 0h0m6s956ms
21-write_verilog 0h0m5s786ms
25-magic_gen 0h0m3s340ms
26-klayout 0h0m6s823ms
28-klayout_xor 0h0m23s503ms
29-magic_ext_spice 0h0m0s712ms
30-lvs 0h0m0s328ms
31-magic_drc 0h0m23s594ms
33-or_antenna 0h0m5s193ms
34-cvc 0h0m0s411ms