# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/cor_walsh.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/get_freq.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/sync_head_send.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/send_ctrl.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/cor_sync.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/clk_ctrl.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/new/recv_ctrl.v"
verilog xil_defaultlib  "../../../project_1.srcs/sim_1/imports/new/test_recv_new.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
