#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62f474821530 .scope module, "tb_raster_core" "tb_raster_core" 2 3;
 .timescale -9 -10;
P_0x62f47480f090 .param/l "BRAM_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000001001>;
P_0x62f47480f0d0 .param/l "BRAM_DEPTH" 0 2 9, +C4<00000000000000000000001000000000>;
P_0x62f47480f110 .param/l "BRAM_LATENCY" 0 2 8, +C4<00000000000000000000000000000010>;
P_0x62f47480f150 .param/l "CLK_PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
P_0x62f47480f190 .param/l "CORE_ID" 0 2 6, +C4<00000000000000000000000000000000>;
P_0x62f47480f1d0 .param/l "LWIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
v0x62f4748498e0 .array "bram_memory", 511 0, 31 0;
v0x62f4748499a0_0 .var "clk", 0 0;
v0x62f474849a90_0 .var/i "cycle_count", 31 0;
v0x62f474849b60_0 .var "data", 31 0;
v0x62f474849c30_0 .var/i "i", 31 0;
v0x62f474849d40_0 .var "is_handshake", 0 0;
v0x62f474849de0_0 .var "nreset", 0 0;
v0x62f474849eb0_0 .net "rch_addr", 31 0, L_0x62f47485b9f0;  1 drivers
v0x62f474849f80_0 .var "rch_data", 31 0;
v0x62f47484a0e0_0 .net "rch_en", 0 0, L_0x62f47485b8b0;  1 drivers
v0x62f47484a1b0 .array "read_pipeline", 1 0, 31 0;
v0x62f47484a250_0 .var "read_valid_pipeline", 1 0;
v0x62f47484a2f0_0 .net "ready", 0 0, L_0x62f47485b4e0;  1 drivers
v0x62f47484a3c0_0 .var/i "test_case", 31 0;
v0x62f47484a480_0 .var/i "timeout_counter", 31 0;
v0x62f47484a560_0 .net "wch_addr", 31 0, L_0x62f47485c000;  1 drivers
v0x62f47484a650_0 .net "wch_data", 31 0, L_0x62f47485c280;  1 drivers
v0x62f47484a720_0 .net "wch_en", 0 0, L_0x62f47485b760;  1 drivers
S_0x62f47480fa40 .scope module, "dut" "raster_core_impl" 2 44, 3 3 0, S_0x62f474821530;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "nreset";
    .port_info 2 /INPUT 1 "is_handshake";
    .port_info 3 /INPUT 32 "data";
    .port_info 4 /OUTPUT 1 "ready";
    .port_info 5 /OUTPUT 1 "rch_en";
    .port_info 6 /OUTPUT 32 "rch_addr";
    .port_info 7 /INPUT 32 "rch_data";
    .port_info 8 /OUTPUT 1 "wch_en";
    .port_info 9 /OUTPUT 32 "wch_addr";
    .port_info 10 /OUTPUT 32 "wch_data";
P_0x62f474794cf0 .param/l "BRAM_LATENCY" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x62f474794d30 .param/l "IDLE" 1 3 26, +C4<00000000000000000000000000000000>;
P_0x62f474794d70 .param/l "LWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x62f474794db0 .param/l "PREPROCESSING" 1 3 27, +C4<00000000000000000000000000000001>;
P_0x62f474794df0 .param/l "RASTERIZING" 1 3 28, +C4<00000000000000000000000000000010>;
P_0x62f474794e30 .param/l "core_id" 0 3 4, +C4<00000000000000000000000000000000>;
L_0x62f4747c83a0 .functor OR 1, L_0x62f47485aee0, L_0x62f47485b200, C4<0>, C4<0>;
L_0x62f47485b760 .functor BUFZ 1, v0x62f474848190_0, C4<0>, C4<0>, C4<0>;
v0x62f4747c8500_0 .net *"_ivl_1", 5 0, L_0x62f47484a7f0;  1 drivers
L_0x7b88cb5b70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62f4747c8a20_0 .net/2u *"_ivl_14", 31 0, L_0x7b88cb5b70a8;  1 drivers
v0x62f4747c8c30_0 .net *"_ivl_16", 31 0, L_0x62f47485ad80;  1 drivers
L_0x7b88cb5b70f0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62f4747c8f80_0 .net *"_ivl_19", 24 0, L_0x7b88cb5b70f0;  1 drivers
L_0x7b88cb5b7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62f4747c94a0_0 .net/2u *"_ivl_2", 0 0, L_0x7b88cb5b7018;  1 drivers
v0x62f4748130b0_0 .net *"_ivl_20", 0 0, L_0x62f47485aee0;  1 drivers
v0x62f474816330_0 .net *"_ivl_22", 31 0, L_0x62f47485b020;  1 drivers
L_0x7b88cb5b7138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62f474846480_0 .net *"_ivl_25", 24 0, L_0x7b88cb5b7138;  1 drivers
L_0x7b88cb5b7180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62f474846560_0 .net/2u *"_ivl_26", 31 0, L_0x7b88cb5b7180;  1 drivers
v0x62f474846640_0 .net *"_ivl_28", 0 0, L_0x62f47485b200;  1 drivers
v0x62f474846700_0 .net *"_ivl_32", 31 0, L_0x62f47485b3e0;  1 drivers
L_0x7b88cb5b71c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62f4748467e0_0 .net *"_ivl_35", 29 0, L_0x7b88cb5b71c8;  1 drivers
L_0x7b88cb5b7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62f4748468c0_0 .net/2u *"_ivl_36", 31 0, L_0x7b88cb5b7210;  1 drivers
v0x62f4748469a0_0 .net *"_ivl_40", 31 0, L_0x62f47485b670;  1 drivers
L_0x7b88cb5b7258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62f474846a80_0 .net *"_ivl_43", 29 0, L_0x7b88cb5b7258;  1 drivers
L_0x7b88cb5b72a0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x62f474846b60_0 .net/2u *"_ivl_44", 31 0, L_0x7b88cb5b72a0;  1 drivers
L_0x7b88cb5b72e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x62f474846c40_0 .net/2u *"_ivl_52", 32 0, L_0x7b88cb5b72e8;  1 drivers
v0x62f474846e30_0 .net *"_ivl_54", 0 0, L_0x62f47485bbb0;  1 drivers
L_0x7b88cb5b7330 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x62f474846ef0_0 .net/2u *"_ivl_56", 32 0, L_0x7b88cb5b7330;  1 drivers
v0x62f474846fd0_0 .net *"_ivl_58", 32 0, L_0x62f47485bcf0;  1 drivers
L_0x7b88cb5b7378 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62f4748470b0_0 .net/2u *"_ivl_60", 32 0, L_0x7b88cb5b7378;  1 drivers
v0x62f474847190_0 .net *"_ivl_62", 32 0, L_0x62f47485be70;  1 drivers
v0x62f474847270_0 .net *"_ivl_67", 15 0, L_0x62f47485c1e0;  1 drivers
v0x62f474847350_0 .net *"_ivl_7", 5 0, L_0x62f47484aa30;  1 drivers
L_0x7b88cb5b7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x62f474847430_0 .net/2u *"_ivl_8", 0 0, L_0x7b88cb5b7060;  1 drivers
v0x62f474847510_0 .net "clk", 0 0, v0x62f4748499a0_0;  1 drivers
v0x62f4748475d0_0 .net "comb_skip_triangle", 0 0, L_0x62f4747c83a0;  1 drivers
v0x62f474847690_0 .net "data", 31 0, v0x62f474849b60_0;  1 drivers
v0x62f474847770_0 .var "data_it", 3 0;
v0x62f474847850_0 .var "header", 31 0;
v0x62f474847930_0 .net "is_handshake", 0 0, v0x62f474849d40_0;  1 drivers
v0x62f4748479f0 .array "lambda_diff", 0 3, 31 0;
v0x62f474847ab0_0 .net "lambda_sum", 31 0, L_0x62f47485c140;  1 drivers
v0x62f474847b90 .array "lambda_zero", 0 1, 31 0;
v0x62f474847cb0_0 .net "nreset", 0 0, v0x62f474849de0_0;  1 drivers
v0x62f474847d70_0 .var "rasterizer_state", 1 0;
v0x62f474847e50_0 .net "rch_addr", 31 0, L_0x62f47485b9f0;  alias, 1 drivers
v0x62f474847f30_0 .net "rch_data", 31 0, v0x62f474849f80_0;  1 drivers
v0x62f474848010_0 .net "rch_en", 0 0, L_0x62f47485b8b0;  alias, 1 drivers
v0x62f4748480d0_0 .net "ready", 0 0, L_0x62f47485b4e0;  alias, 1 drivers
v0x62f474848190_0 .var "should_write_pixel", 0 0;
v0x62f474848250_0 .var "skip_triangle", 0 0;
v0x62f474848310_0 .net "wch_addr", 31 0, L_0x62f47485c000;  alias, 1 drivers
v0x62f4748483f0_0 .net "wch_data", 31 0, L_0x62f47485c280;  alias, 1 drivers
v0x62f4748484d0_0 .net "wch_en", 0 0, L_0x62f47485b760;  alias, 1 drivers
v0x62f474848590_0 .var "x_it", 32 0;
v0x62f474848670_0 .net "x_len", 7 0, L_0x62f47484ac70;  1 drivers
v0x62f474848750_0 .net "y_end", 6 0, L_0x62f47484aad0;  1 drivers
v0x62f474848830_0 .net "y_start", 6 0, L_0x62f47484a8c0;  1 drivers
v0x62f474848910 .array "z_diff", 0 1, 15 0;
v0x62f4748489d0_0 .var "z_zero", 15 0;
E_0x62f4747f47d0 .event posedge, v0x62f474847510_0;
L_0x62f47484a7f0 .part v0x62f474849b60_0, 0, 6;
L_0x62f47484a8c0 .concat [ 1 6 0 0], L_0x7b88cb5b7018, L_0x62f47484a7f0;
L_0x62f47484aa30 .part v0x62f474849b60_0, 6, 6;
L_0x62f47484aad0 .concat [ 1 6 0 0], L_0x7b88cb5b7060, L_0x62f47484aa30;
L_0x62f47484ac70 .part v0x62f474849b60_0, 12, 8;
L_0x62f47485ad80 .concat [ 7 25 0 0], L_0x62f47484aad0, L_0x7b88cb5b70f0;
L_0x62f47485aee0 .cmp/gt 32, L_0x7b88cb5b70a8, L_0x62f47485ad80;
L_0x62f47485b020 .concat [ 7 25 0 0], L_0x62f47484a8c0, L_0x7b88cb5b7138;
L_0x62f47485b200 .cmp/gt 32, L_0x7b88cb5b7180, L_0x62f47485b020;
L_0x62f47485b3e0 .concat [ 2 30 0 0], v0x62f474847d70_0, L_0x7b88cb5b71c8;
L_0x62f47485b4e0 .cmp/eq 32, L_0x62f47485b3e0, L_0x7b88cb5b7210;
L_0x62f47485b670 .concat [ 2 30 0 0], v0x62f474847d70_0, L_0x7b88cb5b7258;
L_0x62f47485b8b0 .cmp/eq 32, L_0x62f47485b670, L_0x7b88cb5b72a0;
L_0x62f47485b9f0 .part v0x62f474848590_0, 0, 32;
L_0x62f47485bbb0 .cmp/ge 33, v0x62f474848590_0, L_0x7b88cb5b72e8;
L_0x62f47485bcf0 .arith/sub 33, v0x62f474848590_0, L_0x7b88cb5b7330;
L_0x62f47485be70 .functor MUXZ 33, L_0x7b88cb5b7378, L_0x62f47485bcf0, L_0x62f47485bbb0, C4<>;
L_0x62f47485c000 .part L_0x62f47485be70, 0, 32;
L_0x62f47485c1e0 .part v0x62f474847850_0, 0, 16;
L_0x62f47485c280 .concat [ 16 16 0 0], v0x62f4748489d0_0, L_0x62f47485c1e0;
v0x62f474847b90_0 .array/port v0x62f474847b90, 0;
v0x62f474847b90_1 .array/port v0x62f474847b90, 1;
L_0x62f47485c140 .arith/sum 32, v0x62f474847b90_0, v0x62f474847b90_1;
S_0x62f474848c70 .scope task, "send_triangle_data" "send_triangle_data" 2 134, 2 134 0, S_0x62f474821530;
 .timescale -9 -10;
v0x62f474848e40_0 .var "header_data", 31 0;
v0x62f474848f40_0 .var "lambda_diff_0", 31 0;
v0x62f474849020_0 .var "lambda_diff_1", 31 0;
v0x62f4748490e0_0 .var "lambda_diff_2", 31 0;
v0x62f4748491c0_0 .var "lambda_diff_3", 31 0;
v0x62f4748492f0_0 .var "lambda_zero_0", 31 0;
v0x62f4748493d0_0 .var "lambda_zero_1", 31 0;
v0x62f4748494b0_0 .var "z_diff_0", 15 0;
v0x62f474849590_0 .var "z_diff_1", 15 0;
v0x62f474849670_0 .var "z_zero_data", 15 0;
E_0x62f4747f7070 .event negedge, v0x62f474847510_0;
TD_tb_raster_core.send_triangle_data ;
    %vpi_call 2 142 "$display", "Time %0t: Sending triangle data...", $time {0 0 0};
    %wait E_0x62f4747f7070;
    %load/vec4 v0x62f474848e40_0;
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f7070;
    %load/vec4 v0x62f4748492f0_0;
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f7070;
    %load/vec4 v0x62f4748493d0_0;
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f7070;
    %load/vec4 v0x62f474848f40_0;
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f7070;
    %load/vec4 v0x62f474849020_0;
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f7070;
    %load/vec4 v0x62f4748490e0_0;
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f7070;
    %load/vec4 v0x62f4748491c0_0;
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x62f474849670_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x62f4748494b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x62f474849590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %wait E_0x62f4747f47d0;
    %wait E_0x62f4747f7070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %vpi_call 2 224 "$display", "Time %0t: Triangle data sent completely", $time {0 0 0};
    %end;
S_0x62f474849750 .scope task, "wait_for_completion" "wait_for_completion" 2 229, 2 229 0, S_0x62f474821530;
 .timescale -9 -10;
TD_tb_raster_core.wait_for_completion ;
    %vpi_call 2 231 "$display", "Time %0t: Waiting for rasterization to complete...", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f474849a90_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x62f47484a2f0_0;
    %nor/r;
    %load/vec4 v0x62f474849a90_0;
    %cmpi/s 1000, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %wait E_0x62f4747f7070;
    %load/vec4 v0x62f474849a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62f474849a90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x62f474849a90_0;
    %cmpi/s 1000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.2, 5;
    %vpi_call 2 238 "$display", "ERROR: Rasterization did not complete within 1000 cycles" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 240 "$display", "Time %0t: Rasterization completed in %0d cycles", $time, v0x62f474849a90_0 {0 0 0};
T_1.3 ;
    %end;
    .scope S_0x62f47480fa40;
T_2 ;
    %wait E_0x62f4747f47d0;
    %load/vec4 v0x62f474847cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x62f474847770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62f474848250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62f474847d70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62f474847930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x62f474847770_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x62f474847770_0, 0;
    %load/vec4 v0x62f474848250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x62f474847d70_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x62f474847770_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x62f474847770_0, 0;
T_2.5 ;
    %load/vec4 v0x62f474847770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x62f4748475d0_0;
    %assign/vec4 v0x62f474848250_0, 0;
    %load/vec4 v0x62f4748475d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x62f474847690_0;
    %assign/vec4 v0x62f474847850_0, 0;
T_2.10 ;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x62f474847770_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x62f474847770_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x62f474848250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0x62f474847690_0;
    %load/vec4 v0x62f474847770_0;
    %parti/s 1, 0, 2;
    %inv;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474847b90, 0, 4;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x62f474847770_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x62f474847770_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x62f474848250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x62f474847690_0;
    %load/vec4 v0x62f474847770_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f4748479f0, 0, 4;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x62f474847770_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x62f474848250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x62f474847690_0;
    %pad/u 16;
    %assign/vec4 v0x62f4748489d0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x62f474847770_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x62f474847770_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x62f474848250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v0x62f474847690_0;
    %pad/u 16;
    %load/vec4 v0x62f474847770_0;
    %parti/s 1, 0, 2;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474848910, 0, 4;
T_2.18 ;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.9 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62f47480fa40;
T_3 ;
    %wait E_0x62f4747f47d0;
    %load/vec4 v0x62f474847cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62f474847850_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474847b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474847b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f4748479f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f4748479f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f4748479f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f4748479f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x62f4748489d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474848910, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474848910, 0, 4;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x62f474848590_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x62f474847d70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f474847b90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f4748479f0, 4;
    %muli 0, 0, 32;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474847b90, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f474847b90, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f4748479f0, 4;
    %muli 0, 0, 32;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474847b90, 0, 4;
    %load/vec4 v0x62f4748489d0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f474848910, 4;
    %pad/u 32;
    %muli 0, 0, 32;
    %add;
    %pad/u 16;
    %assign/vec4 v0x62f4748489d0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x62f474848590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x62f474847d70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x62f47480fa40;
T_4 ;
    %wait E_0x62f4747f47d0;
    %load/vec4 v0x62f474847cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62f474848190_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x62f474847d70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x62f474848590_0;
    %cmpi/u 2, 0, 33;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f474847b90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f4748479f0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474847b90, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f474847b90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f4748479f0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f474847b90, 0, 4;
    %load/vec4 v0x62f4748489d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f474848910, 4;
    %add;
    %assign/vec4 v0x62f4748489d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f474847b90, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f474847b90, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x62f474847ab0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x62f474848190_0, 0;
T_4.4 ;
    %load/vec4 v0x62f474847850_0;
    %parti/s 8, 12, 5;
    %pad/u 33;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 1;
    %sub;
    %load/vec4 v0x62f474848590_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62f474847d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62f474848190_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x62f474848590_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x62f474848590_0, 0;
T_4.7 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x62f474821530;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f4748499a0_0, 0, 1;
T_5.0 ;
    %delay 50, 0;
    %load/vec4 v0x62f4748499a0_0;
    %inv;
    %store/vec4 v0x62f4748499a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x62f474821530;
T_6 ;
    %wait E_0x62f4747f47d0;
    %load/vec4 v0x62f474849de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f474849c30_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x62f474849c30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x62f474849c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f47484a1b0, 0, 4;
    %load/vec4 v0x62f474849c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62f474849c30_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62f47484a250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62f474849f80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x62f474849c30_0, 0, 32;
T_6.4 ;
    %load/vec4 v0x62f474849c30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.5, 5;
    %load/vec4 v0x62f474849c30_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x62f47484a1b0, 4;
    %ix/getv/s 3, v0x62f474849c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f47484a1b0, 0, 4;
    %load/vec4 v0x62f47484a250_0;
    %load/vec4 v0x62f474849c30_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x62f474849c30_0;
    %assign/vec4/off/d v0x62f47484a250_0, 4, 5;
    %load/vec4 v0x62f474849c30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x62f474849c30_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %load/vec4 v0x62f47484a0e0_0;
    %load/vec4 v0x62f474849eb0_0;
    %cmpi/u 512, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %ix/getv 4, v0x62f474849eb0_0;
    %load/vec4a v0x62f4748498e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f47484a1b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x62f47484a250_0, 4, 5;
    %vpi_call 2 86 "$display", "Time %0t: BRAM Read Request - Addr: 0x%08h, Data: 0x%08h", $time, v0x62f474849eb0_0, &A<v0x62f4748498e0, v0x62f474849eb0_0 > {0 0 0};
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f47484a1b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x62f47484a250_0, 4, 5;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62f47484a1b0, 4;
    %assign/vec4 v0x62f474849f80_0, 0;
    %load/vec4 v0x62f47484a250_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %vpi_call 2 106 "$display", "Time %0t: BRAM Read Output - Data: 0x%08h (latency %0d)", $time, &A<v0x62f47484a1b0, 1>, P_0x62f47480f110 {0 0 0};
T_6.8 ;
    %load/vec4 v0x62f47484a720_0;
    %load/vec4 v0x62f47484a560_0;
    %cmpi/u 512, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x62f47484a650_0;
    %ix/getv 3, v0x62f47484a560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62f4748498e0, 0, 4;
    %vpi_call 2 114 "$display", "Time %0t: BRAM Write - Addr: 0x%08h, Data: 0x%08h", $time, v0x62f47484a560_0, v0x62f47484a650_0 {0 0 0};
T_6.10 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x62f474821530;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f474849c30_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x62f474849c30_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x62f474849c30_0;
    %store/vec4a v0x62f4748498e0, 4, 0;
    %load/vec4 v0x62f474849c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62f474849c30_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 128 "$display", "Loading BRAM memory from memory_init.hex..." {0 0 0};
    %vpi_call 2 129 "$readmemh", "/mnt/data/Prism-FPGA/raster-core/memory_init.hex", v0x62f4748498e0 {0 0 0};
    %vpi_call 2 130 "$display", "Memory initialization completed" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x62f474821530;
T_8 ;
    %vpi_call 2 247 "$display", "=== Raster Core Testbench ===" {0 0 0};
    %vpi_call 2 248 "$display", "BRAM Latency: %0d cycles", P_0x62f47480f110 {0 0 0};
    %vpi_call 2 249 "$display", "Core ID: %0d", P_0x62f47480f190 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62f474849d40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f474849b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f474849f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f47484a3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f474849a90_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62f4747f7070;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62f474849de0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62f4747f7070;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call 2 264 "$display", "Time %0t: Reset completed", $time {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x62f47484a3c0_0, 0, 32;
    %vpi_call 2 268 "$display", "\012=== Test Case %0d: Simple Triangle ===", v0x62f47484a3c0_0 {0 0 0};
    %pushi/vec4 1310848, 0, 32;
    %store/vec4 v0x62f474848e40_0, 0, 32;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x62f4748492f0_0, 0, 32;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x62f4748493d0_0, 0, 32;
    %pushi/vec4 1048576, 0, 32;
    %store/vec4 v0x62f474848f40_0, 0, 32;
    %pushi/vec4 2097152, 0, 32;
    %store/vec4 v0x62f474849020_0, 0, 32;
    %pushi/vec4 1376256, 0, 32;
    %store/vec4 v0x62f4748490e0_0, 0, 32;
    %pushi/vec4 2424832, 0, 32;
    %store/vec4 v0x62f4748491c0_0, 0, 32;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x62f474849670_0, 0, 16;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v0x62f4748494b0_0, 0, 16;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v0x62f474849590_0, 0, 16;
    %fork TD_tb_raster_core.send_triangle_data, S_0x62f474848c70;
    %join;
    %fork TD_tb_raster_core.wait_for_completion, S_0x62f474849750;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x62f47484a3c0_0, 0, 32;
    %vpi_call 2 287 "$display", "\012=== Test Case %0d: Skipped Triangle ===", v0x62f47484a3c0_0 {0 0 0};
    %pushi/vec4 327744, 0, 32;
    %store/vec4 v0x62f474848e40_0, 0, 32;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x62f4748492f0_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x62f4748493d0_0, 0, 32;
    %pushi/vec4 3145728, 0, 32;
    %store/vec4 v0x62f474848f40_0, 0, 32;
    %pushi/vec4 4194304, 0, 32;
    %store/vec4 v0x62f474849020_0, 0, 32;
    %pushi/vec4 3473408, 0, 32;
    %store/vec4 v0x62f4748490e0_0, 0, 32;
    %pushi/vec4 4521984, 0, 32;
    %store/vec4 v0x62f4748491c0_0, 0, 32;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x62f474849670_0, 0, 16;
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0x62f4748494b0_0, 0, 16;
    %pushi/vec4 64, 0, 16;
    %store/vec4 v0x62f474849590_0, 0, 16;
    %fork TD_tb_raster_core.send_triangle_data, S_0x62f474848c70;
    %join;
    %fork TD_tb_raster_core.wait_for_completion, S_0x62f474849750;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x62f47484a3c0_0, 0, 32;
    %vpi_call 2 306 "$display", "\012=== Test Case %0d: Medium Triangle ===", v0x62f47484a3c0_0 {0 0 0};
    %pushi/vec4 655456, 0, 32;
    %store/vec4 v0x62f474848e40_0, 0, 32;
    %pushi/vec4 134217728, 0, 32;
    %store/vec4 v0x62f4748492f0_0, 0, 32;
    %pushi/vec4 402653184, 0, 32;
    %store/vec4 v0x62f4748493d0_0, 0, 32;
    %pushi/vec4 524288, 0, 32;
    %store/vec4 v0x62f474848f40_0, 0, 32;
    %pushi/vec4 1572864, 0, 32;
    %store/vec4 v0x62f474849020_0, 0, 32;
    %pushi/vec4 1179648, 0, 32;
    %store/vec4 v0x62f4748490e0_0, 0, 32;
    %pushi/vec4 2228224, 0, 32;
    %store/vec4 v0x62f4748491c0_0, 0, 32;
    %pushi/vec4 2048, 0, 16;
    %store/vec4 v0x62f474849670_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x62f4748494b0_0, 0, 16;
    %pushi/vec4 24, 0, 16;
    %store/vec4 v0x62f474849590_0, 0, 16;
    %fork TD_tb_raster_core.send_triangle_data, S_0x62f474848c70;
    %join;
    %fork TD_tb_raster_core.wait_for_completion, S_0x62f474849750;
    %join;
    %vpi_call 2 324 "$display", "\012=== Memory Verification ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f474849c30_0, 0, 32;
T_8.4 ;
    %load/vec4 v0x62f474849c30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.5, 5;
    %vpi_call 2 326 "$display", "BRAM[%3d] = 0x%08h", v0x62f474849c30_0, &A<v0x62f4748498e0, v0x62f474849c30_0 > {0 0 0};
    %load/vec4 v0x62f474849c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62f474849c30_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %vpi_call 2 329 "$display", "\012=== Testbench Completed ===" {0 0 0};
    %pushi/vec4 10, 0, 32;
T_8.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.7, 5;
    %jmp/1 T_8.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62f4747f7070;
    %jmp T_8.6;
T_8.7 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x62f474821530;
T_9 ;
    %wait E_0x62f4747f47d0;
    %load/vec4 v0x62f47484a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 2 337 "$display", "Time %0t: BRAM Read - Addr: 0x%08h", $time, v0x62f474849eb0_0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x62f474821530;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f47484a480_0, 0, 32;
T_10.0 ;
    %wait E_0x62f4747f47d0;
    %load/vec4 v0x62f474849de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.1, 8;
    %load/vec4 v0x62f47484a480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62f47484a480_0, 0, 32;
    %load/vec4 v0x62f47484a480_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.3, 5;
    %vpi_call 2 349 "$display", "ERROR: Testbench timeout after %0d cycles", v0x62f47484a480_0 {0 0 0};
    %vpi_call 2 350 "$finish" {0 0 0};
T_10.3 ;
    %jmp T_10.2;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62f47484a480_0, 0, 32;
T_10.2 ;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x62f474821530;
T_11 ;
    %vpi_call 2 360 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 361 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62f474821530 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "raster_core.v";
