{"top":"global.TestsCircuit_lsr_4_SInt_SIntType",
"namespaces":{
  "global":{
    "modules":{
      "TestsCircuit_lsr_4_SInt_SIntType":{
        "type":["Record",[
          ["I0",["Array",4,"BitIn"]],
          ["I1",["Array",4,"BitIn"]],
          ["O0",["Array",4,"Bit"]],
          ["O1",["Array",4,"Bit"]],
          ["O2",["Array",4,"Bit"]]
        ]],
        "instances":{
          "const_1_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "inst0":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",4]}
          },
          "inst1":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",4]}
          },
          "inst2":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",4]}
          }
        },
        "connections":[
          ["inst2.in1","const_1_4.out"],
          ["self.I0","inst0.in0"],
          ["self.I1","inst0.in1"],
          ["self.O0","inst0.out"],
          ["self.I0","inst1.in0"],
          ["self.I1","inst1.in1"],
          ["self.O1","inst1.out"],
          ["self.I0","inst2.in0"],
          ["self.O2","inst2.out"]
        ]
      }
    }
  }
}
}