// Seed: 1532710591
module module_0 (
    output tri1 id_0,
    output uwire module_0,
    output tri0 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5
);
  assign id_2 = id_5;
  wire id_7;
  wire id_8;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri0 id_5,
    input wand id_6,
    input wor id_7,
    input tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wand id_12,
    input supply1 id_13,
    output supply1 id_14,
    output supply1 id_15,
    output wand id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_0,
      id_4,
      id_13,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
