; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -verify-machineinstrs -mattr=+v < %s | FileCheck %s --check-prefixes=CHECK,RV32,RV32V
; RUN: llc -mtriple=riscv64 -verify-machineinstrs -mattr=+v < %s | FileCheck %s --check-prefixes=CHECK,RV64,RV64V
; RUN: llc -mtriple=riscv32 -verify-machineinstrs -mattr=+v,+zvbc < %s | FileCheck %s --check-prefixes=CHECK,RV32,RV32ZVBC
; RUN: llc -mtriple=riscv64 -verify-machineinstrs -mattr=+v,+zvbc < %s | FileCheck %s --check-prefixes=CHECK,RV64,RV64ZVBC

define <vscale x 1 x i8> @clmul_nxv1i8_vv(<vscale x 1 x i8> %va, <vscale x 1 x i8> %vb) nounwind {
; CHECK-LABEL: clmul_nxv1i8_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e8, mf8, ta, ma
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 1 x i8> @llvm.clmul.nxv1i8(<vscale x 1 x i8> %va, <vscale x 1 x i8> %vb)
  ret <vscale x 1 x i8> %v
}

define <vscale x 1 x i8> @clmul_nxv1i8_vx(<vscale x 1 x i8> %va, i8 %b) nounwind {
; CHECK-LABEL: clmul_nxv1i8_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e8, mf8, ta, ma
; CHECK-NEXT:    vmv.v.x v9, a0
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 1 x i8> poison, i8 %b, i32 0
  %vb = shufflevector <vscale x 1 x i8> %elt.head, <vscale x 1 x i8> poison, <vscale x 1 x i32> zeroinitializer
  %v = call <vscale x 1 x i8> @llvm.clmul.nxv1i8(<vscale x 1 x i8> %va, <vscale x 1 x i8> %vb)
  ret <vscale x 1 x i8> %v
}

define <vscale x 2 x i8> @clmul_nxv2i8_vv(<vscale x 2 x i8> %va, <vscale x 2 x i8> %vb) nounwind {
; CHECK-LABEL: clmul_nxv2i8_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e8, mf4, ta, ma
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 2 x i8> @llvm.clmul.nxv2i8(<vscale x 2 x i8> %va, <vscale x 2 x i8> %vb)
  ret <vscale x 2 x i8> %v
}

define <vscale x 2 x i8> @clmul_nxv2i8_vx(<vscale x 2 x i8> %va, i8 %b) nounwind {
; CHECK-LABEL: clmul_nxv2i8_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e8, mf4, ta, ma
; CHECK-NEXT:    vmv.v.x v9, a0
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 2 x i8> poison, i8 %b, i32 0
  %vb = shufflevector <vscale x 2 x i8> %elt.head, <vscale x 2 x i8> poison, <vscale x 2 x i32> zeroinitializer
  %v = call <vscale x 2 x i8> @llvm.clmul.nxv2i8(<vscale x 2 x i8> %va, <vscale x 2 x i8> %vb)
  ret <vscale x 2 x i8> %v
}

define <vscale x 4 x i8> @clmul_nxv4i8_vv(<vscale x 4 x i8> %va, <vscale x 4 x i8> %vb) nounwind {
; CHECK-LABEL: clmul_nxv4i8_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e8, mf2, ta, ma
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 4 x i8> @llvm.clmul.nxv4i8(<vscale x 4 x i8> %va, <vscale x 4 x i8> %vb)
  ret <vscale x 4 x i8> %v
}

define <vscale x 4 x i8> @clmul_nxv4i8_vx(<vscale x 4 x i8> %va, i8 %b) nounwind {
; CHECK-LABEL: clmul_nxv4i8_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e8, mf2, ta, ma
; CHECK-NEXT:    vmv.v.x v9, a0
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 4 x i8> poison, i8 %b, i32 0
  %vb = shufflevector <vscale x 4 x i8> %elt.head, <vscale x 4 x i8> poison, <vscale x 4 x i32> zeroinitializer
  %v = call <vscale x 4 x i8> @llvm.clmul.nxv4i8(<vscale x 4 x i8> %va, <vscale x 4 x i8> %vb)
  ret <vscale x 4 x i8> %v
}

define <vscale x 8 x i8> @clmul_nxv8i8_vv(<vscale x 8 x i8> %va, <vscale x 8 x i8> %vb) nounwind {
; CHECK-LABEL: clmul_nxv8i8_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e8, m1, ta, ma
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 8 x i8> @llvm.clmul.nxv8i8(<vscale x 8 x i8> %va, <vscale x 8 x i8> %vb)
  ret <vscale x 8 x i8> %v
}

define <vscale x 8 x i8> @clmul_nxv8i8_vx(<vscale x 8 x i8> %va, i8 %b) nounwind {
; CHECK-LABEL: clmul_nxv8i8_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e8, m1, ta, ma
; CHECK-NEXT:    vmv.v.x v9, a0
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 8 x i8> poison, i8 %b, i32 0
  %vb = shufflevector <vscale x 8 x i8> %elt.head, <vscale x 8 x i8> poison, <vscale x 8 x i32> zeroinitializer
  %v = call <vscale x 8 x i8> @llvm.clmul.nxv8i8(<vscale x 8 x i8> %va, <vscale x 8 x i8> %vb)
  ret <vscale x 8 x i8> %v
}

define <vscale x 16 x i8> @clmul_nxv16i8_vv(<vscale x 16 x i8> %va, <vscale x 16 x i8> %vb) nounwind {
; CHECK-LABEL: clmul_nxv16i8_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e8, m2, ta, ma
; CHECK-NEXT:    vand.vi v12, v10, 2
; CHECK-NEXT:    vand.vi v14, v10, 1
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vxor.vv v12, v14, v12
; CHECK-NEXT:    vand.vi v14, v10, 4
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vand.vi v16, v10, 8
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v10, v10, a0
; CHECK-NEXT:    vmul.vv v8, v8, v10
; CHECK-NEXT:    vxor.vv v10, v12, v14
; CHECK-NEXT:    vxor.vv v8, v10, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 16 x i8> @llvm.clmul.nxv16i8(<vscale x 16 x i8> %va, <vscale x 16 x i8> %vb)
  ret <vscale x 16 x i8> %v
}

define <vscale x 16 x i8> @clmul_nxv16i8_vx(<vscale x 16 x i8> %va, i8 %b) nounwind {
; CHECK-LABEL: clmul_nxv16i8_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e8, m2, ta, ma
; CHECK-NEXT:    vmv.v.x v10, a0
; CHECK-NEXT:    vand.vi v12, v10, 2
; CHECK-NEXT:    vand.vi v14, v10, 1
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vxor.vv v12, v14, v12
; CHECK-NEXT:    vand.vi v14, v10, 4
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vand.vi v16, v10, 8
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v10, v10, a0
; CHECK-NEXT:    vmul.vv v8, v8, v10
; CHECK-NEXT:    vxor.vv v10, v12, v14
; CHECK-NEXT:    vxor.vv v8, v10, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 16 x i8> poison, i8 %b, i32 0
  %vb = shufflevector <vscale x 16 x i8> %elt.head, <vscale x 16 x i8> poison, <vscale x 16 x i32> zeroinitializer
  %v = call <vscale x 16 x i8> @llvm.clmul.nxv16i8(<vscale x 16 x i8> %va, <vscale x 16 x i8> %vb)
  ret <vscale x 16 x i8> %v
}

define <vscale x 32 x i8> @clmul_nxv32i8_vv(<vscale x 32 x i8> %va, <vscale x 32 x i8> %vb) nounwind {
; CHECK-LABEL: clmul_nxv32i8_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e8, m4, ta, ma
; CHECK-NEXT:    vand.vi v16, v12, 2
; CHECK-NEXT:    vand.vi v20, v12, 1
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vxor.vv v16, v20, v16
; CHECK-NEXT:    vand.vi v20, v12, 4
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vand.vi v24, v12, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v12, v12, a0
; CHECK-NEXT:    vmul.vv v8, v8, v12
; CHECK-NEXT:    vxor.vv v12, v16, v20
; CHECK-NEXT:    vxor.vv v8, v12, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 32 x i8> @llvm.clmul.nxv32i8(<vscale x 32 x i8> %va, <vscale x 32 x i8> %vb)
  ret <vscale x 32 x i8> %v
}

define <vscale x 32 x i8> @clmul_nxv32i8_vx(<vscale x 32 x i8> %va, i8 %b) nounwind {
; CHECK-LABEL: clmul_nxv32i8_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e8, m4, ta, ma
; CHECK-NEXT:    vmv.v.x v12, a0
; CHECK-NEXT:    vand.vi v16, v12, 2
; CHECK-NEXT:    vand.vi v20, v12, 1
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vxor.vv v16, v20, v16
; CHECK-NEXT:    vand.vi v20, v12, 4
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vand.vi v24, v12, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v12, v12, a0
; CHECK-NEXT:    vmul.vv v8, v8, v12
; CHECK-NEXT:    vxor.vv v12, v16, v20
; CHECK-NEXT:    vxor.vv v8, v12, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 32 x i8> poison, i8 %b, i32 0
  %vb = shufflevector <vscale x 32 x i8> %elt.head, <vscale x 32 x i8> poison, <vscale x 32 x i32> zeroinitializer
  %v = call <vscale x 32 x i8> @llvm.clmul.nxv32i8(<vscale x 32 x i8> %va, <vscale x 32 x i8> %vb)
  ret <vscale x 32 x i8> %v
}

define <vscale x 64 x i8> @clmul_nxv64i8_vv(<vscale x 64 x i8> %va, <vscale x 64 x i8> %vb) nounwind {
; CHECK-LABEL: clmul_nxv64i8_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi sp, sp, -16
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    mv a1, a0
; CHECK-NEXT:    slli a0, a0, 1
; CHECK-NEXT:    add a0, a0, a1
; CHECK-NEXT:    sub sp, sp, a0
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e8, m8, ta, ma
; CHECK-NEXT:    vand.vi v24, v16, 2
; CHECK-NEXT:    vand.vi v0, v16, 1
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 4
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v0, v16, 4
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 3
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v24, v16, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a1, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 4
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 3
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a1, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 4
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v16, v16, a0
; CHECK-NEXT:    vmul.vv v8, v8, v16
; CHECK-NEXT:    vxor.vv v16, v24, v0
; CHECK-NEXT:    vxor.vv v8, v16, v8
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    mv a1, a0
; CHECK-NEXT:    slli a0, a0, 1
; CHECK-NEXT:    add a0, a0, a1
; CHECK-NEXT:    add sp, sp, a0
; CHECK-NEXT:    addi sp, sp, 16
; CHECK-NEXT:    ret
  %v = call <vscale x 64 x i8> @llvm.clmul.nxv64i8(<vscale x 64 x i8> %va, <vscale x 64 x i8> %vb)
  ret <vscale x 64 x i8> %v
}

define <vscale x 64 x i8> @clmul_nxv64i8_vx(<vscale x 64 x i8> %va, i8 %b) nounwind {
; CHECK-LABEL: clmul_nxv64i8_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi sp, sp, -16
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 3
; CHECK-NEXT:    mv a2, a1
; CHECK-NEXT:    slli a1, a1, 1
; CHECK-NEXT:    add a1, a1, a2
; CHECK-NEXT:    sub sp, sp, a1
; CHECK-NEXT:    vsetvli a1, zero, e8, m8, ta, ma
; CHECK-NEXT:    vmv.v.x v16, a0
; CHECK-NEXT:    vand.vi v24, v16, 2
; CHECK-NEXT:    vand.vi v0, v16, 1
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v0, v16, 4
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v24, v16, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v16, v16, a0
; CHECK-NEXT:    vmul.vv v8, v8, v16
; CHECK-NEXT:    vxor.vv v16, v24, v0
; CHECK-NEXT:    vxor.vv v8, v16, v8
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    mv a1, a0
; CHECK-NEXT:    slli a0, a0, 1
; CHECK-NEXT:    add a0, a0, a1
; CHECK-NEXT:    add sp, sp, a0
; CHECK-NEXT:    addi sp, sp, 16
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 64 x i8> poison, i8 %b, i32 0
  %vb = shufflevector <vscale x 64 x i8> %elt.head, <vscale x 64 x i8> poison, <vscale x 64 x i32> zeroinitializer
  %v = call <vscale x 64 x i8> @llvm.clmul.nxv64i8(<vscale x 64 x i8> %va, <vscale x 64 x i8> %vb)
  ret <vscale x 64 x i8> %v
}

define <vscale x 1 x i16> @clmul_nxv1i16_vv(<vscale x 1 x i16> %va, <vscale x 1 x i16> %vb) nounwind {
; CHECK-LABEL: clmul_nxv1i16_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e16, mf4, ta, ma
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v12
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 1 x i16> @llvm.clmul.nxv1i16(<vscale x 1 x i16> %va, <vscale x 1 x i16> %vb)
  ret <vscale x 1 x i16> %v
}

define <vscale x 1 x i16> @clmul_nxv1i16_vx(<vscale x 1 x i16> %va, i16 %b) nounwind {
; CHECK-LABEL: clmul_nxv1i16_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e16, mf4, ta, ma
; CHECK-NEXT:    vmv.v.x v9, a0
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v12
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 1 x i16> poison, i16 %b, i32 0
  %vb = shufflevector <vscale x 1 x i16> %elt.head, <vscale x 1 x i16> poison, <vscale x 1 x i32> zeroinitializer
  %v = call <vscale x 1 x i16> @llvm.clmul.nxv1i16(<vscale x 1 x i16> %va, <vscale x 1 x i16> %vb)
  ret <vscale x 1 x i16> %v
}

define <vscale x 2 x i16> @clmul_nxv2i16_vv(<vscale x 2 x i16> %va, <vscale x 2 x i16> %vb) nounwind {
; CHECK-LABEL: clmul_nxv2i16_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e16, mf2, ta, ma
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v12
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 2 x i16> @llvm.clmul.nxv2i16(<vscale x 2 x i16> %va, <vscale x 2 x i16> %vb)
  ret <vscale x 2 x i16> %v
}

define <vscale x 2 x i16> @clmul_nxv2i16_vx(<vscale x 2 x i16> %va, i16 %b) nounwind {
; CHECK-LABEL: clmul_nxv2i16_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e16, mf2, ta, ma
; CHECK-NEXT:    vmv.v.x v9, a0
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v12
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 2 x i16> poison, i16 %b, i32 0
  %vb = shufflevector <vscale x 2 x i16> %elt.head, <vscale x 2 x i16> poison, <vscale x 2 x i32> zeroinitializer
  %v = call <vscale x 2 x i16> @llvm.clmul.nxv2i16(<vscale x 2 x i16> %va, <vscale x 2 x i16> %vb)
  ret <vscale x 2 x i16> %v
}

define <vscale x 4 x i16> @clmul_nxv4i16_vv(<vscale x 4 x i16> %va, <vscale x 4 x i16> %vb) nounwind {
; CHECK-LABEL: clmul_nxv4i16_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e16, m1, ta, ma
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 4 x i16> @llvm.clmul.nxv4i16(<vscale x 4 x i16> %va, <vscale x 4 x i16> %vb)
  ret <vscale x 4 x i16> %v
}

define <vscale x 4 x i16> @clmul_nxv4i16_vx(<vscale x 4 x i16> %va, i16 %b) nounwind {
; CHECK-LABEL: clmul_nxv4i16_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e16, m1, ta, ma
; CHECK-NEXT:    vmv.v.x v9, a0
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 4 x i16> poison, i16 %b, i32 0
  %vb = shufflevector <vscale x 4 x i16> %elt.head, <vscale x 4 x i16> poison, <vscale x 4 x i32> zeroinitializer
  %v = call <vscale x 4 x i16> @llvm.clmul.nxv4i16(<vscale x 4 x i16> %va, <vscale x 4 x i16> %vb)
  ret <vscale x 4 x i16> %v
}

define <vscale x 8 x i16> @clmul_nxv8i16_vv(<vscale x 8 x i16> %va, <vscale x 8 x i16> %vb) nounwind {
; CHECK-LABEL: clmul_nxv8i16_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e16, m2, ta, ma
; CHECK-NEXT:    vand.vi v12, v10, 2
; CHECK-NEXT:    vand.vi v14, v10, 1
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vxor.vv v12, v14, v12
; CHECK-NEXT:    vand.vi v14, v10, 4
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vand.vi v16, v10, 8
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v10, v10, a0
; CHECK-NEXT:    vmul.vv v8, v8, v10
; CHECK-NEXT:    vxor.vv v10, v12, v14
; CHECK-NEXT:    vxor.vv v8, v10, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 8 x i16> @llvm.clmul.nxv8i16(<vscale x 8 x i16> %va, <vscale x 8 x i16> %vb)
  ret <vscale x 8 x i16> %v
}

define <vscale x 8 x i16> @clmul_nxv8i16_vx(<vscale x 8 x i16> %va, i16 %b) nounwind {
; CHECK-LABEL: clmul_nxv8i16_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e16, m2, ta, ma
; CHECK-NEXT:    vmv.v.x v10, a0
; CHECK-NEXT:    vand.vi v12, v10, 2
; CHECK-NEXT:    vand.vi v14, v10, 1
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vxor.vv v12, v14, v12
; CHECK-NEXT:    vand.vi v14, v10, 4
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vand.vi v16, v10, 8
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v10, v10, a0
; CHECK-NEXT:    vmul.vv v8, v8, v10
; CHECK-NEXT:    vxor.vv v10, v12, v14
; CHECK-NEXT:    vxor.vv v8, v10, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 8 x i16> poison, i16 %b, i32 0
  %vb = shufflevector <vscale x 8 x i16> %elt.head, <vscale x 8 x i16> poison, <vscale x 8 x i32> zeroinitializer
  %v = call <vscale x 8 x i16> @llvm.clmul.nxv8i16(<vscale x 8 x i16> %va, <vscale x 8 x i16> %vb)
  ret <vscale x 8 x i16> %v
}

define <vscale x 16 x i16> @clmul_nxv16i16_vv(<vscale x 16 x i16> %va, <vscale x 16 x i16> %vb) nounwind {
; CHECK-LABEL: clmul_nxv16i16_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e16, m4, ta, ma
; CHECK-NEXT:    vand.vi v16, v12, 2
; CHECK-NEXT:    vand.vi v20, v12, 1
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vxor.vv v16, v20, v16
; CHECK-NEXT:    vand.vi v20, v12, 4
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vand.vi v24, v12, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v12, v12, a0
; CHECK-NEXT:    vmul.vv v8, v8, v12
; CHECK-NEXT:    vxor.vv v12, v16, v20
; CHECK-NEXT:    vxor.vv v8, v12, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 16 x i16> @llvm.clmul.nxv16i16(<vscale x 16 x i16> %va, <vscale x 16 x i16> %vb)
  ret <vscale x 16 x i16> %v
}

define <vscale x 16 x i16> @clmul_nxv16i16_vx(<vscale x 16 x i16> %va, i16 %b) nounwind {
; CHECK-LABEL: clmul_nxv16i16_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, zero, e16, m4, ta, ma
; CHECK-NEXT:    vmv.v.x v12, a0
; CHECK-NEXT:    vand.vi v16, v12, 2
; CHECK-NEXT:    vand.vi v20, v12, 1
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vxor.vv v16, v20, v16
; CHECK-NEXT:    vand.vi v20, v12, 4
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vand.vi v24, v12, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v12, v12, a0
; CHECK-NEXT:    vmul.vv v8, v8, v12
; CHECK-NEXT:    vxor.vv v12, v16, v20
; CHECK-NEXT:    vxor.vv v8, v12, v8
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 16 x i16> poison, i16 %b, i32 0
  %vb = shufflevector <vscale x 16 x i16> %elt.head, <vscale x 16 x i16> poison, <vscale x 16 x i32> zeroinitializer
  %v = call <vscale x 16 x i16> @llvm.clmul.nxv16i16(<vscale x 16 x i16> %va, <vscale x 16 x i16> %vb)
  ret <vscale x 16 x i16> %v
}

define <vscale x 32 x i16> @clmul_nxv32i16_vv(<vscale x 32 x i16> %va, <vscale x 32 x i16> %vb) nounwind {
; CHECK-LABEL: clmul_nxv32i16_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi sp, sp, -16
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    mv a1, a0
; CHECK-NEXT:    slli a0, a0, 1
; CHECK-NEXT:    add a0, a0, a1
; CHECK-NEXT:    sub sp, sp, a0
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e16, m8, ta, ma
; CHECK-NEXT:    vand.vi v24, v16, 2
; CHECK-NEXT:    vand.vi v0, v16, 1
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 4
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v0, v16, 4
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 3
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v24, v16, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a1, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 4
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 3
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a1, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 4
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v16, v16, a0
; CHECK-NEXT:    vmul.vv v8, v8, v16
; CHECK-NEXT:    vxor.vv v16, v24, v0
; CHECK-NEXT:    vxor.vv v8, v16, v8
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    mv a1, a0
; CHECK-NEXT:    slli a0, a0, 1
; CHECK-NEXT:    add a0, a0, a1
; CHECK-NEXT:    add sp, sp, a0
; CHECK-NEXT:    addi sp, sp, 16
; CHECK-NEXT:    ret
  %v = call <vscale x 32 x i16> @llvm.clmul.nxv32i16(<vscale x 32 x i16> %va, <vscale x 32 x i16> %vb)
  ret <vscale x 32 x i16> %v
}

define <vscale x 32 x i16> @clmul_nxv32i16_vx(<vscale x 32 x i16> %va, i16 %b) nounwind {
; CHECK-LABEL: clmul_nxv32i16_vx:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi sp, sp, -16
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 3
; CHECK-NEXT:    mv a2, a1
; CHECK-NEXT:    slli a1, a1, 1
; CHECK-NEXT:    add a1, a1, a2
; CHECK-NEXT:    sub sp, sp, a1
; CHECK-NEXT:    vsetvli a1, zero, e16, m8, ta, ma
; CHECK-NEXT:    vmv.v.x v16, a0
; CHECK-NEXT:    vand.vi v24, v16, 2
; CHECK-NEXT:    vand.vi v0, v16, 1
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v0, v16, 4
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v24, v16, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v16, v16, a0
; CHECK-NEXT:    vmul.vv v8, v8, v16
; CHECK-NEXT:    vxor.vv v16, v24, v0
; CHECK-NEXT:    vxor.vv v8, v16, v8
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    mv a1, a0
; CHECK-NEXT:    slli a0, a0, 1
; CHECK-NEXT:    add a0, a0, a1
; CHECK-NEXT:    add sp, sp, a0
; CHECK-NEXT:    addi sp, sp, 16
; CHECK-NEXT:    ret
  %elt.head = insertelement <vscale x 32 x i16> poison, i16 %b, i32 0
  %vb = shufflevector <vscale x 32 x i16> %elt.head, <vscale x 32 x i16> poison, <vscale x 32 x i32> zeroinitializer
  %v = call <vscale x 32 x i16> @llvm.clmul.nxv32i16(<vscale x 32 x i16> %va, <vscale x 32 x i16> %vb)
  ret <vscale x 32 x i16> %v
}

define <vscale x 1 x i32> @clmul_nxv1i32_vv(<vscale x 1 x i32> %va, <vscale x 1 x i32> %vb) nounwind {
; CHECK-LABEL: clmul_nxv1i32_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e32, mf2, ta, ma
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    lui a0, 16
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    lui a0, 32
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    lui a0, 64
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    lui a0, 128
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    lui a0, 256
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    lui a0, 512
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    lui a0, 1024
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    lui a0, 2048
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    lui a0, 4096
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    lui a0, 8192
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    lui a0, 16384
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    lui a0, 32768
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    lui a0, 65536
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    lui a0, 131072
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    lui a0, 262144
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 524288
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 1 x i32> @llvm.clmul.nxv1i32(<vscale x 1 x i32> %va, <vscale x 1 x i32> %vb)
  ret <vscale x 1 x i32> %v
}

define <vscale x 1 x i32> @clmul_nxv1i32_vx(<vscale x 1 x i32> %va, i32 %b) nounwind {
; RV32-LABEL: clmul_nxv1i32_vx:
; RV32:       # %bb.0:
; RV32-NEXT:    andi a1, a0, 2
; RV32-NEXT:    vsetvli a2, zero, e32, mf2, ta, ma
; RV32-NEXT:    vmul.vx v9, v8, a1
; RV32-NEXT:    andi a1, a0, 1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    andi a1, a0, 4
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    vxor.vv v9, v10, v9
; RV32-NEXT:    andi a1, a0, 8
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    andi a1, a0, 16
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    andi a1, a0, 32
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    andi a1, a0, 64
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    andi a1, a0, 128
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    andi a1, a0, 256
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    andi a1, a0, 512
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    andi a1, a0, 1024
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    li a1, 1
; RV32-NEXT:    slli a1, a1, 11
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 2
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 4
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 8
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 16
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 32
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 64
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 128
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 256
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 512
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 1024
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 2048
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 4096
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 8192
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 16384
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 32768
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 65536
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 131072
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 262144
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 524288
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a0, a0, a1
; RV32-NEXT:    vmul.vx v8, v8, a0
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    vxor.vv v8, v9, v8
; RV32-NEXT:    ret
;
; RV64-LABEL: clmul_nxv1i32_vx:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetvli a1, zero, e32, mf2, ta, ma
; RV64-NEXT:    vmv.v.x v9, a0
; RV64-NEXT:    vand.vi v10, v9, 2
; RV64-NEXT:    vand.vi v11, v9, 1
; RV64-NEXT:    vmul.vv v10, v8, v10
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vi v12, v9, 4
; RV64-NEXT:    vand.vi v13, v9, 8
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    li a0, 16
; RV64-NEXT:    vxor.vv v10, v11, v10
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    li a0, 32
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    li a0, 64
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    li a0, 128
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    li a0, 256
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    li a0, 512
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    li a0, 1024
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    li a0, 1
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    slli a0, a0, 11
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    lui a0, 1
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    lui a0, 2
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    lui a0, 4
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    lui a0, 8
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    lui a0, 16
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    lui a0, 32
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    lui a0, 64
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    lui a0, 128
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    lui a0, 256
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    lui a0, 512
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    lui a0, 1024
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    lui a0, 2048
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    lui a0, 4096
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    lui a0, 8192
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    lui a0, 16384
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    lui a0, 32768
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    lui a0, 65536
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    lui a0, 131072
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    lui a0, 262144
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 524288
; RV64-NEXT:    vand.vx v9, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v8, v8, v9
; RV64-NEXT:    vxor.vv v9, v10, v11
; RV64-NEXT:    vxor.vv v8, v9, v8
; RV64-NEXT:    ret
  %elt.head = insertelement <vscale x 1 x i32> poison, i32 %b, i32 0
  %vb = shufflevector <vscale x 1 x i32> %elt.head, <vscale x 1 x i32> poison, <vscale x 1 x i32> zeroinitializer
  %v = call <vscale x 1 x i32> @llvm.clmul.nxv1i32(<vscale x 1 x i32> %va, <vscale x 1 x i32> %vb)
  ret <vscale x 1 x i32> %v
}

define <vscale x 2 x i32> @clmul_nxv2i32_vv(<vscale x 2 x i32> %va, <vscale x 2 x i32> %vb) nounwind {
; CHECK-LABEL: clmul_nxv2i32_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e32, m1, ta, ma
; CHECK-NEXT:    vand.vi v10, v9, 2
; CHECK-NEXT:    vand.vi v11, v9, 1
; CHECK-NEXT:    vmul.vv v10, v8, v10
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vand.vi v12, v9, 4
; CHECK-NEXT:    vand.vi v13, v9, 8
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v11, v10
; CHECK-NEXT:    vand.vx v11, v9, a0
; CHECK-NEXT:    vmul.vv v13, v8, v13
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v12, v9, a0
; CHECK-NEXT:    vmul.vv v11, v8, v11
; CHECK-NEXT:    vxor.vv v10, v10, v13
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 16
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 32
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 64
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 128
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 256
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 512
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 1024
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 2048
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 4096
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 8192
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 16384
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 32768
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 65536
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 131072
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v12, v8, v13
; CHECK-NEXT:    lui a0, 262144
; CHECK-NEXT:    vand.vx v13, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v11
; CHECK-NEXT:    vmul.vv v11, v8, v13
; CHECK-NEXT:    lui a0, 524288
; CHECK-NEXT:    vand.vx v9, v9, a0
; CHECK-NEXT:    vxor.vv v10, v10, v12
; CHECK-NEXT:    vmul.vv v8, v8, v9
; CHECK-NEXT:    vxor.vv v9, v10, v11
; CHECK-NEXT:    vxor.vv v8, v9, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 2 x i32> @llvm.clmul.nxv2i32(<vscale x 2 x i32> %va, <vscale x 2 x i32> %vb)
  ret <vscale x 2 x i32> %v
}

define <vscale x 2 x i32> @clmul_nxv2i32_vx(<vscale x 2 x i32> %va, i32 %b) nounwind {
; RV32-LABEL: clmul_nxv2i32_vx:
; RV32:       # %bb.0:
; RV32-NEXT:    andi a1, a0, 2
; RV32-NEXT:    vsetvli a2, zero, e32, m1, ta, ma
; RV32-NEXT:    vmul.vx v9, v8, a1
; RV32-NEXT:    andi a1, a0, 1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    andi a1, a0, 4
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    vxor.vv v9, v10, v9
; RV32-NEXT:    andi a1, a0, 8
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    andi a1, a0, 16
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    andi a1, a0, 32
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    andi a1, a0, 64
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    andi a1, a0, 128
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    andi a1, a0, 256
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    andi a1, a0, 512
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    andi a1, a0, 1024
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    li a1, 1
; RV32-NEXT:    slli a1, a1, 11
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 1
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 2
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 4
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 8
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 16
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 32
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 64
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 128
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 256
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 512
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 1024
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 2048
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 4096
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 8192
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 16384
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 32768
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 65536
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    lui a1, 131072
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    lui a1, 262144
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v11, v8, a1
; RV32-NEXT:    vxor.vv v9, v9, v10
; RV32-NEXT:    lui a1, 524288
; RV32-NEXT:    and a0, a0, a1
; RV32-NEXT:    vmul.vx v8, v8, a0
; RV32-NEXT:    vxor.vv v9, v9, v11
; RV32-NEXT:    vxor.vv v8, v9, v8
; RV32-NEXT:    ret
;
; RV64-LABEL: clmul_nxv2i32_vx:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetvli a1, zero, e32, m1, ta, ma
; RV64-NEXT:    vmv.v.x v9, a0
; RV64-NEXT:    vand.vi v10, v9, 2
; RV64-NEXT:    vand.vi v11, v9, 1
; RV64-NEXT:    vmul.vv v10, v8, v10
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vand.vi v12, v9, 4
; RV64-NEXT:    vand.vi v13, v9, 8
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    vxor.vv v10, v11, v10
; RV64-NEXT:    li a0, 16
; RV64-NEXT:    vand.vx v11, v9, a0
; RV64-NEXT:    vmul.vv v13, v8, v13
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    li a0, 32
; RV64-NEXT:    vand.vx v12, v9, a0
; RV64-NEXT:    vmul.vv v11, v8, v11
; RV64-NEXT:    vxor.vv v10, v10, v13
; RV64-NEXT:    li a0, 64
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    li a0, 128
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    li a0, 256
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    li a0, 512
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    li a0, 1024
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    li a0, 1
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    slli a0, a0, 11
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 1
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 2
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 4
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 8
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 16
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 32
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 64
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 128
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 256
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 512
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 1024
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 2048
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 4096
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 8192
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 16384
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 32768
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 65536
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 131072
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v12, v8, v13
; RV64-NEXT:    lui a0, 262144
; RV64-NEXT:    vand.vx v13, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v11
; RV64-NEXT:    vmul.vv v11, v8, v13
; RV64-NEXT:    lui a0, 524288
; RV64-NEXT:    vand.vx v9, v9, a0
; RV64-NEXT:    vxor.vv v10, v10, v12
; RV64-NEXT:    vmul.vv v8, v8, v9
; RV64-NEXT:    vxor.vv v9, v10, v11
; RV64-NEXT:    vxor.vv v8, v9, v8
; RV64-NEXT:    ret
  %elt.head = insertelement <vscale x 2 x i32> poison, i32 %b, i32 0
  %vb = shufflevector <vscale x 2 x i32> %elt.head, <vscale x 2 x i32> poison, <vscale x 2 x i32> zeroinitializer
  %v = call <vscale x 2 x i32> @llvm.clmul.nxv2i32(<vscale x 2 x i32> %va, <vscale x 2 x i32> %vb)
  ret <vscale x 2 x i32> %v
}

define <vscale x 4 x i32> @clmul_nxv4i32_vv(<vscale x 4 x i32> %va, <vscale x 4 x i32> %vb) nounwind {
; CHECK-LABEL: clmul_nxv4i32_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e32, m2, ta, ma
; CHECK-NEXT:    vand.vi v12, v10, 2
; CHECK-NEXT:    vand.vi v14, v10, 1
; CHECK-NEXT:    vmul.vv v12, v8, v12
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vxor.vv v12, v14, v12
; CHECK-NEXT:    vand.vi v14, v10, 4
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    vand.vi v16, v10, 8
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 16
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 32
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 64
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 128
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 256
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 512
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 1024
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 2048
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 4096
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 8192
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 16384
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 32768
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 65536
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 131072
; CHECK-NEXT:    vand.vx v16, v10, a0
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vxor.vv v12, v12, v14
; CHECK-NEXT:    vxor.vv v12, v12, v16
; CHECK-NEXT:    lui a0, 262144
; CHECK-NEXT:    vand.vx v14, v10, a0
; CHECK-NEXT:    vmul.vv v14, v8, v14
; CHECK-NEXT:    lui a0, 524288
; CHECK-NEXT:    vand.vx v10, v10, a0
; CHECK-NEXT:    vmul.vv v8, v8, v10
; CHECK-NEXT:    vxor.vv v10, v12, v14
; CHECK-NEXT:    vxor.vv v8, v10, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 4 x i32> @llvm.clmul.nxv4i32(<vscale x 4 x i32> %va, <vscale x 4 x i32> %vb)
  ret <vscale x 4 x i32> %v
}

define <vscale x 4 x i32> @clmul_nxv4i32_vx(<vscale x 4 x i32> %va, i32 %b) nounwind {
; RV32-LABEL: clmul_nxv4i32_vx:
; RV32:       # %bb.0:
; RV32-NEXT:    andi a1, a0, 2
; RV32-NEXT:    vsetvli a2, zero, e32, m2, ta, ma
; RV32-NEXT:    vmul.vx v10, v8, a1
; RV32-NEXT:    andi a1, a0, 1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    andi a1, a0, 4
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v12, v10
; RV32-NEXT:    andi a1, a0, 8
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    andi a1, a0, 16
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    andi a1, a0, 32
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    andi a1, a0, 64
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    andi a1, a0, 128
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    andi a1, a0, 256
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    andi a1, a0, 512
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    andi a1, a0, 1024
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    li a1, 1
; RV32-NEXT:    slli a1, a1, 11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 1
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 2
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 4
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 8
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 16
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 32
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 64
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 128
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 256
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 512
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 1024
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 2048
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 4096
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 8192
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 16384
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 32768
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 65536
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 131072
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v14, v8, a1
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v10, v10, v14
; RV32-NEXT:    lui a1, 262144
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    lui a1, 524288
; RV32-NEXT:    and a0, a0, a1
; RV32-NEXT:    vmul.vx v8, v8, a0
; RV32-NEXT:    vxor.vv v10, v10, v12
; RV32-NEXT:    vxor.vv v8, v10, v8
; RV32-NEXT:    ret
;
; RV64-LABEL: clmul_nxv4i32_vx:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetvli a1, zero, e32, m2, ta, ma
; RV64-NEXT:    vmv.v.x v10, a0
; RV64-NEXT:    vand.vi v12, v10, 2
; RV64-NEXT:    vand.vi v14, v10, 1
; RV64-NEXT:    vmul.vv v12, v8, v12
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    vxor.vv v12, v14, v12
; RV64-NEXT:    vand.vi v14, v10, 4
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    vand.vi v16, v10, 8
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    li a0, 16
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    li a0, 32
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    li a0, 64
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    li a0, 128
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    li a0, 256
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    li a0, 512
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    li a0, 1024
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    li a0, 1
; RV64-NEXT:    slli a0, a0, 11
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 1
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 2
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 4
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 8
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 16
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 32
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 64
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 128
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 256
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 512
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 1024
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 2048
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 4096
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 8192
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 16384
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 32768
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 65536
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 131072
; RV64-NEXT:    vand.vx v16, v10, a0
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vxor.vv v12, v12, v14
; RV64-NEXT:    vxor.vv v12, v12, v16
; RV64-NEXT:    lui a0, 262144
; RV64-NEXT:    vand.vx v14, v10, a0
; RV64-NEXT:    vmul.vv v14, v8, v14
; RV64-NEXT:    lui a0, 524288
; RV64-NEXT:    vand.vx v10, v10, a0
; RV64-NEXT:    vmul.vv v8, v8, v10
; RV64-NEXT:    vxor.vv v10, v12, v14
; RV64-NEXT:    vxor.vv v8, v10, v8
; RV64-NEXT:    ret
  %elt.head = insertelement <vscale x 4 x i32> poison, i32 %b, i32 0
  %vb = shufflevector <vscale x 4 x i32> %elt.head, <vscale x 4 x i32> poison, <vscale x 4 x i32> zeroinitializer
  %v = call <vscale x 4 x i32> @llvm.clmul.nxv4i32(<vscale x 4 x i32> %va, <vscale x 4 x i32> %vb)
  ret <vscale x 4 x i32> %v
}

define <vscale x 8 x i32> @clmul_nxv8i32_vv(<vscale x 8 x i32> %va, <vscale x 8 x i32> %vb) nounwind {
; CHECK-LABEL: clmul_nxv8i32_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e32, m4, ta, ma
; CHECK-NEXT:    vand.vi v16, v12, 2
; CHECK-NEXT:    vand.vi v20, v12, 1
; CHECK-NEXT:    vmul.vv v16, v8, v16
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vxor.vv v16, v20, v16
; CHECK-NEXT:    vand.vi v20, v12, 4
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    vand.vi v24, v12, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 16
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 32
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 64
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 128
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 256
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 512
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 1024
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 2048
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 4096
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 8192
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 16384
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 32768
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 65536
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 131072
; CHECK-NEXT:    vand.vx v24, v12, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vxor.vv v16, v16, v20
; CHECK-NEXT:    vxor.vv v16, v16, v24
; CHECK-NEXT:    lui a0, 262144
; CHECK-NEXT:    vand.vx v20, v12, a0
; CHECK-NEXT:    vmul.vv v20, v8, v20
; CHECK-NEXT:    lui a0, 524288
; CHECK-NEXT:    vand.vx v12, v12, a0
; CHECK-NEXT:    vmul.vv v8, v8, v12
; CHECK-NEXT:    vxor.vv v12, v16, v20
; CHECK-NEXT:    vxor.vv v8, v12, v8
; CHECK-NEXT:    ret
  %v = call <vscale x 8 x i32> @llvm.clmul.nxv8i32(<vscale x 8 x i32> %va, <vscale x 8 x i32> %vb)
  ret <vscale x 8 x i32> %v
}

define <vscale x 8 x i32> @clmul_nxv8i32_vx(<vscale x 8 x i32> %va, i32 %b) nounwind {
; RV32-LABEL: clmul_nxv8i32_vx:
; RV32:       # %bb.0:
; RV32-NEXT:    andi a1, a0, 2
; RV32-NEXT:    vsetvli a2, zero, e32, m4, ta, ma
; RV32-NEXT:    vmul.vx v12, v8, a1
; RV32-NEXT:    andi a1, a0, 1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    andi a1, a0, 4
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v16, v12
; RV32-NEXT:    andi a1, a0, 8
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    andi a1, a0, 16
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    andi a1, a0, 32
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    andi a1, a0, 64
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    andi a1, a0, 128
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    andi a1, a0, 256
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    andi a1, a0, 512
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    andi a1, a0, 1024
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    li a1, 1
; RV32-NEXT:    slli a1, a1, 11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 1
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 2
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 4
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 8
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 16
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 32
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 64
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 128
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 256
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 512
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 1024
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 2048
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 4096
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 8192
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 16384
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 32768
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 65536
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 131072
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v20, v8, a1
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v12, v12, v20
; RV32-NEXT:    lui a1, 262144
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    lui a1, 524288
; RV32-NEXT:    and a0, a0, a1
; RV32-NEXT:    vmul.vx v8, v8, a0
; RV32-NEXT:    vxor.vv v12, v12, v16
; RV32-NEXT:    vxor.vv v8, v12, v8
; RV32-NEXT:    ret
;
; RV64-LABEL: clmul_nxv8i32_vx:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetvli a1, zero, e32, m4, ta, ma
; RV64-NEXT:    vmv.v.x v12, a0
; RV64-NEXT:    vand.vi v16, v12, 2
; RV64-NEXT:    vand.vi v20, v12, 1
; RV64-NEXT:    vmul.vv v16, v8, v16
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    vxor.vv v16, v20, v16
; RV64-NEXT:    vand.vi v20, v12, 4
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    vand.vi v24, v12, 8
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    li a0, 16
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    li a0, 32
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    li a0, 64
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    li a0, 128
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    li a0, 256
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    li a0, 512
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    li a0, 1024
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    li a0, 1
; RV64-NEXT:    slli a0, a0, 11
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 1
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 2
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 4
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 8
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 16
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 32
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 64
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 128
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 256
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 512
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 1024
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 2048
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 4096
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 8192
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 16384
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 32768
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 65536
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 131072
; RV64-NEXT:    vand.vx v24, v12, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vxor.vv v16, v16, v20
; RV64-NEXT:    vxor.vv v16, v16, v24
; RV64-NEXT:    lui a0, 262144
; RV64-NEXT:    vand.vx v20, v12, a0
; RV64-NEXT:    vmul.vv v20, v8, v20
; RV64-NEXT:    lui a0, 524288
; RV64-NEXT:    vand.vx v12, v12, a0
; RV64-NEXT:    vmul.vv v8, v8, v12
; RV64-NEXT:    vxor.vv v12, v16, v20
; RV64-NEXT:    vxor.vv v8, v12, v8
; RV64-NEXT:    ret
  %elt.head = insertelement <vscale x 8 x i32> poison, i32 %b, i32 0
  %vb = shufflevector <vscale x 8 x i32> %elt.head, <vscale x 8 x i32> poison, <vscale x 8 x i32> zeroinitializer
  %v = call <vscale x 8 x i32> @llvm.clmul.nxv8i32(<vscale x 8 x i32> %va, <vscale x 8 x i32> %vb)
  ret <vscale x 8 x i32> %v
}

define <vscale x 16 x i32> @clmul_nxv16i32_vv(<vscale x 16 x i32> %va, <vscale x 16 x i32> %vb) nounwind {
; CHECK-LABEL: clmul_nxv16i32_vv:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi sp, sp, -16
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    mv a1, a0
; CHECK-NEXT:    slli a0, a0, 1
; CHECK-NEXT:    add a0, a0, a1
; CHECK-NEXT:    sub sp, sp, a0
; CHECK-NEXT:    li a0, 16
; CHECK-NEXT:    vsetvli a1, zero, e32, m8, ta, ma
; CHECK-NEXT:    vand.vi v24, v16, 2
; CHECK-NEXT:    vand.vi v0, v16, 1
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 4
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v0, v16, 4
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 3
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vi v24, v16, 8
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a1, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 4
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 3
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a1, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 4
; CHECK-NEXT:    add a1, sp, a1
; CHECK-NEXT:    addi a1, a1, 16
; CHECK-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 32
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 64
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 128
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 256
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 512
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 1024
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    li a0, 1
; CHECK-NEXT:    slli a0, a0, 11
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 1
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 2
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 4
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 8
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 16
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 32
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 64
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 128
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 256
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 512
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 1024
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 2048
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 4096
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 8192
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 16384
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 32768
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 65536
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v0
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    lui a0, 131072
; CHECK-NEXT:    vand.vx v24, v16, a0
; CHECK-NEXT:    vmul.vv v24, v8, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 4
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add a0, sp, a0
; CHECK-NEXT:    addi a0, a0, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v0, v0, v24
; CHECK-NEXT:    addi a0, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vxor.vv v24, v0, v24
; CHECK-NEXT:    lui a0, 262144
; CHECK-NEXT:    vand.vx v0, v16, a0
; CHECK-NEXT:    vmul.vv v0, v8, v0
; CHECK-NEXT:    lui a0, 524288
; CHECK-NEXT:    vand.vx v16, v16, a0
; CHECK-NEXT:    vmul.vv v8, v8, v16
; CHECK-NEXT:    vxor.vv v16, v24, v0
; CHECK-NEXT:    vxor.vv v8, v16, v8
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    mv a1, a0
; CHECK-NEXT:    slli a0, a0, 1
; CHECK-NEXT:    add a0, a0, a1
; CHECK-NEXT:    add sp, sp, a0
; CHECK-NEXT:    addi sp, sp, 16
; CHECK-NEXT:    ret
  %v = call <vscale x 16 x i32> @llvm.clmul.nxv16i32(<vscale x 16 x i32> %va, <vscale x 16 x i32> %vb)
  ret <vscale x 16 x i32> %v
}

define <vscale x 16 x i32> @clmul_nxv16i32_vx(<vscale x 16 x i32> %va, i32 %b) nounwind {
; RV32-LABEL: clmul_nxv16i32_vx:
; RV32:       # %bb.0:
; RV32-NEXT:    andi a1, a0, 2
; RV32-NEXT:    vsetvli a2, zero, e32, m8, ta, ma
; RV32-NEXT:    vmul.vx v16, v8, a1
; RV32-NEXT:    andi a1, a0, 1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    andi a1, a0, 4
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v24, v16
; RV32-NEXT:    andi a1, a0, 8
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    andi a1, a0, 16
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    andi a1, a0, 32
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    andi a1, a0, 64
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    andi a1, a0, 128
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    andi a1, a0, 256
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    andi a1, a0, 512
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    andi a1, a0, 1024
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    li a1, 1
; RV32-NEXT:    slli a1, a1, 11
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 1
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 2
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 4
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 8
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 16
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 32
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 64
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 128
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 256
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 512
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 1024
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 2048
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 4096
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 8192
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 16384
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 32768
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 65536
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 131072
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v0, v8, a1
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v16, v16, v0
; RV32-NEXT:    lui a1, 262144
; RV32-NEXT:    and a1, a0, a1
; RV32-NEXT:    vmul.vx v24, v8, a1
; RV32-NEXT:    lui a1, 524288
; RV32-NEXT:    and a0, a0, a1
; RV32-NEXT:    vmul.vx v8, v8, a0
; RV32-NEXT:    vxor.vv v16, v16, v24
; RV32-NEXT:    vxor.vv v8, v16, v8
; RV32-NEXT:    ret
;
; RV64-LABEL: clmul_nxv16i32_vx:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -16
; RV64-NEXT:    csrr a1, vlenb
; RV64-NEXT:    slli a1, a1, 3
; RV64-NEXT:    mv a2, a1
; RV64-NEXT:    slli a1, a1, 1
; RV64-NEXT:    add a1, a1, a2
; RV64-NEXT:    sub sp, sp, a1
; RV64-NEXT:    vsetvli a1, zero, e32, m8, ta, ma
; RV64-NEXT:    vmv.v.x v16, a0
; RV64-NEXT:    vand.vi v24, v16, 2
; RV64-NEXT:    vand.vi v0, v16, 1
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    vmul.vv v0, v8, v0
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    vand.vi v0, v16, 4
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    vand.vi v24, v16, 8
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    li a0, 16
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    li a0, 32
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    li a0, 64
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    li a0, 128
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    li a0, 256
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    li a0, 512
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    li a0, 1024
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    li a0, 1
; RV64-NEXT:    slli a0, a0, 11
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 1
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 2
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 4
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 8
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 16
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 32
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 64
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 128
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 256
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 512
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 1024
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 2048
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 4096
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 8192
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 16384
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 32768
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 65536
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v0
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    lui a0, 131072
; RV64-NEXT:    vand.vx v24, v16, a0
; RV64-NEXT:    vmul.vv v24, v8, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 4
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    add a0, sp, a0
; RV64-NEXT:    addi a0, a0, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v0, v0, v24
; RV64-NEXT:    addi a0, sp, 16
; RV64-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64-NEXT:    vxor.vv v24, v0, v24
; RV64-NEXT:    lui a0, 262144
; RV64-NEXT:    vand.vx v0, v16, a0
; RV64-NEXT:    vmul.vv v0, v8, v0
; RV64-NEXT:    lui a0, 524288
; RV64-NEXT:    vand.vx v16, v16, a0
; RV64-NEXT:    vmul.vv v8, v8, v16
; RV64-NEXT:    vxor.vv v16, v24, v0
; RV64-NEXT:    vxor.vv v8, v16, v8
; RV64-NEXT:    csrr a0, vlenb
; RV64-NEXT:    slli a0, a0, 3
; RV64-NEXT:    mv a1, a0
; RV64-NEXT:    slli a0, a0, 1
; RV64-NEXT:    add a0, a0, a1
; RV64-NEXT:    add sp, sp, a0
; RV64-NEXT:    addi sp, sp, 16
; RV64-NEXT:    ret
  %elt.head = insertelement <vscale x 16 x i32> poison, i32 %b, i32 0
  %vb = shufflevector <vscale x 16 x i32> %elt.head, <vscale x 16 x i32> poison, <vscale x 16 x i32> zeroinitializer
  %v = call <vscale x 16 x i32> @llvm.clmul.nxv16i32(<vscale x 16 x i32> %va, <vscale x 16 x i32> %vb)
  ret <vscale x 16 x i32> %v
}

define <vscale x 1 x i64> @clmul_nxv1i64_vv(<vscale x 1 x i64> %va, <vscale x 1 x i64> %vb) nounwind {
; RV32V-LABEL: clmul_nxv1i64_vv:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -288
; RV32V-NEXT:    sw s0, 284(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 280(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 276(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 272(sp) # 4-byte Folded Spill
; RV32V-NEXT:    li a0, 16
; RV32V-NEXT:    vsetvli a1, zero, e64, m1, ta, ma
; RV32V-NEXT:    vand.vi v10, v9, 1
; RV32V-NEXT:    vand.vi v11, v9, 2
; RV32V-NEXT:    vmul.vv v10, v8, v10
; RV32V-NEXT:    vand.vi v12, v9, 4
; RV32V-NEXT:    vand.vi v13, v9, 8
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vxor.vi v10, v10, 0
; RV32V-NEXT:    vand.vx v14, v9, a0
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li a2, 32
; RV32V-NEXT:    vand.vx v11, v9, a2
; RV32V-NEXT:    vmul.vv v13, v8, v13
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a3, 64
; RV32V-NEXT:    vmul.vv v12, v8, v14
; RV32V-NEXT:    vand.vx v14, v9, a3
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a4, 128
; RV32V-NEXT:    vand.vx v12, v9, a4
; RV32V-NEXT:    vmul.vv v13, v8, v14
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li a5, 256
; RV32V-NEXT:    vand.vx v11, v9, a5
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    li a6, 512
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vand.vx v13, v9, a6
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a7, 1024
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a7
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li s2, 1
; RV32V-NEXT:    slli t0, s2, 11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t0
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t1, 1
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t1
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t3, 2
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t3
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t2
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t4, 8
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t4
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t6, 16
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t6
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t5, 32
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t5
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui s0, 64
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, s0
; RV32V-NEXT:    lui a1, 524288
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw a1, 264(sp)
; RV32V-NEXT:    sw zero, 268(sp)
; RV32V-NEXT:    lui s1, 128
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw s2, 260(sp)
; RV32V-NEXT:    vand.vx v13, v9, s1
; RV32V-NEXT:    li s2, 2
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw s2, 252(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li s3, 4
; RV32V-NEXT:    lui s2, 256
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw s3, 244(sp)
; RV32V-NEXT:    vand.vx v13, v9, s2
; RV32V-NEXT:    li s3, 8
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw s3, 236(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a0, 228(sp)
; RV32V-NEXT:    lui a0, 512
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a0
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a2, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a3, 212(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a4, 204(sp)
; RV32V-NEXT:    lui a2, 1024
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a2
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a5, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a6, 188(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a7, 180(sp)
; RV32V-NEXT:    lui a3, 2048
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a3
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw t0, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t1, 164(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t3, 156(sp)
; RV32V-NEXT:    lui a4, 4096
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a4
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t2, 148(sp)
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t4, 140(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t6, 132(sp)
; RV32V-NEXT:    lui a5, 8192
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a5
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw t5, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw s0, 116(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s1, 108(sp)
; RV32V-NEXT:    lui a6, 16384
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a6
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s2, 100(sp)
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw a0, 92(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw a2, 84(sp)
; RV32V-NEXT:    lui a0, 32768
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a0
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw a3, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw a4, 68(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw a5, 60(sp)
; RV32V-NEXT:    lui a2, 65536
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a2
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw a6, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw a0, 44(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw a2, 36(sp)
; RV32V-NEXT:    lui a0, 131072
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a0
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a0, 28(sp)
; RV32V-NEXT:    lui a0, 262144
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw a0, 20(sp)
; RV32V-NEXT:    sw zero, 8(sp)
; RV32V-NEXT:    sw a1, 12(sp)
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a0
; RV32V-NEXT:    addi a0, sp, 264
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vlse64.v v13, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    vlse64.v v12, (a0), zero
; RV32V-NEXT:    vand.vv v13, v9, v13
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    addi a0, sp, 8
; RV32V-NEXT:    vlse64.v v11, (a0), zero
; RV32V-NEXT:    vmul.vv v13, v8, v13
; RV32V-NEXT:    vand.vv v12, v9, v12
; RV32V-NEXT:    vand.vv v9, v9, v11
; RV32V-NEXT:    vmul.vv v11, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    vmul.vv v8, v8, v9
; RV32V-NEXT:    vxor.vv v9, v10, v11
; RV32V-NEXT:    vxor.vv v8, v9, v8
; RV32V-NEXT:    lw s0, 284(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 280(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 276(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 272(sp) # 4-byte Folded Reload
; RV32V-NEXT:    addi sp, sp, 288
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv1i64_vv:
; RV64V:       # %bb.0:
; RV64V-NEXT:    li a0, 16
; RV64V-NEXT:    vsetvli a1, zero, e64, m1, ta, ma
; RV64V-NEXT:    vand.vi v10, v9, 2
; RV64V-NEXT:    vand.vi v11, v9, 1
; RV64V-NEXT:    vmul.vv v10, v8, v10
; RV64V-NEXT:    vmul.vv v11, v8, v11
; RV64V-NEXT:    vand.vi v12, v9, 4
; RV64V-NEXT:    vand.vi v13, v9, 8
; RV64V-NEXT:    vmul.vv v12, v8, v12
; RV64V-NEXT:    vxor.vv v10, v11, v10
; RV64V-NEXT:    vand.vx v11, v9, a0
; RV64V-NEXT:    vmul.vv v13, v8, v13
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    li a0, 32
; RV64V-NEXT:    vand.vx v12, v9, a0
; RV64V-NEXT:    vmul.vv v11, v8, v11
; RV64V-NEXT:    vxor.vv v10, v10, v13
; RV64V-NEXT:    li a0, 64
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vmul.vv v12, v8, v12
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    li a0, 128
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    li a0, 256
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    li a0, 512
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    li a0, 1024
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    li a0, 1
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 11
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 1
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 2
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 4
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 8
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 16
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 32
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 64
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 128
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 256
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 512
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 1024
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 2048
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 4096
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 8192
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 16384
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 32768
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 65536
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 131072
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 262144
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 31
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 32
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 33
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 34
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 35
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 36
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 37
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 38
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 39
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 40
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 41
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 42
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 43
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 44
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 45
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 46
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 47
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 48
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 49
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 50
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 51
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 52
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 53
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 54
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 55
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 56
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 57
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 58
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 59
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 60
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 61
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a0, a0, 62
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    li a0, -1
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vand.vx v9, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v8, v8, v9
; RV64V-NEXT:    vxor.vv v9, v10, v11
; RV64V-NEXT:    vxor.vv v8, v9, v8
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv1i64_vv:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    vsetvli a0, zero, e64, m1, ta, ma
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v9
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv1i64_vv:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a0, zero, e64, m1, ta, ma
; RV64ZVBC-NEXT:    vclmul.vv v8, v8, v9
; RV64ZVBC-NEXT:    ret
  %v = call <vscale x 1 x i64> @llvm.clmul.nxv1i64(<vscale x 1 x i64> %va, <vscale x 1 x i64> %vb)
  ret <vscale x 1 x i64> %v
}

define <vscale x 1 x i64> @clmul_nxv1i64_vx(<vscale x 1 x i64> %va, i64 %b) nounwind {
; RV32V-LABEL: clmul_nxv1i64_vx:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -288
; RV32V-NEXT:    sw s0, 284(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 280(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 276(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 272(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw a0, 0(sp)
; RV32V-NEXT:    sw a1, 4(sp)
; RV32V-NEXT:    mv a0, sp
; RV32V-NEXT:    vsetvli a1, zero, e64, m1, ta, ma
; RV32V-NEXT:    vlse64.v v9, (a0), zero
; RV32V-NEXT:    vand.vi v10, v9, 1
; RV32V-NEXT:    vand.vi v11, v9, 2
; RV32V-NEXT:    vmul.vv v10, v8, v10
; RV32V-NEXT:    vand.vi v12, v9, 4
; RV32V-NEXT:    vand.vi v13, v9, 8
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vxor.vi v10, v10, 0
; RV32V-NEXT:    li a1, 16
; RV32V-NEXT:    vand.vx v14, v9, a1
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li a2, 32
; RV32V-NEXT:    vand.vx v11, v9, a2
; RV32V-NEXT:    vmul.vv v13, v8, v13
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a3, 64
; RV32V-NEXT:    vand.vx v12, v9, a3
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    li a4, 128
; RV32V-NEXT:    vand.vx v13, v9, a4
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vxor.vv v10, v10, v14
; RV32V-NEXT:    li a5, 256
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vand.vx v14, v9, a5
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a6, 512
; RV32V-NEXT:    vand.vx v12, v9, a6
; RV32V-NEXT:    vmul.vv v13, v8, v14
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li a7, 1024
; RV32V-NEXT:    vand.vx v11, v9, a7
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    li s2, 1
; RV32V-NEXT:    slli t0, s2, 11
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vand.vx v13, v9, t0
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t1, 1
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t1
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t3, 2
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t3
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t2
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t4, 8
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t4
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t6, 16
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t6
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t5, 32
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t5
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui s0, 64
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, s0
; RV32V-NEXT:    lui a0, 524288
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw a0, 264(sp)
; RV32V-NEXT:    sw zero, 268(sp)
; RV32V-NEXT:    lui s1, 128
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw s2, 260(sp)
; RV32V-NEXT:    vand.vx v13, v9, s1
; RV32V-NEXT:    li s2, 2
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw s2, 252(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li s3, 4
; RV32V-NEXT:    lui s2, 256
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw s3, 244(sp)
; RV32V-NEXT:    vand.vx v13, v9, s2
; RV32V-NEXT:    li s3, 8
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw s3, 236(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a1, 228(sp)
; RV32V-NEXT:    lui a1, 512
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a1
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a2, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a3, 212(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a4, 204(sp)
; RV32V-NEXT:    lui a2, 1024
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a2
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a5, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a6, 188(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a7, 180(sp)
; RV32V-NEXT:    lui a3, 2048
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a3
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw t0, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t1, 164(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t3, 156(sp)
; RV32V-NEXT:    lui a4, 4096
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a4
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t2, 148(sp)
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t4, 140(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t6, 132(sp)
; RV32V-NEXT:    lui a5, 8192
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a5
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw t5, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw s0, 116(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s1, 108(sp)
; RV32V-NEXT:    lui a6, 16384
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a6
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s2, 100(sp)
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw a1, 92(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw a2, 84(sp)
; RV32V-NEXT:    lui a1, 32768
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a1
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw a3, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw a4, 68(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw a5, 60(sp)
; RV32V-NEXT:    lui a2, 65536
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a2
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw a6, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw a1, 44(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw a2, 36(sp)
; RV32V-NEXT:    lui a1, 131072
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a1
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a1, 28(sp)
; RV32V-NEXT:    lui a1, 262144
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw a1, 20(sp)
; RV32V-NEXT:    sw zero, 8(sp)
; RV32V-NEXT:    sw a0, 12(sp)
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a1
; RV32V-NEXT:    addi a0, sp, 264
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vlse64.v v13, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    vlse64.v v12, (a0), zero
; RV32V-NEXT:    vand.vv v13, v9, v13
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    addi a0, sp, 8
; RV32V-NEXT:    vlse64.v v11, (a0), zero
; RV32V-NEXT:    vmul.vv v13, v8, v13
; RV32V-NEXT:    vand.vv v12, v9, v12
; RV32V-NEXT:    vand.vv v9, v9, v11
; RV32V-NEXT:    vmul.vv v11, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    vmul.vv v8, v8, v9
; RV32V-NEXT:    vxor.vv v9, v10, v11
; RV32V-NEXT:    vxor.vv v8, v9, v8
; RV32V-NEXT:    lw s0, 284(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 280(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 276(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 272(sp) # 4-byte Folded Reload
; RV32V-NEXT:    addi sp, sp, 288
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv1i64_vx:
; RV64V:       # %bb.0:
; RV64V-NEXT:    andi a1, a0, 2
; RV64V-NEXT:    andi a2, a0, 1
; RV64V-NEXT:    vsetvli a3, zero, e64, m1, ta, ma
; RV64V-NEXT:    vmul.vx v9, v8, a1
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    andi a1, a0, 4
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    vxor.vv v9, v10, v9
; RV64V-NEXT:    andi a1, a0, 8
; RV64V-NEXT:    vmul.vx v10, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    andi a1, a0, 16
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    andi a1, a0, 32
; RV64V-NEXT:    vmul.vx v10, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    andi a1, a0, 64
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    andi a1, a0, 128
; RV64V-NEXT:    vmul.vx v10, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    andi a1, a0, 256
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    andi a1, a0, 512
; RV64V-NEXT:    vmul.vx v10, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    andi a1, a0, 1024
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    li a1, 1
; RV64V-NEXT:    slli a2, a1, 11
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 2
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 4
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 8
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 16
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 32
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 64
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 128
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 256
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 512
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 1024
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 2048
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 4096
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 8192
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 16384
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 32768
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 65536
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 131072
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 262144
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    srliw a2, a0, 31
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    slli a2, a2, 31
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 32
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 33
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 34
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 35
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 36
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 37
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 38
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 39
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 40
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 41
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 42
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 43
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 44
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 45
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 46
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 47
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 48
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 49
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 50
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 51
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 52
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 53
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 54
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 55
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 56
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 57
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 58
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 59
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 60
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 61
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a1, a1, 62
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a1, a0, a1
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    srli a0, a0, 63
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vmul.vx v8, v8, a0
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    vxor.vv v8, v9, v8
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv1i64_vx:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    addi sp, sp, -16
; RV32ZVBC-NEXT:    sw a0, 8(sp)
; RV32ZVBC-NEXT:    sw a1, 12(sp)
; RV32ZVBC-NEXT:    addi a0, sp, 8
; RV32ZVBC-NEXT:    vsetvli a1, zero, e64, m1, ta, ma
; RV32ZVBC-NEXT:    vlse64.v v9, (a0), zero
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v9
; RV32ZVBC-NEXT:    addi sp, sp, 16
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv1i64_vx:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a1, zero, e64, m1, ta, ma
; RV64ZVBC-NEXT:    vclmul.vx v8, v8, a0
; RV64ZVBC-NEXT:    ret
  %elt.head = insertelement <vscale x 1 x i64> poison, i64 %b, i32 0
  %vb = shufflevector <vscale x 1 x i64> %elt.head, <vscale x 1 x i64> poison, <vscale x 1 x i32> zeroinitializer
  %v = call <vscale x 1 x i64> @llvm.clmul.nxv1i64(<vscale x 1 x i64> %va, <vscale x 1 x i64> %vb)
  ret <vscale x 1 x i64> %v
}

define <vscale x 2 x i64> @clmul_nxv2i64_vv(<vscale x 2 x i64> %va, <vscale x 2 x i64> %vb) nounwind {
; RV32V-LABEL: clmul_nxv2i64_vv:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -320
; RV32V-NEXT:    sw s0, 316(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 312(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 308(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 304(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s4, 300(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s5, 296(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s6, 292(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s7, 288(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s8, 284(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s9, 280(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s10, 276(sp) # 4-byte Folded Spill
; RV32V-NEXT:    li a0, 16
; RV32V-NEXT:    vsetvli a1, zero, e64, m2, ta, ma
; RV32V-NEXT:    vand.vi v12, v10, 2
; RV32V-NEXT:    vand.vi v14, v10, 1
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vi v14, v14, 0
; RV32V-NEXT:    vxor.vv v12, v14, v12
; RV32V-NEXT:    vand.vi v14, v10, 4
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    vand.vi v16, v10, 8
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vand.vx v14, v10, a0
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    li a1, 32
; RV32V-NEXT:    vand.vx v16, v10, a1
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    li a2, 64
; RV32V-NEXT:    vand.vx v14, v10, a2
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    li a3, 128
; RV32V-NEXT:    vand.vx v16, v10, a3
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    li a4, 256
; RV32V-NEXT:    vand.vx v14, v10, a4
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    li a5, 512
; RV32V-NEXT:    vand.vx v16, v10, a5
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    li a6, 1024
; RV32V-NEXT:    vand.vx v14, v10, a6
; RV32V-NEXT:    li s8, 1
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    slli a7, s8, 11
; RV32V-NEXT:    vand.vx v16, v10, a7
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui t0, 1
; RV32V-NEXT:    vand.vx v14, v10, t0
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui t1, 2
; RV32V-NEXT:    vand.vx v16, v10, t1
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vand.vx v14, v10, t2
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui t3, 8
; RV32V-NEXT:    vand.vx v16, v10, t3
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui t4, 16
; RV32V-NEXT:    vand.vx v14, v10, t4
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui t5, 32
; RV32V-NEXT:    vand.vx v16, v10, t5
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui t6, 64
; RV32V-NEXT:    vand.vx v14, v10, t6
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui s0, 128
; RV32V-NEXT:    vand.vx v16, v10, s0
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui s3, 256
; RV32V-NEXT:    vand.vx v14, v10, s3
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui s2, 512
; RV32V-NEXT:    vand.vx v16, v10, s2
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui s4, 1024
; RV32V-NEXT:    vand.vx v14, v10, s4
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui s5, 2048
; RV32V-NEXT:    vand.vx v16, v10, s5
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui s6, 4096
; RV32V-NEXT:    vand.vx v14, v10, s6
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui s7, 8192
; RV32V-NEXT:    vand.vx v16, v10, s7
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui s1, 524288
; RV32V-NEXT:    sw s1, 264(sp)
; RV32V-NEXT:    sw zero, 268(sp)
; RV32V-NEXT:    lui s9, 16384
; RV32V-NEXT:    vand.vx v14, v10, s9
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw s8, 260(sp)
; RV32V-NEXT:    li s8, 2
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw s8, 252(sp)
; RV32V-NEXT:    li s8, 4
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw s8, 244(sp)
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    li s10, 8
; RV32V-NEXT:    lui s8, 32768
; RV32V-NEXT:    vand.vx v16, v10, s8
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw s10, 236(sp)
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a0, 228(sp)
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a1, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a2, 212(sp)
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a3, 204(sp)
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a4, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a5, 188(sp)
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a6, 180(sp)
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw a7, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t0, 164(sp)
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t1, 156(sp)
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t2, 148(sp)
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t3, 140(sp)
; RV32V-NEXT:    lui a0, 65536
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t4, 132(sp)
; RV32V-NEXT:    vand.vx v14, v10, a0
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw t5, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw t6, 116(sp)
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s0, 108(sp)
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s3, 100(sp)
; RV32V-NEXT:    lui a1, 131072
; RV32V-NEXT:    vand.vx v16, v10, a1
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw s2, 92(sp)
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw s4, 84(sp)
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw s5, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw s6, 68(sp)
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw s7, 60(sp)
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw s9, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw s8, 44(sp)
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw a0, 36(sp)
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a1, 28(sp)
; RV32V-NEXT:    lui a0, 262144
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw a0, 20(sp)
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    sw zero, 8(sp)
; RV32V-NEXT:    sw s1, 12(sp)
; RV32V-NEXT:    addi a1, sp, 264
; RV32V-NEXT:    vlse64.v v14, (a1), zero
; RV32V-NEXT:    vand.vx v16, v10, a0
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    addi a0, sp, 8
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vand.vv v10, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v16
; RV32V-NEXT:    vmul.vv v8, v8, v10
; RV32V-NEXT:    vxor.vv v10, v12, v14
; RV32V-NEXT:    vxor.vv v8, v10, v8
; RV32V-NEXT:    lw s0, 316(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 312(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 308(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 304(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s4, 300(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s5, 296(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s6, 292(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s7, 288(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s8, 284(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s9, 280(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s10, 276(sp) # 4-byte Folded Reload
; RV32V-NEXT:    addi sp, sp, 320
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv2i64_vv:
; RV64V:       # %bb.0:
; RV64V-NEXT:    li a0, 16
; RV64V-NEXT:    vsetvli a1, zero, e64, m2, ta, ma
; RV64V-NEXT:    vand.vi v12, v10, 2
; RV64V-NEXT:    vand.vi v14, v10, 1
; RV64V-NEXT:    vmul.vv v12, v8, v12
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    vxor.vv v12, v14, v12
; RV64V-NEXT:    vand.vi v14, v10, 4
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    vand.vi v16, v10, 8
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vand.vx v14, v10, a0
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    li a0, 32
; RV64V-NEXT:    vand.vx v16, v10, a0
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    li a0, 64
; RV64V-NEXT:    vand.vx v14, v10, a0
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    li a0, 128
; RV64V-NEXT:    vand.vx v16, v10, a0
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    li a0, 256
; RV64V-NEXT:    vand.vx v14, v10, a0
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    li a0, 512
; RV64V-NEXT:    vand.vx v16, v10, a0
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    li a0, 1024
; RV64V-NEXT:    vand.vx v14, v10, a0
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    li a0, 1
; RV64V-NEXT:    slli a1, a0, 11
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 1
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    lui a1, 2
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 4
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    lui a1, 8
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 16
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    lui a1, 32
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 64
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    lui a1, 128
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 256
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    lui a1, 512
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 1024
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    lui a1, 2048
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 4096
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    lui a1, 8192
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 16384
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    lui a1, 32768
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 65536
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    lui a1, 131072
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    lui a1, 262144
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 31
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 32
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 33
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 34
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 35
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 36
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 37
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 38
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 39
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 40
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 41
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 42
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 43
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 44
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 45
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 46
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 47
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 48
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 49
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 50
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 51
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 52
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 53
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 54
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 55
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 56
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 57
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 58
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 59
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a1, a0, 60
; RV64V-NEXT:    vand.vx v14, v10, a1
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    slli a1, a0, 61
; RV64V-NEXT:    vand.vx v16, v10, a1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vxor.vv v12, v12, v14
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    slli a0, a0, 62
; RV64V-NEXT:    vand.vx v14, v10, a0
; RV64V-NEXT:    vmul.vv v14, v8, v14
; RV64V-NEXT:    li a0, -1
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vand.vx v10, v10, a0
; RV64V-NEXT:    vmul.vv v8, v8, v10
; RV64V-NEXT:    vxor.vv v10, v12, v14
; RV64V-NEXT:    vxor.vv v8, v10, v8
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv2i64_vv:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    vsetvli a0, zero, e64, m2, ta, ma
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v10
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv2i64_vv:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a0, zero, e64, m2, ta, ma
; RV64ZVBC-NEXT:    vclmul.vv v8, v8, v10
; RV64ZVBC-NEXT:    ret
  %v = call <vscale x 2 x i64> @llvm.clmul.nxv2i64(<vscale x 2 x i64> %va, <vscale x 2 x i64> %vb)
  ret <vscale x 2 x i64> %v
}

define <vscale x 2 x i64> @clmul_nxv2i64_vx(<vscale x 2 x i64> %va, i64 %b) nounwind {
; RV32V-LABEL: clmul_nxv2i64_vx:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -320
; RV32V-NEXT:    sw s0, 316(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 312(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 308(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 304(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s4, 300(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s5, 296(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s6, 292(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s7, 288(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s8, 284(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s9, 280(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s10, 276(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw a0, 0(sp)
; RV32V-NEXT:    sw a1, 4(sp)
; RV32V-NEXT:    mv a0, sp
; RV32V-NEXT:    vsetvli a1, zero, e64, m2, ta, ma
; RV32V-NEXT:    vlse64.v v10, (a0), zero
; RV32V-NEXT:    vand.vi v12, v10, 2
; RV32V-NEXT:    vand.vi v14, v10, 1
; RV32V-NEXT:    vand.vi v16, v10, 4
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vi v14, v14, 0
; RV32V-NEXT:    vxor.vv v12, v14, v12
; RV32V-NEXT:    vmul.vv v14, v8, v16
; RV32V-NEXT:    vand.vi v16, v10, 8
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    li a0, 16
; RV32V-NEXT:    vand.vx v14, v10, a0
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    li a1, 32
; RV32V-NEXT:    vand.vx v16, v10, a1
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    li a2, 64
; RV32V-NEXT:    vand.vx v14, v10, a2
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    li a3, 128
; RV32V-NEXT:    vand.vx v16, v10, a3
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    li a4, 256
; RV32V-NEXT:    vand.vx v14, v10, a4
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    li a5, 512
; RV32V-NEXT:    vand.vx v16, v10, a5
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    li a6, 1024
; RV32V-NEXT:    vand.vx v14, v10, a6
; RV32V-NEXT:    li s8, 1
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    slli a7, s8, 11
; RV32V-NEXT:    vand.vx v16, v10, a7
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui t0, 1
; RV32V-NEXT:    vand.vx v14, v10, t0
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui t1, 2
; RV32V-NEXT:    vand.vx v16, v10, t1
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vand.vx v14, v10, t2
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui t3, 8
; RV32V-NEXT:    vand.vx v16, v10, t3
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui t4, 16
; RV32V-NEXT:    vand.vx v14, v10, t4
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui t5, 32
; RV32V-NEXT:    vand.vx v16, v10, t5
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui t6, 64
; RV32V-NEXT:    vand.vx v14, v10, t6
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui s0, 128
; RV32V-NEXT:    vand.vx v16, v10, s0
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui s3, 256
; RV32V-NEXT:    vand.vx v14, v10, s3
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui s2, 512
; RV32V-NEXT:    vand.vx v16, v10, s2
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui s4, 1024
; RV32V-NEXT:    vand.vx v14, v10, s4
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui s5, 2048
; RV32V-NEXT:    vand.vx v16, v10, s5
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui s6, 4096
; RV32V-NEXT:    vand.vx v14, v10, s6
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    lui s7, 8192
; RV32V-NEXT:    vand.vx v16, v10, s7
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    lui s1, 524288
; RV32V-NEXT:    sw s1, 264(sp)
; RV32V-NEXT:    sw zero, 268(sp)
; RV32V-NEXT:    lui s9, 16384
; RV32V-NEXT:    vand.vx v14, v10, s9
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw s8, 260(sp)
; RV32V-NEXT:    li s8, 2
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw s8, 252(sp)
; RV32V-NEXT:    li s8, 4
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw s8, 244(sp)
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    li s10, 8
; RV32V-NEXT:    lui s8, 32768
; RV32V-NEXT:    vand.vx v16, v10, s8
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw s10, 236(sp)
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a0, 228(sp)
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a1, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a2, 212(sp)
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a3, 204(sp)
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a4, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a5, 188(sp)
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a6, 180(sp)
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw a7, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t0, 164(sp)
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t1, 156(sp)
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t2, 148(sp)
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t3, 140(sp)
; RV32V-NEXT:    lui a0, 65536
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t4, 132(sp)
; RV32V-NEXT:    vand.vx v14, v10, a0
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw t5, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw t6, 116(sp)
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s0, 108(sp)
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s3, 100(sp)
; RV32V-NEXT:    lui a1, 131072
; RV32V-NEXT:    vand.vx v16, v10, a1
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw s2, 92(sp)
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw s4, 84(sp)
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw s5, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw s6, 68(sp)
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw s7, 60(sp)
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw s9, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw s8, 44(sp)
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw a0, 36(sp)
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a1, 28(sp)
; RV32V-NEXT:    lui a0, 262144
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw a0, 20(sp)
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    sw zero, 8(sp)
; RV32V-NEXT:    sw s1, 12(sp)
; RV32V-NEXT:    addi a1, sp, 264
; RV32V-NEXT:    vlse64.v v14, (a1), zero
; RV32V-NEXT:    vand.vx v16, v10, a0
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vand.vv v14, v10, v14
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    vlse64.v v18, (a0), zero
; RV32V-NEXT:    vxor.vv v12, v12, v16
; RV32V-NEXT:    addi a0, sp, 8
; RV32V-NEXT:    vxor.vv v12, v12, v14
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vand.vv v16, v10, v18
; RV32V-NEXT:    vand.vv v10, v10, v14
; RV32V-NEXT:    vmul.vv v14, v8, v16
; RV32V-NEXT:    vmul.vv v8, v8, v10
; RV32V-NEXT:    vxor.vv v10, v12, v14
; RV32V-NEXT:    vxor.vv v8, v10, v8
; RV32V-NEXT:    lw s0, 316(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 312(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 308(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 304(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s4, 300(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s5, 296(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s6, 292(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s7, 288(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s8, 284(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s9, 280(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s10, 276(sp) # 4-byte Folded Reload
; RV32V-NEXT:    addi sp, sp, 320
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv2i64_vx:
; RV64V:       # %bb.0:
; RV64V-NEXT:    andi a1, a0, 2
; RV64V-NEXT:    vsetvli a2, zero, e64, m2, ta, ma
; RV64V-NEXT:    vmul.vx v10, v8, a1
; RV64V-NEXT:    andi a1, a0, 1
; RV64V-NEXT:    vmul.vx v12, v8, a1
; RV64V-NEXT:    andi a1, a0, 4
; RV64V-NEXT:    vmul.vx v14, v8, a1
; RV64V-NEXT:    vxor.vv v10, v12, v10
; RV64V-NEXT:    andi a1, a0, 8
; RV64V-NEXT:    vmul.vx v12, v8, a1
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    andi a1, a0, 16
; RV64V-NEXT:    vmul.vx v12, v8, a1
; RV64V-NEXT:    andi a1, a0, 32
; RV64V-NEXT:    vmul.vx v14, v8, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    andi a1, a0, 64
; RV64V-NEXT:    vmul.vx v12, v8, a1
; RV64V-NEXT:    andi a1, a0, 128
; RV64V-NEXT:    vmul.vx v14, v8, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    andi a1, a0, 256
; RV64V-NEXT:    vmul.vx v12, v8, a1
; RV64V-NEXT:    andi a1, a0, 512
; RV64V-NEXT:    vmul.vx v14, v8, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    andi a1, a0, 1024
; RV64V-NEXT:    vmul.vx v12, v8, a1
; RV64V-NEXT:    li a1, 1
; RV64V-NEXT:    slli a2, a1, 11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 1
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    lui a2, 2
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 4
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    lui a2, 8
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 16
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    lui a2, 32
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 64
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    lui a2, 128
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 256
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    lui a2, 512
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 1024
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    lui a2, 2048
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 4096
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    lui a2, 8192
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 16384
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    lui a2, 32768
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 65536
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    lui a2, 131072
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    lui a2, 262144
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    srliw a2, a0, 31
; RV64V-NEXT:    slli a2, a2, 31
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 32
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 33
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 34
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 35
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 36
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 37
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 38
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 39
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 40
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 41
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 42
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 43
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 44
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 45
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 46
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 47
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 48
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 49
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 50
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 51
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 52
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 53
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 54
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 55
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 56
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 57
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 58
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 59
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a2, a1, 60
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v12, v8, a2
; RV64V-NEXT:    slli a2, a1, 61
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v14, v8, a2
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v10, v10, v14
; RV64V-NEXT:    slli a1, a1, 62
; RV64V-NEXT:    and a1, a0, a1
; RV64V-NEXT:    vmul.vx v12, v8, a1
; RV64V-NEXT:    srli a0, a0, 63
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vmul.vx v8, v8, a0
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vxor.vv v8, v10, v8
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv2i64_vx:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    addi sp, sp, -16
; RV32ZVBC-NEXT:    sw a0, 8(sp)
; RV32ZVBC-NEXT:    sw a1, 12(sp)
; RV32ZVBC-NEXT:    addi a0, sp, 8
; RV32ZVBC-NEXT:    vsetvli a1, zero, e64, m2, ta, ma
; RV32ZVBC-NEXT:    vlse64.v v10, (a0), zero
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v10
; RV32ZVBC-NEXT:    addi sp, sp, 16
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv2i64_vx:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a1, zero, e64, m2, ta, ma
; RV64ZVBC-NEXT:    vclmul.vx v8, v8, a0
; RV64ZVBC-NEXT:    ret
  %elt.head = insertelement <vscale x 2 x i64> poison, i64 %b, i32 0
  %vb = shufflevector <vscale x 2 x i64> %elt.head, <vscale x 2 x i64> poison, <vscale x 2 x i32> zeroinitializer
  %v = call <vscale x 2 x i64> @llvm.clmul.nxv2i64(<vscale x 2 x i64> %va, <vscale x 2 x i64> %vb)
  ret <vscale x 2 x i64> %v
}

define <vscale x 4 x i64> @clmul_nxv4i64_vv(<vscale x 4 x i64> %va, <vscale x 4 x i64> %vb) nounwind {
; RV32V-LABEL: clmul_nxv4i64_vv:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -320
; RV32V-NEXT:    sw s0, 316(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 312(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 308(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 304(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s4, 300(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s5, 296(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s6, 292(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s7, 288(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s8, 284(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s9, 280(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s10, 276(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s11, 272(sp) # 4-byte Folded Spill
; RV32V-NEXT:    li a0, 16
; RV32V-NEXT:    vsetvli a1, zero, e64, m4, ta, ma
; RV32V-NEXT:    vand.vi v16, v12, 2
; RV32V-NEXT:    vand.vi v20, v12, 1
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vi v20, v20, 0
; RV32V-NEXT:    vxor.vv v16, v20, v16
; RV32V-NEXT:    vand.vi v20, v12, 4
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    vand.vi v24, v12, 8
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vand.vx v20, v12, a0
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    li a1, 32
; RV32V-NEXT:    vand.vx v24, v12, a1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    li a3, 64
; RV32V-NEXT:    vand.vx v20, v12, a3
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    li a2, 128
; RV32V-NEXT:    vand.vx v24, v12, a2
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    li a4, 256
; RV32V-NEXT:    vand.vx v20, v12, a4
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    li a5, 512
; RV32V-NEXT:    vand.vx v24, v12, a5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    li a6, 1024
; RV32V-NEXT:    vand.vx v20, v12, a6
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    li s4, 1
; RV32V-NEXT:    slli a7, s4, 11
; RV32V-NEXT:    vand.vx v24, v12, a7
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui t0, 1
; RV32V-NEXT:    vand.vx v20, v12, t0
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui t1, 2
; RV32V-NEXT:    vand.vx v24, v12, t1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vand.vx v20, v12, t2
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui t3, 8
; RV32V-NEXT:    vand.vx v24, v12, t3
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui t4, 16
; RV32V-NEXT:    vand.vx v20, v12, t4
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui t5, 32
; RV32V-NEXT:    vand.vx v24, v12, t5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui t6, 64
; RV32V-NEXT:    vand.vx v20, v12, t6
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s0, 128
; RV32V-NEXT:    vand.vx v24, v12, s0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s1, 256
; RV32V-NEXT:    vand.vx v20, v12, s1
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s2, 512
; RV32V-NEXT:    vand.vx v24, v12, s2
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s3, 1024
; RV32V-NEXT:    vand.vx v20, v12, s3
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s5, 2048
; RV32V-NEXT:    vand.vx v24, v12, s5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s6, 4096
; RV32V-NEXT:    vand.vx v20, v12, s6
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s7, 8192
; RV32V-NEXT:    vand.vx v24, v12, s7
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s9, 16384
; RV32V-NEXT:    vand.vx v20, v12, s9
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s10, 32768
; RV32V-NEXT:    vand.vx v24, v12, s10
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s11, 65536
; RV32V-NEXT:    lui s8, 524288
; RV32V-NEXT:    vand.vx v20, v12, s11
; RV32V-NEXT:    sw s8, 264(sp)
; RV32V-NEXT:    sw zero, 268(sp)
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw s4, 260(sp)
; RV32V-NEXT:    li s4, 2
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw s4, 252(sp)
; RV32V-NEXT:    li s4, 4
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw s4, 244(sp)
; RV32V-NEXT:    li s4, 8
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw s4, 236(sp)
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a0, 228(sp)
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a1, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a3, 212(sp)
; RV32V-NEXT:    lui a0, 131072
; RV32V-NEXT:    vand.vx v24, v12, a0
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a2, 204(sp)
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a4, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a5, 188(sp)
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a6, 180(sp)
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw a7, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t0, 164(sp)
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t1, 156(sp)
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t2, 148(sp)
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t3, 140(sp)
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t4, 132(sp)
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw t5, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw t6, 116(sp)
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s0, 108(sp)
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s1, 100(sp)
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw s2, 92(sp)
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw s3, 84(sp)
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw s5, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw s6, 68(sp)
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw s7, 60(sp)
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw s9, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw s10, 44(sp)
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw s11, 36(sp)
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a0, 28(sp)
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui a0, 262144
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw a0, 20(sp)
; RV32V-NEXT:    sw zero, 8(sp)
; RV32V-NEXT:    sw s8, 12(sp)
; RV32V-NEXT:    addi a1, sp, 264
; RV32V-NEXT:    vlse64.v v20, (a1), zero
; RV32V-NEXT:    vand.vx v24, v12, a0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    addi a0, sp, 8
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vand.vv v12, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v24
; RV32V-NEXT:    vmul.vv v8, v8, v12
; RV32V-NEXT:    vxor.vv v12, v16, v20
; RV32V-NEXT:    vxor.vv v8, v12, v8
; RV32V-NEXT:    lw s0, 316(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 312(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 308(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 304(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s4, 300(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s5, 296(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s6, 292(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s7, 288(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s8, 284(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s9, 280(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s10, 276(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s11, 272(sp) # 4-byte Folded Reload
; RV32V-NEXT:    addi sp, sp, 320
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv4i64_vv:
; RV64V:       # %bb.0:
; RV64V-NEXT:    li a0, 16
; RV64V-NEXT:    vsetvli a1, zero, e64, m4, ta, ma
; RV64V-NEXT:    vand.vi v16, v12, 2
; RV64V-NEXT:    vand.vi v20, v12, 1
; RV64V-NEXT:    vmul.vv v16, v8, v16
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    vxor.vv v16, v20, v16
; RV64V-NEXT:    vand.vi v20, v12, 4
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    vand.vi v24, v12, 8
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vand.vx v20, v12, a0
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    li a0, 32
; RV64V-NEXT:    vand.vx v24, v12, a0
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    li a0, 64
; RV64V-NEXT:    vand.vx v20, v12, a0
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    li a0, 128
; RV64V-NEXT:    vand.vx v24, v12, a0
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    li a0, 256
; RV64V-NEXT:    vand.vx v20, v12, a0
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    li a0, 512
; RV64V-NEXT:    vand.vx v24, v12, a0
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    li a0, 1024
; RV64V-NEXT:    vand.vx v20, v12, a0
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    li a0, 1
; RV64V-NEXT:    slli a1, a0, 11
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 1
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    lui a1, 2
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 4
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    lui a1, 8
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 16
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    lui a1, 32
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 64
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    lui a1, 128
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 256
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    lui a1, 512
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 1024
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    lui a1, 2048
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 4096
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    lui a1, 8192
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 16384
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    lui a1, 32768
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 65536
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    lui a1, 131072
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    lui a1, 262144
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 31
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 32
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 33
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 34
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 35
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 36
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 37
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 38
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 39
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 40
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 41
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 42
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 43
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 44
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 45
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 46
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 47
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 48
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 49
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 50
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 51
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 52
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 53
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 54
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 55
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 56
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 57
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 58
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 59
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a1, a0, 60
; RV64V-NEXT:    vand.vx v20, v12, a1
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    slli a1, a0, 61
; RV64V-NEXT:    vand.vx v24, v12, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vxor.vv v16, v16, v20
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    slli a0, a0, 62
; RV64V-NEXT:    vand.vx v20, v12, a0
; RV64V-NEXT:    vmul.vv v20, v8, v20
; RV64V-NEXT:    li a0, -1
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vand.vx v12, v12, a0
; RV64V-NEXT:    vmul.vv v8, v8, v12
; RV64V-NEXT:    vxor.vv v12, v16, v20
; RV64V-NEXT:    vxor.vv v8, v12, v8
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv4i64_vv:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    vsetvli a0, zero, e64, m4, ta, ma
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v12
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv4i64_vv:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a0, zero, e64, m4, ta, ma
; RV64ZVBC-NEXT:    vclmul.vv v8, v8, v12
; RV64ZVBC-NEXT:    ret
  %v = call <vscale x 4 x i64> @llvm.clmul.nxv4i64(<vscale x 4 x i64> %va, <vscale x 4 x i64> %vb)
  ret <vscale x 4 x i64> %v
}

define <vscale x 4 x i64> @clmul_nxv4i64_vx(<vscale x 4 x i64> %va, i64 %b) nounwind {
; RV32V-LABEL: clmul_nxv4i64_vx:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -320
; RV32V-NEXT:    sw s0, 316(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 312(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 308(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 304(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s4, 300(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s5, 296(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s6, 292(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s7, 288(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s8, 284(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s9, 280(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s10, 276(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s11, 272(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw a0, 0(sp)
; RV32V-NEXT:    sw a1, 4(sp)
; RV32V-NEXT:    mv a0, sp
; RV32V-NEXT:    vsetvli a1, zero, e64, m4, ta, ma
; RV32V-NEXT:    vlse64.v v12, (a0), zero
; RV32V-NEXT:    vand.vi v16, v12, 2
; RV32V-NEXT:    vand.vi v20, v12, 1
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    vand.vi v24, v12, 4
; RV32V-NEXT:    vmul.vv v16, v8, v16
; RV32V-NEXT:    vxor.vi v20, v20, 0
; RV32V-NEXT:    vxor.vv v16, v20, v16
; RV32V-NEXT:    vmul.vv v20, v8, v24
; RV32V-NEXT:    vand.vi v24, v12, 8
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    li a0, 16
; RV32V-NEXT:    vand.vx v20, v12, a0
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    li a1, 32
; RV32V-NEXT:    vand.vx v24, v12, a1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    li a3, 64
; RV32V-NEXT:    vand.vx v20, v12, a3
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    li a2, 128
; RV32V-NEXT:    vand.vx v24, v12, a2
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    li a4, 256
; RV32V-NEXT:    vand.vx v20, v12, a4
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    li a5, 512
; RV32V-NEXT:    vand.vx v24, v12, a5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    li a6, 1024
; RV32V-NEXT:    vand.vx v20, v12, a6
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    li s4, 1
; RV32V-NEXT:    slli a7, s4, 11
; RV32V-NEXT:    vand.vx v24, v12, a7
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui t0, 1
; RV32V-NEXT:    vand.vx v20, v12, t0
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui t1, 2
; RV32V-NEXT:    vand.vx v24, v12, t1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vand.vx v20, v12, t2
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui t3, 8
; RV32V-NEXT:    vand.vx v24, v12, t3
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui t4, 16
; RV32V-NEXT:    vand.vx v20, v12, t4
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui t5, 32
; RV32V-NEXT:    vand.vx v24, v12, t5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui t6, 64
; RV32V-NEXT:    vand.vx v20, v12, t6
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s0, 128
; RV32V-NEXT:    vand.vx v24, v12, s0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s1, 256
; RV32V-NEXT:    vand.vx v20, v12, s1
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s2, 512
; RV32V-NEXT:    vand.vx v24, v12, s2
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s3, 1024
; RV32V-NEXT:    vand.vx v20, v12, s3
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s5, 2048
; RV32V-NEXT:    vand.vx v24, v12, s5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s6, 4096
; RV32V-NEXT:    vand.vx v20, v12, s6
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s7, 8192
; RV32V-NEXT:    vand.vx v24, v12, s7
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s9, 16384
; RV32V-NEXT:    vand.vx v20, v12, s9
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    lui s10, 32768
; RV32V-NEXT:    vand.vx v24, v12, s10
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui s11, 65536
; RV32V-NEXT:    lui s8, 524288
; RV32V-NEXT:    vand.vx v20, v12, s11
; RV32V-NEXT:    sw s8, 264(sp)
; RV32V-NEXT:    sw zero, 268(sp)
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw s4, 260(sp)
; RV32V-NEXT:    li s4, 2
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw s4, 252(sp)
; RV32V-NEXT:    li s4, 4
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw s4, 244(sp)
; RV32V-NEXT:    li s4, 8
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw s4, 236(sp)
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a0, 228(sp)
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a1, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a3, 212(sp)
; RV32V-NEXT:    lui a0, 131072
; RV32V-NEXT:    vand.vx v24, v12, a0
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a2, 204(sp)
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a4, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a5, 188(sp)
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a6, 180(sp)
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw a7, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t0, 164(sp)
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t1, 156(sp)
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t2, 148(sp)
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t3, 140(sp)
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t4, 132(sp)
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw t5, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw t6, 116(sp)
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s0, 108(sp)
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s1, 100(sp)
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw s2, 92(sp)
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw s3, 84(sp)
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw s5, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw s6, 68(sp)
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw s7, 60(sp)
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw s9, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw s10, 44(sp)
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw s11, 36(sp)
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a0, 28(sp)
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    lui a0, 262144
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw a0, 20(sp)
; RV32V-NEXT:    sw zero, 8(sp)
; RV32V-NEXT:    sw s8, 12(sp)
; RV32V-NEXT:    addi a1, sp, 264
; RV32V-NEXT:    vlse64.v v20, (a1), zero
; RV32V-NEXT:    vand.vx v24, v12, a0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vand.vv v20, v12, v20
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    vmul.vv v20, v8, v20
; RV32V-NEXT:    vlse64.v v28, (a0), zero
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    addi a0, sp, 8
; RV32V-NEXT:    vxor.vv v16, v16, v20
; RV32V-NEXT:    vlse64.v v20, (a0), zero
; RV32V-NEXT:    vand.vv v24, v12, v28
; RV32V-NEXT:    vand.vv v12, v12, v20
; RV32V-NEXT:    vmul.vv v20, v8, v24
; RV32V-NEXT:    vmul.vv v8, v8, v12
; RV32V-NEXT:    vxor.vv v12, v16, v20
; RV32V-NEXT:    vxor.vv v8, v12, v8
; RV32V-NEXT:    lw s0, 316(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 312(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 308(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 304(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s4, 300(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s5, 296(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s6, 292(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s7, 288(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s8, 284(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s9, 280(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s10, 276(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s11, 272(sp) # 4-byte Folded Reload
; RV32V-NEXT:    addi sp, sp, 320
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv4i64_vx:
; RV64V:       # %bb.0:
; RV64V-NEXT:    andi a1, a0, 2
; RV64V-NEXT:    vsetvli a2, zero, e64, m4, ta, ma
; RV64V-NEXT:    vmul.vx v12, v8, a1
; RV64V-NEXT:    andi a1, a0, 1
; RV64V-NEXT:    vmul.vx v16, v8, a1
; RV64V-NEXT:    andi a1, a0, 4
; RV64V-NEXT:    vmul.vx v20, v8, a1
; RV64V-NEXT:    vxor.vv v12, v16, v12
; RV64V-NEXT:    andi a1, a0, 8
; RV64V-NEXT:    vmul.vx v16, v8, a1
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    andi a1, a0, 16
; RV64V-NEXT:    vmul.vx v16, v8, a1
; RV64V-NEXT:    andi a1, a0, 32
; RV64V-NEXT:    vmul.vx v20, v8, a1
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    andi a1, a0, 64
; RV64V-NEXT:    vmul.vx v16, v8, a1
; RV64V-NEXT:    andi a1, a0, 128
; RV64V-NEXT:    vmul.vx v20, v8, a1
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    andi a1, a0, 256
; RV64V-NEXT:    vmul.vx v16, v8, a1
; RV64V-NEXT:    andi a1, a0, 512
; RV64V-NEXT:    vmul.vx v20, v8, a1
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    andi a1, a0, 1024
; RV64V-NEXT:    vmul.vx v16, v8, a1
; RV64V-NEXT:    li a1, 1
; RV64V-NEXT:    slli a2, a1, 11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 1
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    lui a2, 2
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 4
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    lui a2, 8
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 16
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    lui a2, 32
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 64
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    lui a2, 128
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 256
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    lui a2, 512
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 1024
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    lui a2, 2048
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 4096
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    lui a2, 8192
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 16384
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    lui a2, 32768
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 65536
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    lui a2, 131072
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    lui a2, 262144
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    srliw a2, a0, 31
; RV64V-NEXT:    slli a2, a2, 31
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 32
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 33
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 34
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 35
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 36
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 37
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 38
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 39
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 40
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 41
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 42
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 43
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 44
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 45
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 46
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 47
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 48
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 49
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 50
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 51
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 52
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 53
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 54
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 55
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 56
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 57
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 58
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 59
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a2, a1, 60
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v16, v8, a2
; RV64V-NEXT:    slli a2, a1, 61
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v20, v8, a2
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v12, v12, v20
; RV64V-NEXT:    slli a1, a1, 62
; RV64V-NEXT:    and a1, a0, a1
; RV64V-NEXT:    vmul.vx v16, v8, a1
; RV64V-NEXT:    srli a0, a0, 63
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vmul.vx v8, v8, a0
; RV64V-NEXT:    vxor.vv v12, v12, v16
; RV64V-NEXT:    vxor.vv v8, v12, v8
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv4i64_vx:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    addi sp, sp, -16
; RV32ZVBC-NEXT:    sw a0, 8(sp)
; RV32ZVBC-NEXT:    sw a1, 12(sp)
; RV32ZVBC-NEXT:    addi a0, sp, 8
; RV32ZVBC-NEXT:    vsetvli a1, zero, e64, m4, ta, ma
; RV32ZVBC-NEXT:    vlse64.v v12, (a0), zero
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v12
; RV32ZVBC-NEXT:    addi sp, sp, 16
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv4i64_vx:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a1, zero, e64, m4, ta, ma
; RV64ZVBC-NEXT:    vclmul.vx v8, v8, a0
; RV64ZVBC-NEXT:    ret
  %elt.head = insertelement <vscale x 4 x i64> poison, i64 %b, i32 0
  %vb = shufflevector <vscale x 4 x i64> %elt.head, <vscale x 4 x i64> poison, <vscale x 4 x i32> zeroinitializer
  %v = call <vscale x 4 x i64> @llvm.clmul.nxv4i64(<vscale x 4 x i64> %va, <vscale x 4 x i64> %vb)
  ret <vscale x 4 x i64> %v
}

define <vscale x 8 x i64> @clmul_nxv8i64_vv(<vscale x 8 x i64> %va, <vscale x 8 x i64> %vb) nounwind {
; RV32V-LABEL: clmul_nxv8i64_vv:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -352
; RV32V-NEXT:    sw ra, 348(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s0, 344(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 340(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 336(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 332(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s4, 328(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s5, 324(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s6, 320(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s7, 316(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s8, 312(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s9, 308(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s10, 304(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s11, 300(sp) # 4-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 5
; RV32V-NEXT:    sub sp, sp, a0
; RV32V-NEXT:    li a0, 16
; RV32V-NEXT:    vsetvli a1, zero, e64, m8, ta, ma
; RV32V-NEXT:    vand.vi v24, v16, 2
; RV32V-NEXT:    vand.vi v0, v16, 1
; RV32V-NEXT:    vmul.vv v0, v8, v0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vi v0, v0, 0
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a1, vlenb
; RV32V-NEXT:    slli a1, a1, 3
; RV32V-NEXT:    mv a2, a1
; RV32V-NEXT:    slli a1, a1, 1
; RV32V-NEXT:    add a1, a1, a2
; RV32V-NEXT:    add a1, sp, a1
; RV32V-NEXT:    addi a1, a1, 288
; RV32V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vi v0, v16, 4
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a1, vlenb
; RV32V-NEXT:    slli a1, a1, 4
; RV32V-NEXT:    add a1, sp, a1
; RV32V-NEXT:    addi a1, a1, 288
; RV32V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vi v24, v16, 8
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a1, vlenb
; RV32V-NEXT:    slli a1, a1, 3
; RV32V-NEXT:    add a1, sp, a1
; RV32V-NEXT:    addi a1, a1, 288
; RV32V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a1, vlenb
; RV32V-NEXT:    slli a1, a1, 3
; RV32V-NEXT:    mv a2, a1
; RV32V-NEXT:    slli a1, a1, 1
; RV32V-NEXT:    add a1, a1, a2
; RV32V-NEXT:    add a1, sp, a1
; RV32V-NEXT:    addi a1, a1, 288
; RV32V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a1, vlenb
; RV32V-NEXT:    slli a1, a1, 4
; RV32V-NEXT:    add a1, sp, a1
; RV32V-NEXT:    addi a1, a1, 288
; RV32V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a1, vlenb
; RV32V-NEXT:    slli a1, a1, 3
; RV32V-NEXT:    add a1, sp, a1
; RV32V-NEXT:    addi a1, a1, 288
; RV32V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a1, vlenb
; RV32V-NEXT:    slli a1, a1, 3
; RV32V-NEXT:    mv a2, a1
; RV32V-NEXT:    slli a1, a1, 1
; RV32V-NEXT:    add a1, a1, a2
; RV32V-NEXT:    add a1, sp, a1
; RV32V-NEXT:    addi a1, a1, 288
; RV32V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vx v0, v16, a0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    sw a0, 4(sp) # 4-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a1, 32
; RV32V-NEXT:    vand.vx v24, v16, a1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a2, 64
; RV32V-NEXT:    vand.vx v0, v16, a2
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a3, 128
; RV32V-NEXT:    vand.vx v24, v16, a3
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a4, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a4, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a4, 256
; RV32V-NEXT:    vand.vx v0, v16, a4
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a5, 512
; RV32V-NEXT:    vand.vx v24, v16, a5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a6, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a6
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a6, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a6
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a6, 1024
; RV32V-NEXT:    vand.vx v0, v16, a6
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li t4, 1
; RV32V-NEXT:    slli a7, t4, 11
; RV32V-NEXT:    vand.vx v24, v16, a7
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t0, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t0
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t0, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t0
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t0, 1
; RV32V-NEXT:    vand.vx v0, v16, t0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t1, 2
; RV32V-NEXT:    vand.vx v24, v16, t1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vand.vx v0, v16, t2
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t3, 8
; RV32V-NEXT:    vand.vx v24, v16, t3
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t5, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t5
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t5, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t5
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t5, 16
; RV32V-NEXT:    vand.vx v0, v16, t5
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t6, 32
; RV32V-NEXT:    vand.vx v24, v16, t6
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s0, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s0
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s0, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s0
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s0, 64
; RV32V-NEXT:    vand.vx v0, v16, s0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s1, 128
; RV32V-NEXT:    vand.vx v24, v16, s1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s2, 256
; RV32V-NEXT:    vand.vx v0, v16, s2
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s3, 512
; RV32V-NEXT:    vand.vx v24, v16, s3
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s4, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s4, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s4, 1024
; RV32V-NEXT:    vand.vx v0, v16, s4
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s5, 2048
; RV32V-NEXT:    vand.vx v24, v16, s5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s6, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s6
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s6, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s6
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s6, 4096
; RV32V-NEXT:    vand.vx v0, v16, s6
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s7, 8192
; RV32V-NEXT:    vand.vx v24, v16, s7
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s8, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s8
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s8, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s8
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s8, 16384
; RV32V-NEXT:    vand.vx v0, v16, s8
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s9, 32768
; RV32V-NEXT:    vand.vx v24, v16, s9
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s10, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s10
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s10, 65536
; RV32V-NEXT:    vand.vx v24, v16, s10
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    lui s11, 131072
; RV32V-NEXT:    vand.vx v0, v16, s11
; RV32V-NEXT:    vmul.vv v0, v8, v0
; RV32V-NEXT:    csrr ra, vlenb
; RV32V-NEXT:    slli ra, ra, 3
; RV32V-NEXT:    mv a0, ra
; RV32V-NEXT:    slli ra, ra, 1
; RV32V-NEXT:    add ra, ra, a0
; RV32V-NEXT:    lw a0, 4(sp) # 4-byte Folded Reload
; RV32V-NEXT:    add ra, sp, ra
; RV32V-NEXT:    addi ra, ra, 288
; RV32V-NEXT:    vs8r.v v0, (ra) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr ra, vlenb
; RV32V-NEXT:    slli ra, ra, 4
; RV32V-NEXT:    add ra, sp, ra
; RV32V-NEXT:    addi ra, ra, 288
; RV32V-NEXT:    vl8r.v v0, (ra) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    lui ra, 524288
; RV32V-NEXT:    sw ra, 272(sp)
; RV32V-NEXT:    sw zero, 276(sp)
; RV32V-NEXT:    sw zero, 264(sp)
; RV32V-NEXT:    sw t4, 268(sp)
; RV32V-NEXT:    li t4, 2
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw t4, 260(sp)
; RV32V-NEXT:    li t4, 4
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw t4, 252(sp)
; RV32V-NEXT:    li t4, 8
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw t4, 244(sp)
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw a0, 236(sp)
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a1, 228(sp)
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a2, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a3, 212(sp)
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a4, 204(sp)
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a5, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a6, 188(sp)
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a7, 180(sp)
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw t0, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t1, 164(sp)
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t2, 156(sp)
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t3, 148(sp)
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t5, 140(sp)
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t6, 132(sp)
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw s0, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw s1, 116(sp)
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s2, 108(sp)
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s3, 100(sp)
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw s4, 92(sp)
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw s5, 84(sp)
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw s6, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw s7, 68(sp)
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw s8, 60(sp)
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw s9, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw s10, 44(sp)
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw s11, 36(sp)
; RV32V-NEXT:    lui a0, 262144
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a0, 28(sp)
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw ra, 20(sp)
; RV32V-NEXT:    addi a1, sp, 272
; RV32V-NEXT:    vlse64.v v0, (a1), zero
; RV32V-NEXT:    vand.vx v24, v16, a0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 264
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a1, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    addi a1, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a1, vlenb
; RV32V-NEXT:    slli a1, a1, 3
; RV32V-NEXT:    mv a2, a1
; RV32V-NEXT:    slli a1, a1, 1
; RV32V-NEXT:    add a1, a1, a2
; RV32V-NEXT:    add a1, sp, a1
; RV32V-NEXT:    addi a1, a1, 288
; RV32V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vand.vv v16, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vmul.vv v8, v8, v16
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v16, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v8, v16, v8
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 5
; RV32V-NEXT:    add sp, sp, a0
; RV32V-NEXT:    lw ra, 348(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s0, 344(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 340(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 336(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 332(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s4, 328(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s5, 324(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s6, 320(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s7, 316(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s8, 312(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s9, 308(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s10, 304(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s11, 300(sp) # 4-byte Folded Reload
; RV32V-NEXT:    addi sp, sp, 352
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv8i64_vv:
; RV64V:       # %bb.0:
; RV64V-NEXT:    addi sp, sp, -16
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 3
; RV64V-NEXT:    mv a1, a0
; RV64V-NEXT:    slli a0, a0, 1
; RV64V-NEXT:    add a0, a0, a1
; RV64V-NEXT:    sub sp, sp, a0
; RV64V-NEXT:    li a0, 16
; RV64V-NEXT:    vsetvli a1, zero, e64, m8, ta, ma
; RV64V-NEXT:    vand.vi v24, v16, 2
; RV64V-NEXT:    vand.vi v0, v16, 1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    vmul.vv v0, v8, v0
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    vand.vi v0, v16, 4
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    vand.vi v24, v16, 8
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    vand.vx v0, v16, a0
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 3
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    li a0, 32
; RV64V-NEXT:    vand.vx v24, v16, a0
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a0, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 4
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 3
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a0, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 4
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    li a0, 64
; RV64V-NEXT:    vand.vx v0, v16, a0
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 3
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    li a0, 128
; RV64V-NEXT:    vand.vx v24, v16, a0
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a0, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 4
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 3
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a0, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 4
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    li a0, 256
; RV64V-NEXT:    vand.vx v0, v16, a0
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 3
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    li a0, 512
; RV64V-NEXT:    vand.vx v24, v16, a0
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a0, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 4
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 3
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a0, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 4
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    li a0, 1024
; RV64V-NEXT:    vand.vx v0, v16, a0
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 3
; RV64V-NEXT:    add a0, sp, a0
; RV64V-NEXT:    addi a0, a0, 16
; RV64V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    li a0, 1
; RV64V-NEXT:    slli a1, a0, 11
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 1
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 2
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 4
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 8
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 16
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 32
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 64
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 128
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 256
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 512
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 1024
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 2048
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 4096
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 8192
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 16384
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 32768
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 65536
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 131072
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    lui a1, 262144
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 31
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 32
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 33
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 34
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 35
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 36
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 37
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 38
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 39
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 40
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 41
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 42
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 43
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 44
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 45
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 46
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 47
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 48
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 49
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 50
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 51
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 52
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 53
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 54
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 55
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 56
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 57
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 58
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 59
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 60
; RV64V-NEXT:    vand.vx v0, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v0
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    slli a1, a0, 61
; RV64V-NEXT:    vand.vx v24, v16, a1
; RV64V-NEXT:    vmul.vv v24, v8, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 4
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    csrr a1, vlenb
; RV64V-NEXT:    slli a1, a1, 3
; RV64V-NEXT:    add a1, sp, a1
; RV64V-NEXT:    addi a1, a1, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v0, v0, v24
; RV64V-NEXT:    addi a1, sp, 16
; RV64V-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; RV64V-NEXT:    vxor.vv v24, v0, v24
; RV64V-NEXT:    slli a0, a0, 62
; RV64V-NEXT:    vand.vx v0, v16, a0
; RV64V-NEXT:    vmul.vv v0, v8, v0
; RV64V-NEXT:    li a0, -1
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vand.vx v16, v16, a0
; RV64V-NEXT:    vmul.vv v8, v8, v16
; RV64V-NEXT:    vxor.vv v16, v24, v0
; RV64V-NEXT:    vxor.vv v8, v16, v8
; RV64V-NEXT:    csrr a0, vlenb
; RV64V-NEXT:    slli a0, a0, 3
; RV64V-NEXT:    mv a1, a0
; RV64V-NEXT:    slli a0, a0, 1
; RV64V-NEXT:    add a0, a0, a1
; RV64V-NEXT:    add sp, sp, a0
; RV64V-NEXT:    addi sp, sp, 16
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv8i64_vv:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    vsetvli a0, zero, e64, m8, ta, ma
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v16
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv8i64_vv:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a0, zero, e64, m8, ta, ma
; RV64ZVBC-NEXT:    vclmul.vv v8, v8, v16
; RV64ZVBC-NEXT:    ret
  %v = call <vscale x 8 x i64> @llvm.clmul.nxv8i64(<vscale x 8 x i64> %va, <vscale x 8 x i64> %vb)
  ret <vscale x 8 x i64> %v
}

define <vscale x 8 x i64> @clmul_nxv8i64_vx(<vscale x 8 x i64> %va, i64 %b) nounwind {
; RV32V-LABEL: clmul_nxv8i64_vx:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -352
; RV32V-NEXT:    sw ra, 348(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s0, 344(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 340(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 336(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 332(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s4, 328(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s5, 324(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s6, 320(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s7, 316(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s8, 312(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s9, 308(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s10, 304(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s11, 300(sp) # 4-byte Folded Spill
; RV32V-NEXT:    csrr a2, vlenb
; RV32V-NEXT:    slli a2, a2, 5
; RV32V-NEXT:    sub sp, sp, a2
; RV32V-NEXT:    sw a0, 8(sp)
; RV32V-NEXT:    sw a1, 12(sp)
; RV32V-NEXT:    addi a0, sp, 8
; RV32V-NEXT:    vsetvli a1, zero, e64, m8, ta, ma
; RV32V-NEXT:    vlse64.v v16, (a0), zero
; RV32V-NEXT:    vand.vi v24, v16, 2
; RV32V-NEXT:    vand.vi v0, v16, 1
; RV32V-NEXT:    vmul.vv v0, v8, v0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vxor.vi v0, v0, 0
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vi v0, v16, 4
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vi v24, v16, 8
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a0, 16
; RV32V-NEXT:    vand.vx v0, v16, a0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    sw a0, 4(sp) # 4-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a1, 32
; RV32V-NEXT:    vand.vx v24, v16, a1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a2, 64
; RV32V-NEXT:    vand.vx v0, v16, a2
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a3, 128
; RV32V-NEXT:    vand.vx v24, v16, a3
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a4, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a4, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a4, 256
; RV32V-NEXT:    vand.vx v0, v16, a4
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a5, 512
; RV32V-NEXT:    vand.vx v24, v16, a5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a6, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a6
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a6, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a6
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li a6, 1024
; RV32V-NEXT:    vand.vx v0, v16, a6
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    li t4, 1
; RV32V-NEXT:    slli a7, t4, 11
; RV32V-NEXT:    vand.vx v24, v16, a7
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t0, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t0
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t0, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t0
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t0, 1
; RV32V-NEXT:    vand.vx v0, v16, t0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t1, 2
; RV32V-NEXT:    vand.vx v24, v16, t1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vand.vx v0, v16, t2
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t3, 8
; RV32V-NEXT:    vand.vx v24, v16, t3
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t5, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t5
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv t5, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, t5
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t5, 16
; RV32V-NEXT:    vand.vx v0, v16, t5
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui t6, 32
; RV32V-NEXT:    vand.vx v24, v16, t6
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s0, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s0
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s0, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s0
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s0, 64
; RV32V-NEXT:    vand.vx v0, v16, s0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s1, 128
; RV32V-NEXT:    vand.vx v24, v16, s1
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s2, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s2
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s2, 256
; RV32V-NEXT:    vand.vx v0, v16, s2
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s3, 512
; RV32V-NEXT:    vand.vx v24, v16, s3
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s4, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s4, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s4, 1024
; RV32V-NEXT:    vand.vx v0, v16, s4
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s5, 2048
; RV32V-NEXT:    vand.vx v24, v16, s5
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s6, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s6
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s6, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s6
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s6, 4096
; RV32V-NEXT:    vand.vx v0, v16, s6
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s7, 8192
; RV32V-NEXT:    vand.vx v24, v16, s7
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s8, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s8
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s8, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s8
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s8, 16384
; RV32V-NEXT:    vand.vx v0, v16, s8
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s9, 32768
; RV32V-NEXT:    vand.vx v24, v16, s9
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv s10, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, s10
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    lui s10, 65536
; RV32V-NEXT:    vand.vx v24, v16, s10
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    lui s11, 131072
; RV32V-NEXT:    vand.vx v0, v16, s11
; RV32V-NEXT:    vmul.vv v0, v8, v0
; RV32V-NEXT:    csrr ra, vlenb
; RV32V-NEXT:    slli ra, ra, 3
; RV32V-NEXT:    mv a0, ra
; RV32V-NEXT:    slli ra, ra, 1
; RV32V-NEXT:    add ra, ra, a0
; RV32V-NEXT:    lw a0, 4(sp) # 4-byte Folded Reload
; RV32V-NEXT:    add ra, sp, ra
; RV32V-NEXT:    addi ra, ra, 288
; RV32V-NEXT:    vs8r.v v0, (ra) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr ra, vlenb
; RV32V-NEXT:    slli ra, ra, 4
; RV32V-NEXT:    add ra, sp, ra
; RV32V-NEXT:    addi ra, ra, 288
; RV32V-NEXT:    vl8r.v v0, (ra) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v0, v0, v24
; RV32V-NEXT:    lui ra, 524288
; RV32V-NEXT:    sw ra, 272(sp)
; RV32V-NEXT:    sw zero, 276(sp)
; RV32V-NEXT:    sw zero, 264(sp)
; RV32V-NEXT:    sw t4, 268(sp)
; RV32V-NEXT:    li t4, 2
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw t4, 260(sp)
; RV32V-NEXT:    li t4, 4
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw t4, 252(sp)
; RV32V-NEXT:    li t4, 8
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw t4, 244(sp)
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw a0, 236(sp)
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a1, 228(sp)
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a2, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a3, 212(sp)
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a4, 204(sp)
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a5, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a6, 188(sp)
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a7, 180(sp)
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw t0, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t1, 164(sp)
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t2, 156(sp)
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t3, 148(sp)
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t5, 140(sp)
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t6, 132(sp)
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw s0, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw s1, 116(sp)
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s2, 108(sp)
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s3, 100(sp)
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw s4, 92(sp)
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw s5, 84(sp)
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw s6, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw s7, 68(sp)
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v0, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw s8, 60(sp)
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw s9, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw s10, 44(sp)
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw s11, 36(sp)
; RV32V-NEXT:    lui a0, 262144
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a0, 28(sp)
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw ra, 20(sp)
; RV32V-NEXT:    addi a1, sp, 272
; RV32V-NEXT:    vlse64.v v0, (a1), zero
; RV32V-NEXT:    vand.vx v24, v16, a0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 264
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vand.vv v0, v16, v0
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vmul.vv v24, v8, v0
; RV32V-NEXT:    addi a1, sp, 288
; RV32V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vlse64.v v24, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vs8r.v v24, (a0) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v0, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    addi a1, sp, 288
; RV32V-NEXT:    vl8r.v v0, (a1) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v24, v24, v0
; RV32V-NEXT:    csrr a1, vlenb
; RV32V-NEXT:    slli a1, a1, 3
; RV32V-NEXT:    mv a2, a1
; RV32V-NEXT:    slli a1, a1, 1
; RV32V-NEXT:    add a1, a1, a2
; RV32V-NEXT:    add a1, sp, a1
; RV32V-NEXT:    addi a1, a1, 288
; RV32V-NEXT:    vs8r.v v24, (a1) # vscale x 64-byte Folded Spill
; RV32V-NEXT:    vlse64.v v0, (a0), zero
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 4
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vand.vv v24, v16, v24
; RV32V-NEXT:    vand.vv v16, v16, v0
; RV32V-NEXT:    vmul.vv v24, v8, v24
; RV32V-NEXT:    vmul.vv v8, v8, v16
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 3
; RV32V-NEXT:    mv a1, a0
; RV32V-NEXT:    slli a0, a0, 1
; RV32V-NEXT:    add a0, a0, a1
; RV32V-NEXT:    add a0, sp, a0
; RV32V-NEXT:    addi a0, a0, 288
; RV32V-NEXT:    vl8r.v v16, (a0) # vscale x 64-byte Folded Reload
; RV32V-NEXT:    vxor.vv v16, v16, v24
; RV32V-NEXT:    vxor.vv v8, v16, v8
; RV32V-NEXT:    csrr a0, vlenb
; RV32V-NEXT:    slli a0, a0, 5
; RV32V-NEXT:    add sp, sp, a0
; RV32V-NEXT:    lw ra, 348(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s0, 344(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 340(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 336(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 332(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s4, 328(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s5, 324(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s6, 320(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s7, 316(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s8, 312(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s9, 308(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s10, 304(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s11, 300(sp) # 4-byte Folded Reload
; RV32V-NEXT:    addi sp, sp, 352
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv8i64_vx:
; RV64V:       # %bb.0:
; RV64V-NEXT:    andi a1, a0, 2
; RV64V-NEXT:    vsetvli a2, zero, e64, m8, ta, ma
; RV64V-NEXT:    vmul.vx v16, v8, a1
; RV64V-NEXT:    andi a1, a0, 1
; RV64V-NEXT:    vmul.vx v24, v8, a1
; RV64V-NEXT:    andi a1, a0, 4
; RV64V-NEXT:    vmul.vx v0, v8, a1
; RV64V-NEXT:    vxor.vv v16, v24, v16
; RV64V-NEXT:    andi a1, a0, 8
; RV64V-NEXT:    vmul.vx v24, v8, a1
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    andi a1, a0, 16
; RV64V-NEXT:    vmul.vx v24, v8, a1
; RV64V-NEXT:    andi a1, a0, 32
; RV64V-NEXT:    vmul.vx v0, v8, a1
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    andi a1, a0, 64
; RV64V-NEXT:    vmul.vx v24, v8, a1
; RV64V-NEXT:    andi a1, a0, 128
; RV64V-NEXT:    vmul.vx v0, v8, a1
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    andi a1, a0, 256
; RV64V-NEXT:    vmul.vx v24, v8, a1
; RV64V-NEXT:    andi a1, a0, 512
; RV64V-NEXT:    vmul.vx v0, v8, a1
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    andi a1, a0, 1024
; RV64V-NEXT:    vmul.vx v24, v8, a1
; RV64V-NEXT:    li a1, 1
; RV64V-NEXT:    slli a2, a1, 11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 1
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    lui a2, 2
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 4
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    lui a2, 8
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 16
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    lui a2, 32
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 64
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    lui a2, 128
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 256
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    lui a2, 512
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 1024
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    lui a2, 2048
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 4096
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    lui a2, 8192
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 16384
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    lui a2, 32768
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 65536
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    lui a2, 131072
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    lui a2, 262144
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    srliw a2, a0, 31
; RV64V-NEXT:    slli a2, a2, 31
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 32
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 33
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 34
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 35
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 36
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 37
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 38
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 39
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 40
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 41
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 42
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 43
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 44
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 45
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 46
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 47
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 48
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 49
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 50
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 51
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 52
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 53
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 54
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 55
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 56
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 57
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 58
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 59
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a2, a1, 60
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v24, v8, a2
; RV64V-NEXT:    slli a2, a1, 61
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v0, v8, a2
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v16, v16, v0
; RV64V-NEXT:    slli a1, a1, 62
; RV64V-NEXT:    and a1, a0, a1
; RV64V-NEXT:    vmul.vx v24, v8, a1
; RV64V-NEXT:    srli a0, a0, 63
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vmul.vx v8, v8, a0
; RV64V-NEXT:    vxor.vv v16, v16, v24
; RV64V-NEXT:    vxor.vv v8, v16, v8
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv8i64_vx:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    addi sp, sp, -16
; RV32ZVBC-NEXT:    sw a0, 8(sp)
; RV32ZVBC-NEXT:    sw a1, 12(sp)
; RV32ZVBC-NEXT:    addi a0, sp, 8
; RV32ZVBC-NEXT:    vsetvli a1, zero, e64, m8, ta, ma
; RV32ZVBC-NEXT:    vlse64.v v16, (a0), zero
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v16
; RV32ZVBC-NEXT:    addi sp, sp, 16
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv8i64_vx:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a1, zero, e64, m8, ta, ma
; RV64ZVBC-NEXT:    vclmul.vx v8, v8, a0
; RV64ZVBC-NEXT:    ret
  %elt.head = insertelement <vscale x 8 x i64> poison, i64 %b, i32 0
  %vb = shufflevector <vscale x 8 x i64> %elt.head, <vscale x 8 x i64> poison, <vscale x 8 x i32> zeroinitializer
  %v = call <vscale x 8 x i64> @llvm.clmul.nxv8i64(<vscale x 8 x i64> %va, <vscale x 8 x i64> %vb)
  ret <vscale x 8 x i64> %v
}

define <vscale x 1 x i64> @clmul_nxv1i64_vv_mask(<vscale x 1 x i64> %va, <vscale x 1 x i64> %vb, <vscale x 1 x i1> %mask) {
; RV32V-LABEL: clmul_nxv1i64_vv_mask:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -288
; RV32V-NEXT:    .cfi_def_cfa_offset 288
; RV32V-NEXT:    sw s0, 284(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 280(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 276(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 272(sp) # 4-byte Folded Spill
; RV32V-NEXT:    .cfi_offset s0, -4
; RV32V-NEXT:    .cfi_offset s1, -8
; RV32V-NEXT:    .cfi_offset s2, -12
; RV32V-NEXT:    .cfi_offset s3, -16
; RV32V-NEXT:    li a0, 16
; RV32V-NEXT:    vsetvli a1, zero, e64, m1, ta, mu
; RV32V-NEXT:    vand.vi v10, v9, 1
; RV32V-NEXT:    vand.vi v11, v9, 2
; RV32V-NEXT:    vmul.vv v10, v8, v10
; RV32V-NEXT:    vand.vi v12, v9, 4
; RV32V-NEXT:    vand.vi v13, v9, 8
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vxor.vi v10, v10, 0
; RV32V-NEXT:    vand.vx v14, v9, a0
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li a2, 32
; RV32V-NEXT:    vand.vx v11, v9, a2
; RV32V-NEXT:    vmul.vv v13, v8, v13
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a3, 64
; RV32V-NEXT:    vmul.vv v12, v8, v14
; RV32V-NEXT:    vand.vx v14, v9, a3
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a4, 128
; RV32V-NEXT:    vand.vx v12, v9, a4
; RV32V-NEXT:    vmul.vv v13, v8, v14
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li a5, 256
; RV32V-NEXT:    vand.vx v11, v9, a5
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    li a6, 512
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vand.vx v13, v9, a6
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a7, 1024
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a7
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li s2, 1
; RV32V-NEXT:    slli t0, s2, 11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t0
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t1, 1
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t1
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t3, 2
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t3
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t2
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t4, 8
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t4
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t6, 16
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t6
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t5, 32
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t5
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui s0, 64
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, s0
; RV32V-NEXT:    lui a1, 524288
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw a1, 264(sp)
; RV32V-NEXT:    sw zero, 268(sp)
; RV32V-NEXT:    lui s1, 128
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw s2, 260(sp)
; RV32V-NEXT:    vand.vx v13, v9, s1
; RV32V-NEXT:    li s2, 2
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw s2, 252(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li s3, 4
; RV32V-NEXT:    lui s2, 256
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw s3, 244(sp)
; RV32V-NEXT:    vand.vx v13, v9, s2
; RV32V-NEXT:    li s3, 8
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw s3, 236(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a0, 228(sp)
; RV32V-NEXT:    lui a0, 512
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a0
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a2, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a3, 212(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a4, 204(sp)
; RV32V-NEXT:    lui a2, 1024
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a2
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a5, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a6, 188(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a7, 180(sp)
; RV32V-NEXT:    lui a3, 2048
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a3
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw t0, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t1, 164(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t3, 156(sp)
; RV32V-NEXT:    lui a4, 4096
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a4
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t2, 148(sp)
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t4, 140(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t6, 132(sp)
; RV32V-NEXT:    lui a5, 8192
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a5
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw t5, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw s0, 116(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s1, 108(sp)
; RV32V-NEXT:    lui a6, 16384
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a6
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s2, 100(sp)
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw a0, 92(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw a2, 84(sp)
; RV32V-NEXT:    lui a0, 32768
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a0
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw a3, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw a4, 68(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw a5, 60(sp)
; RV32V-NEXT:    lui a2, 65536
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a2
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw a6, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw a0, 44(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw a2, 36(sp)
; RV32V-NEXT:    lui a0, 131072
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a0
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a0, 28(sp)
; RV32V-NEXT:    lui a0, 262144
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw a0, 20(sp)
; RV32V-NEXT:    sw zero, 8(sp)
; RV32V-NEXT:    sw a1, 12(sp)
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a0
; RV32V-NEXT:    addi a0, sp, 264
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vlse64.v v13, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    vlse64.v v12, (a0), zero
; RV32V-NEXT:    vand.vv v13, v9, v13
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    addi a0, sp, 8
; RV32V-NEXT:    vlse64.v v11, (a0), zero
; RV32V-NEXT:    vmul.vv v13, v8, v13
; RV32V-NEXT:    vand.vv v12, v9, v12
; RV32V-NEXT:    vand.vv v9, v9, v11
; RV32V-NEXT:    vmul.vv v11, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    vmul.vv v9, v8, v9
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vxor.vv v8, v10, v9, v0.t
; RV32V-NEXT:    lw s0, 284(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 280(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 276(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 272(sp) # 4-byte Folded Reload
; RV32V-NEXT:    .cfi_restore s0
; RV32V-NEXT:    .cfi_restore s1
; RV32V-NEXT:    .cfi_restore s2
; RV32V-NEXT:    .cfi_restore s3
; RV32V-NEXT:    addi sp, sp, 288
; RV32V-NEXT:    .cfi_def_cfa_offset 0
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv1i64_vv_mask:
; RV64V:       # %bb.0:
; RV64V-NEXT:    li a0, 16
; RV64V-NEXT:    vsetvli a1, zero, e64, m1, ta, mu
; RV64V-NEXT:    vand.vi v10, v9, 2
; RV64V-NEXT:    vand.vi v11, v9, 1
; RV64V-NEXT:    vmul.vv v10, v8, v10
; RV64V-NEXT:    vmul.vv v11, v8, v11
; RV64V-NEXT:    vand.vi v12, v9, 4
; RV64V-NEXT:    vand.vi v13, v9, 8
; RV64V-NEXT:    vmul.vv v12, v8, v12
; RV64V-NEXT:    vxor.vv v10, v11, v10
; RV64V-NEXT:    vand.vx v11, v9, a0
; RV64V-NEXT:    vmul.vv v13, v8, v13
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    li a0, 32
; RV64V-NEXT:    vand.vx v12, v9, a0
; RV64V-NEXT:    vmul.vv v11, v8, v11
; RV64V-NEXT:    vxor.vv v10, v10, v13
; RV64V-NEXT:    li a0, 64
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vmul.vv v12, v8, v12
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    li a0, 128
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    li a0, 256
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    li a0, 512
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    li a0, 1024
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    li a0, 1
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 11
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 1
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 2
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 4
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 8
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 16
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 32
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 64
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 128
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 256
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 512
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 1024
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 2048
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 4096
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 8192
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 16384
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 32768
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 65536
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    lui a1, 131072
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    lui a1, 262144
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 31
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 32
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 33
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 34
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 35
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 36
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 37
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 38
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 39
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 40
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 41
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 42
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 43
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 44
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 45
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 46
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 47
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 48
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 49
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 50
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 51
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 52
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 53
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 54
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 55
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 56
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 57
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 58
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 59
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a1, a0, 60
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a1, a0, 61
; RV64V-NEXT:    vand.vx v13, v9, a1
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v12, v8, v13
; RV64V-NEXT:    slli a0, a0, 62
; RV64V-NEXT:    vand.vx v13, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    li a0, -1
; RV64V-NEXT:    vmul.vv v11, v8, v13
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vand.vx v9, v9, a0
; RV64V-NEXT:    vxor.vv v10, v10, v12
; RV64V-NEXT:    vmul.vv v9, v8, v9
; RV64V-NEXT:    vxor.vv v10, v10, v11
; RV64V-NEXT:    vxor.vv v8, v10, v9, v0.t
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv1i64_vv_mask:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    vsetvli a0, zero, e64, m1, ta, mu
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v9, v0.t
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv1i64_vv_mask:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a0, zero, e64, m1, ta, mu
; RV64ZVBC-NEXT:    vclmul.vv v8, v8, v9, v0.t
; RV64ZVBC-NEXT:    ret
  %v = call <vscale x 1 x i64> @llvm.clmul.nxv1i64(<vscale x 1 x i64> %va, <vscale x 1 x i64> %vb)
  %w = select <vscale x 1 x i1> %mask, <vscale x 1 x i64> %v, <vscale x 1 x i64> %va
  ret <vscale x 1 x i64> %w
}

define <vscale x 1 x i64> @clmul_nxv1i64_vx_mask(<vscale x 1 x i64> %va, i64 %b, <vscale x 1 x i1> %mask) {
; RV32V-LABEL: clmul_nxv1i64_vx_mask:
; RV32V:       # %bb.0:
; RV32V-NEXT:    addi sp, sp, -288
; RV32V-NEXT:    .cfi_def_cfa_offset 288
; RV32V-NEXT:    sw s0, 284(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s1, 280(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s2, 276(sp) # 4-byte Folded Spill
; RV32V-NEXT:    sw s3, 272(sp) # 4-byte Folded Spill
; RV32V-NEXT:    .cfi_offset s0, -4
; RV32V-NEXT:    .cfi_offset s1, -8
; RV32V-NEXT:    .cfi_offset s2, -12
; RV32V-NEXT:    .cfi_offset s3, -16
; RV32V-NEXT:    sw a0, 0(sp)
; RV32V-NEXT:    sw a1, 4(sp)
; RV32V-NEXT:    mv a0, sp
; RV32V-NEXT:    vsetvli a1, zero, e64, m1, ta, mu
; RV32V-NEXT:    vlse64.v v9, (a0), zero
; RV32V-NEXT:    vand.vi v10, v9, 1
; RV32V-NEXT:    vand.vi v11, v9, 2
; RV32V-NEXT:    vmul.vv v10, v8, v10
; RV32V-NEXT:    vand.vi v12, v9, 4
; RV32V-NEXT:    vand.vi v13, v9, 8
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vxor.vi v10, v10, 0
; RV32V-NEXT:    li a1, 16
; RV32V-NEXT:    vand.vx v14, v9, a1
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li a2, 32
; RV32V-NEXT:    vand.vx v11, v9, a2
; RV32V-NEXT:    vmul.vv v13, v8, v13
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a3, 64
; RV32V-NEXT:    vand.vx v12, v9, a3
; RV32V-NEXT:    vmul.vv v14, v8, v14
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    li a4, 128
; RV32V-NEXT:    vand.vx v13, v9, a4
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vxor.vv v10, v10, v14
; RV32V-NEXT:    li a5, 256
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vand.vx v14, v9, a5
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li a6, 512
; RV32V-NEXT:    vand.vx v12, v9, a6
; RV32V-NEXT:    vmul.vv v13, v8, v14
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    li a7, 1024
; RV32V-NEXT:    vand.vx v11, v9, a7
; RV32V-NEXT:    vmul.vv v12, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    li s2, 1
; RV32V-NEXT:    slli t0, s2, 11
; RV32V-NEXT:    vmul.vv v11, v8, v11
; RV32V-NEXT:    vand.vx v13, v9, t0
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t1, 1
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t1
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t3, 2
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t3
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t2, 4
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t2
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t4, 8
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t4
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui t6, 16
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t6
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    lui t5, 32
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, t5
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    lui s0, 64
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, s0
; RV32V-NEXT:    lui a0, 524288
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw a0, 264(sp)
; RV32V-NEXT:    sw zero, 268(sp)
; RV32V-NEXT:    lui s1, 128
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    sw zero, 256(sp)
; RV32V-NEXT:    sw s2, 260(sp)
; RV32V-NEXT:    vand.vx v13, v9, s1
; RV32V-NEXT:    li s2, 2
; RV32V-NEXT:    sw zero, 248(sp)
; RV32V-NEXT:    sw s2, 252(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    li s3, 4
; RV32V-NEXT:    lui s2, 256
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    sw zero, 240(sp)
; RV32V-NEXT:    sw s3, 244(sp)
; RV32V-NEXT:    vand.vx v13, v9, s2
; RV32V-NEXT:    li s3, 8
; RV32V-NEXT:    sw zero, 232(sp)
; RV32V-NEXT:    sw s3, 236(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 224(sp)
; RV32V-NEXT:    sw a1, 228(sp)
; RV32V-NEXT:    lui a1, 512
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a1
; RV32V-NEXT:    sw zero, 216(sp)
; RV32V-NEXT:    sw a2, 220(sp)
; RV32V-NEXT:    sw zero, 208(sp)
; RV32V-NEXT:    sw a3, 212(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 200(sp)
; RV32V-NEXT:    sw a4, 204(sp)
; RV32V-NEXT:    lui a2, 1024
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a2
; RV32V-NEXT:    sw zero, 192(sp)
; RV32V-NEXT:    sw a5, 196(sp)
; RV32V-NEXT:    sw zero, 184(sp)
; RV32V-NEXT:    sw a6, 188(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 176(sp)
; RV32V-NEXT:    sw a7, 180(sp)
; RV32V-NEXT:    lui a3, 2048
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a3
; RV32V-NEXT:    sw zero, 168(sp)
; RV32V-NEXT:    sw t0, 172(sp)
; RV32V-NEXT:    sw zero, 160(sp)
; RV32V-NEXT:    sw t1, 164(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 152(sp)
; RV32V-NEXT:    sw t3, 156(sp)
; RV32V-NEXT:    lui a4, 4096
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a4
; RV32V-NEXT:    sw zero, 144(sp)
; RV32V-NEXT:    sw t2, 148(sp)
; RV32V-NEXT:    sw zero, 136(sp)
; RV32V-NEXT:    sw t4, 140(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 128(sp)
; RV32V-NEXT:    sw t6, 132(sp)
; RV32V-NEXT:    lui a5, 8192
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a5
; RV32V-NEXT:    sw zero, 120(sp)
; RV32V-NEXT:    sw t5, 124(sp)
; RV32V-NEXT:    sw zero, 112(sp)
; RV32V-NEXT:    sw s0, 116(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 104(sp)
; RV32V-NEXT:    sw s1, 108(sp)
; RV32V-NEXT:    lui a6, 16384
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a6
; RV32V-NEXT:    sw zero, 96(sp)
; RV32V-NEXT:    sw s2, 100(sp)
; RV32V-NEXT:    sw zero, 88(sp)
; RV32V-NEXT:    sw a1, 92(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 80(sp)
; RV32V-NEXT:    sw a2, 84(sp)
; RV32V-NEXT:    lui a1, 32768
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a1
; RV32V-NEXT:    sw zero, 72(sp)
; RV32V-NEXT:    sw a3, 76(sp)
; RV32V-NEXT:    sw zero, 64(sp)
; RV32V-NEXT:    sw a4, 68(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 56(sp)
; RV32V-NEXT:    sw a5, 60(sp)
; RV32V-NEXT:    lui a2, 65536
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a2
; RV32V-NEXT:    sw zero, 48(sp)
; RV32V-NEXT:    sw a6, 52(sp)
; RV32V-NEXT:    sw zero, 40(sp)
; RV32V-NEXT:    sw a1, 44(sp)
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    sw zero, 32(sp)
; RV32V-NEXT:    sw a2, 36(sp)
; RV32V-NEXT:    lui a1, 131072
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a1
; RV32V-NEXT:    sw zero, 24(sp)
; RV32V-NEXT:    sw a1, 28(sp)
; RV32V-NEXT:    lui a1, 262144
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    sw zero, 16(sp)
; RV32V-NEXT:    sw a1, 20(sp)
; RV32V-NEXT:    sw zero, 8(sp)
; RV32V-NEXT:    sw a0, 12(sp)
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vx v13, v9, a1
; RV32V-NEXT:    addi a0, sp, 264
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 256
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 248
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 240
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 232
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 224
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 216
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 208
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 200
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 192
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 184
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 176
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 168
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 160
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 152
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 144
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 136
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 128
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 120
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 112
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 104
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 96
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 88
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 80
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 72
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 64
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 56
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 48
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 40
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    addi a0, sp, 32
; RV32V-NEXT:    vlse64.v v14, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    vmul.vv v12, v8, v13
; RV32V-NEXT:    vand.vv v13, v9, v14
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    addi a0, sp, 24
; RV32V-NEXT:    vmul.vv v11, v8, v13
; RV32V-NEXT:    vlse64.v v13, (a0), zero
; RV32V-NEXT:    vxor.vv v10, v10, v12
; RV32V-NEXT:    addi a0, sp, 16
; RV32V-NEXT:    vlse64.v v12, (a0), zero
; RV32V-NEXT:    vand.vv v13, v9, v13
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    addi a0, sp, 8
; RV32V-NEXT:    vlse64.v v11, (a0), zero
; RV32V-NEXT:    vmul.vv v13, v8, v13
; RV32V-NEXT:    vand.vv v12, v9, v12
; RV32V-NEXT:    vand.vv v9, v9, v11
; RV32V-NEXT:    vmul.vv v11, v8, v12
; RV32V-NEXT:    vxor.vv v10, v10, v13
; RV32V-NEXT:    vmul.vv v9, v8, v9
; RV32V-NEXT:    vxor.vv v10, v10, v11
; RV32V-NEXT:    vxor.vv v8, v10, v9, v0.t
; RV32V-NEXT:    lw s0, 284(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s1, 280(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s2, 276(sp) # 4-byte Folded Reload
; RV32V-NEXT:    lw s3, 272(sp) # 4-byte Folded Reload
; RV32V-NEXT:    .cfi_restore s0
; RV32V-NEXT:    .cfi_restore s1
; RV32V-NEXT:    .cfi_restore s2
; RV32V-NEXT:    .cfi_restore s3
; RV32V-NEXT:    addi sp, sp, 288
; RV32V-NEXT:    .cfi_def_cfa_offset 0
; RV32V-NEXT:    ret
;
; RV64V-LABEL: clmul_nxv1i64_vx_mask:
; RV64V:       # %bb.0:
; RV64V-NEXT:    andi a1, a0, 2
; RV64V-NEXT:    andi a2, a0, 1
; RV64V-NEXT:    vsetvli a3, zero, e64, m1, ta, mu
; RV64V-NEXT:    vmul.vx v9, v8, a1
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    andi a1, a0, 4
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    vxor.vv v9, v10, v9
; RV64V-NEXT:    andi a1, a0, 8
; RV64V-NEXT:    vmul.vx v10, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    andi a1, a0, 16
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    andi a1, a0, 32
; RV64V-NEXT:    vmul.vx v10, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    andi a1, a0, 64
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    andi a1, a0, 128
; RV64V-NEXT:    vmul.vx v10, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    andi a1, a0, 256
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    andi a1, a0, 512
; RV64V-NEXT:    vmul.vx v10, v8, a1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    andi a1, a0, 1024
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    li a1, 1
; RV64V-NEXT:    slli a2, a1, 11
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 1
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 2
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 4
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 8
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 16
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 32
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 64
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 128
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 256
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 512
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 1024
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 2048
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 4096
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 8192
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 16384
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 32768
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 65536
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    lui a2, 131072
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    lui a2, 262144
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    srliw a2, a0, 31
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    slli a2, a2, 31
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 32
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 33
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 34
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 35
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 36
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 37
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 38
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 39
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 40
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 41
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 42
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 43
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 44
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 45
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 46
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 47
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 48
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 49
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 50
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 51
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 52
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 53
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 54
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 55
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 56
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 57
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 58
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 59
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a2, a1, 60
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v11, v8, a2
; RV64V-NEXT:    slli a2, a1, 61
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    and a2, a0, a2
; RV64V-NEXT:    vmul.vx v10, v8, a2
; RV64V-NEXT:    slli a1, a1, 62
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    and a1, a0, a1
; RV64V-NEXT:    vmul.vx v11, v8, a1
; RV64V-NEXT:    srli a0, a0, 63
; RV64V-NEXT:    vxor.vv v9, v9, v10
; RV64V-NEXT:    slli a0, a0, 63
; RV64V-NEXT:    vmul.vx v10, v8, a0
; RV64V-NEXT:    vxor.vv v9, v9, v11
; RV64V-NEXT:    vxor.vv v8, v9, v10, v0.t
; RV64V-NEXT:    ret
;
; RV32ZVBC-LABEL: clmul_nxv1i64_vx_mask:
; RV32ZVBC:       # %bb.0:
; RV32ZVBC-NEXT:    addi sp, sp, -16
; RV32ZVBC-NEXT:    .cfi_def_cfa_offset 16
; RV32ZVBC-NEXT:    sw a0, 8(sp)
; RV32ZVBC-NEXT:    sw a1, 12(sp)
; RV32ZVBC-NEXT:    addi a0, sp, 8
; RV32ZVBC-NEXT:    vsetvli a1, zero, e64, m1, ta, mu
; RV32ZVBC-NEXT:    vlse64.v v9, (a0), zero
; RV32ZVBC-NEXT:    vclmul.vv v8, v8, v9, v0.t
; RV32ZVBC-NEXT:    addi sp, sp, 16
; RV32ZVBC-NEXT:    .cfi_def_cfa_offset 0
; RV32ZVBC-NEXT:    ret
;
; RV64ZVBC-LABEL: clmul_nxv1i64_vx_mask:
; RV64ZVBC:       # %bb.0:
; RV64ZVBC-NEXT:    vsetvli a1, zero, e64, m1, ta, mu
; RV64ZVBC-NEXT:    vclmul.vx v8, v8, a0, v0.t
; RV64ZVBC-NEXT:    ret
  %elt.head = insertelement <vscale x 1 x i64> poison, i64 %b, i32 0
  %vb = shufflevector <vscale x 1 x i64> %elt.head, <vscale x 1 x i64> poison, <vscale x 1 x i32> zeroinitializer
  %v = call <vscale x 1 x i64> @llvm.clmul.nxv1i64(<vscale x 1 x i64> %va, <vscale x 1 x i64> %vb)
  %w = select <vscale x 1 x i1> %mask, <vscale x 1 x i64> %v, <vscale x 1 x i64> %va
  ret <vscale x 1 x i64> %w
}
