
MainBoard2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005088  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  08005218  08005218  00006218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005734  08005734  00007174  2**0
                  CONTENTS
  4 .ARM          00000008  08005734  08005734  00006734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800573c  0800573c  00007174  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800573c  0800573c  0000673c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005740  08005740  00006740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000174  20000000  08005744  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007174  2**0
                  CONTENTS
 10 .bss          00000324  20000174  20000174  00007174  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000498  20000498  00007174  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007174  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cb1f  00000000  00000000  000071a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f8f  00000000  00000000  00013cc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000be8  00000000  00000000  00015c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000935  00000000  00000000  00016840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001dda1  00000000  00000000  00017175  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000db92  00000000  00000000  00034f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b7253  00000000  00000000  00042aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f9cfb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003690  00000000  00000000  000f9d40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008e  00000000  00000000  000fd3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000174 	.word	0x20000174
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005200 	.word	0x08005200

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000178 	.word	0x20000178
 80001cc:	08005200 	.word	0x08005200

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800029a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db0b      	blt.n	80002ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	f003 021f 	and.w	r2, r3, #31
 80002a8:	4907      	ldr	r1, [pc, #28]	@ (80002c8 <__NVIC_EnableIRQ+0x38>)
 80002aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ae:	095b      	lsrs	r3, r3, #5
 80002b0:	2001      	movs	r0, #1
 80002b2:	fa00 f202 	lsl.w	r2, r0, r2
 80002b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	e000e100 	.word	0xe000e100

080002cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	4603      	mov	r3, r0
 80002d4:	6039      	str	r1, [r7, #0]
 80002d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	db0a      	blt.n	80002f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e0:	683b      	ldr	r3, [r7, #0]
 80002e2:	b2da      	uxtb	r2, r3
 80002e4:	490c      	ldr	r1, [pc, #48]	@ (8000318 <__NVIC_SetPriority+0x4c>)
 80002e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ea:	0112      	lsls	r2, r2, #4
 80002ec:	b2d2      	uxtb	r2, r2
 80002ee:	440b      	add	r3, r1
 80002f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002f4:	e00a      	b.n	800030c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	b2da      	uxtb	r2, r3
 80002fa:	4908      	ldr	r1, [pc, #32]	@ (800031c <__NVIC_SetPriority+0x50>)
 80002fc:	79fb      	ldrb	r3, [r7, #7]
 80002fe:	f003 030f 	and.w	r3, r3, #15
 8000302:	3b04      	subs	r3, #4
 8000304:	0112      	lsls	r2, r2, #4
 8000306:	b2d2      	uxtb	r2, r2
 8000308:	440b      	add	r3, r1
 800030a:	761a      	strb	r2, [r3, #24]
}
 800030c:	bf00      	nop
 800030e:	370c      	adds	r7, #12
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr
 8000318:	e000e100 	.word	0xe000e100
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <create_mask>:
 	uint8_t PIN_UPPER;

 } GPIO;


 uint32_t create_mask(uint8_t start, uint8_t end) {
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	4603      	mov	r3, r0
 8000328:	460a      	mov	r2, r1
 800032a:	71fb      	strb	r3, [r7, #7]
 800032c:	4613      	mov	r3, r2
 800032e:	71bb      	strb	r3, [r7, #6]
 	//Bitwise-logic trick to get 1's mask between start and end index
 	return ((1 << (end + 1)) - 1) ^ ((1 << start) - 1);                      // XOR to get the range
 8000330:	79bb      	ldrb	r3, [r7, #6]
 8000332:	3301      	adds	r3, #1
 8000334:	2201      	movs	r2, #1
 8000336:	fa02 f303 	lsl.w	r3, r2, r3
 800033a:	1e5a      	subs	r2, r3, #1
 800033c:	79fb      	ldrb	r3, [r7, #7]
 800033e:	2101      	movs	r1, #1
 8000340:	fa01 f303 	lsl.w	r3, r1, r3
 8000344:	3b01      	subs	r3, #1
 8000346:	4053      	eors	r3, r2
 }
 8000348:	4618      	mov	r0, r3
 800034a:	370c      	adds	r7, #12
 800034c:	46bd      	mov	sp, r7
 800034e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000352:	4770      	bx	lr

08000354 <init_port>:



 GPIO *init_port(port_name_link name, port_mode mode, uint8_t pin_lower, uint8_t pin_upper){
 8000354:	b590      	push	{r4, r7, lr}
 8000356:	b089      	sub	sp, #36	@ 0x24
 8000358:	af00      	add	r7, sp, #0
 800035a:	4604      	mov	r4, r0
 800035c:	4608      	mov	r0, r1
 800035e:	4611      	mov	r1, r2
 8000360:	461a      	mov	r2, r3
 8000362:	4623      	mov	r3, r4
 8000364:	71fb      	strb	r3, [r7, #7]
 8000366:	4603      	mov	r3, r0
 8000368:	71bb      	strb	r3, [r7, #6]
 800036a:	460b      	mov	r3, r1
 800036c:	717b      	strb	r3, [r7, #5]
 800036e:	4613      	mov	r3, r2
 8000370:	713b      	strb	r3, [r7, #4]

 	GPIO *port_pt = malloc(sizeof(GPIO)); //Pointer to Port
 8000372:	200c      	movs	r0, #12
 8000374:	f004 fa9c 	bl	80048b0 <malloc>
 8000378:	4603      	mov	r3, r0
 800037a:	617b      	str	r3, [r7, #20]

 	port_pt->PORT_IND = name;
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	79fa      	ldrb	r2, [r7, #7]
 8000380:	701a      	strb	r2, [r3, #0]
 	port_pt->PORT_ADR = adr_link[name];
 8000382:	79fb      	ldrb	r3, [r7, #7]
 8000384:	4a50      	ldr	r2, [pc, #320]	@ (80004c8 <init_port+0x174>)
 8000386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800038a:	461a      	mov	r2, r3
 800038c:	697b      	ldr	r3, [r7, #20]
 800038e:	605a      	str	r2, [r3, #4]
 	port_pt->MODE = mode;
 8000390:	697b      	ldr	r3, [r7, #20]
 8000392:	79ba      	ldrb	r2, [r7, #6]
 8000394:	721a      	strb	r2, [r3, #8]
 	port_pt->PIN_LOWER = pin_lower;
 8000396:	697b      	ldr	r3, [r7, #20]
 8000398:	797a      	ldrb	r2, [r7, #5]
 800039a:	725a      	strb	r2, [r3, #9]
 	port_pt->PIN_UPPER = pin_upper;
 800039c:	697b      	ldr	r3, [r7, #20]
 800039e:	793a      	ldrb	r2, [r7, #4]
 80003a0:	729a      	strb	r2, [r3, #10]

 	//Enable clock for portX
 	uint32_t clock_en_mask = clock_mask_link[name];
 80003a2:	79fb      	ldrb	r3, [r7, #7]
 80003a4:	4a49      	ldr	r2, [pc, #292]	@ (80004cc <init_port+0x178>)
 80003a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003aa:	613b      	str	r3, [r7, #16]
 	RCC->AHBENR |= clock_en_mask;
 80003ac:	4b48      	ldr	r3, [pc, #288]	@ (80004d0 <init_port+0x17c>)
 80003ae:	695a      	ldr	r2, [r3, #20]
 80003b0:	4947      	ldr	r1, [pc, #284]	@ (80004d0 <init_port+0x17c>)
 80003b2:	693b      	ldr	r3, [r7, #16]
 80003b4:	4313      	orrs	r3, r2
 80003b6:	614b      	str	r3, [r1, #20]


 	uint32_t *port_mode_reg = ((uint32_t *) &(port_pt->PORT_ADR->MODER));
 80003b8:	697b      	ldr	r3, [r7, #20]
 80003ba:	685b      	ldr	r3, [r3, #4]
 80003bc:	60fb      	str	r3, [r7, #12]

 	//Generate mode-mask

 	//First mask away the selected section (pin_range)
 	uint32_t temp_mask = create_mask(pin_lower*2, pin_upper*2 + 1);
 80003be:	797b      	ldrb	r3, [r7, #5]
 80003c0:	005b      	lsls	r3, r3, #1
 80003c2:	b2da      	uxtb	r2, r3
 80003c4:	793b      	ldrb	r3, [r7, #4]
 80003c6:	005b      	lsls	r3, r3, #1
 80003c8:	b2db      	uxtb	r3, r3
 80003ca:	3301      	adds	r3, #1
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	4619      	mov	r1, r3
 80003d0:	4610      	mov	r0, r2
 80003d2:	f7ff ffa5 	bl	8000320 <create_mask>
 80003d6:	61f8      	str	r0, [r7, #28]

 	//Sets the pin_range section to 0
 	*port_mode_reg &= ~temp_mask;
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	681a      	ldr	r2, [r3, #0]
 80003dc:	69fb      	ldr	r3, [r7, #28]
 80003de:	43db      	mvns	r3, r3
 80003e0:	401a      	ands	r2, r3
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	601a      	str	r2, [r3, #0]


 	//Input-mode is enabled when each pin is 0b00 so no more masking is required

 	if (mode == OUTPUT){
 80003e6:	79bb      	ldrb	r3, [r7, #6]
 80003e8:	2b01      	cmp	r3, #1
 80003ea:	d11f      	bne.n	800042c <init_port+0xd8>

 		//Similar idea to clear-mask, except shifting by 2 each time (0b01010101...)
 		uint32_t first_mask = (1 << pin_lower*2);
 80003ec:	797b      	ldrb	r3, [r7, #5]
 80003ee:	005b      	lsls	r3, r3, #1
 80003f0:	2201      	movs	r2, #1
 80003f2:	fa02 f303 	lsl.w	r3, r2, r3
 80003f6:	60bb      	str	r3, [r7, #8]

 		temp_mask = first_mask;
 80003f8:	68bb      	ldr	r3, [r7, #8]
 80003fa:	61fb      	str	r3, [r7, #28]
 		for (uint8_t i=pin_lower; i<pin_upper+1; i++){
 80003fc:	797b      	ldrb	r3, [r7, #5]
 80003fe:	76fb      	strb	r3, [r7, #27]
 8000400:	e009      	b.n	8000416 <init_port+0xc2>
 			temp_mask <<= 2;
 8000402:	69fb      	ldr	r3, [r7, #28]
 8000404:	009b      	lsls	r3, r3, #2
 8000406:	61fb      	str	r3, [r7, #28]
 			temp_mask |= first_mask;
 8000408:	69fa      	ldr	r2, [r7, #28]
 800040a:	68bb      	ldr	r3, [r7, #8]
 800040c:	4313      	orrs	r3, r2
 800040e:	61fb      	str	r3, [r7, #28]
 		for (uint8_t i=pin_lower; i<pin_upper+1; i++){
 8000410:	7efb      	ldrb	r3, [r7, #27]
 8000412:	3301      	adds	r3, #1
 8000414:	76fb      	strb	r3, [r7, #27]
 8000416:	793a      	ldrb	r2, [r7, #4]
 8000418:	7efb      	ldrb	r3, [r7, #27]
 800041a:	429a      	cmp	r2, r3
 800041c:	d2f1      	bcs.n	8000402 <init_port+0xae>
 		}

 		*port_mode_reg |=temp_mask;
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	681a      	ldr	r2, [r3, #0]
 8000422:	69fb      	ldr	r3, [r7, #28]
 8000424:	431a      	orrs	r2, r3
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	601a      	str	r2, [r3, #0]
 800042a:	e047      	b.n	80004bc <init_port+0x168>

 	} else if (mode == ANALOG){
 800042c:	79bb      	ldrb	r3, [r7, #6]
 800042e:	2b02      	cmp	r3, #2
 8000430:	d144      	bne.n	80004bc <init_port+0x168>
 		//All 1s for analog mode (conveniently same as clear-mask)

 		*port_mode_reg |= temp_mask;
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	681a      	ldr	r2, [r3, #0]
 8000436:	69fb      	ldr	r3, [r7, #28]
 8000438:	431a      	orrs	r2, r3
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	601a      	str	r2, [r3, #0]

 		//ONLY AVAILABLE FOR PA0 - PA3 !!!!!!

 		// enable the clock for ADC1
		RCC->AHBENR |= RCC_AHBENR_ADC12EN;
 800043e:	4b24      	ldr	r3, [pc, #144]	@ (80004d0 <init_port+0x17c>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	4a23      	ldr	r2, [pc, #140]	@ (80004d0 <init_port+0x17c>)
 8000444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000448:	6153      	str	r3, [r2, #20]

		// set to synchronise the ADC with the clock
		ADC12_COMMON->CCR |= ADC12_CCR_CKMODE_0;
 800044a:	4b22      	ldr	r3, [pc, #136]	@ (80004d4 <init_port+0x180>)
 800044c:	689b      	ldr	r3, [r3, #8]
 800044e:	4a21      	ldr	r2, [pc, #132]	@ (80004d4 <init_port+0x180>)
 8000450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000454:	6093      	str	r3, [r2, #8]

		// ADEN must be = 0 for configuration (is the default)
		ADC2->CR &= ~ADC_CR_ADVREGEN; // clear voltage regulator enable
 8000456:	4b20      	ldr	r3, [pc, #128]	@ (80004d8 <init_port+0x184>)
 8000458:	689b      	ldr	r3, [r3, #8]
 800045a:	4a1f      	ldr	r2, [pc, #124]	@ (80004d8 <init_port+0x184>)
 800045c:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8000460:	6093      	str	r3, [r2, #8]
		ADC2->CR |= ADC_CR_ADVREGEN_0; // set ADVREGEN TO 01
 8000462:	4b1d      	ldr	r3, [pc, #116]	@ (80004d8 <init_port+0x184>)
 8000464:	689b      	ldr	r3, [r3, #8]
 8000466:	4a1c      	ldr	r2, [pc, #112]	@ (80004d8 <init_port+0x184>)
 8000468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800046c:	6093      	str	r3, [r2, #8]
		ADC2->CR &= ~ADC_CR_ADCALDIF; // clear bit to enable Single-ended-input
 800046e:	4b1a      	ldr	r3, [pc, #104]	@ (80004d8 <init_port+0x184>)
 8000470:	689b      	ldr	r3, [r3, #8]
 8000472:	4a19      	ldr	r2, [pc, #100]	@ (80004d8 <init_port+0x184>)
 8000474:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8000478:	6093      	str	r3, [r2, #8]

		// calibrate the ADC (self calibration routine)
		ADC2->CR |= ADC_CR_ADCAL;
 800047a:	4b17      	ldr	r3, [pc, #92]	@ (80004d8 <init_port+0x184>)
 800047c:	689b      	ldr	r3, [r3, #8]
 800047e:	4a16      	ldr	r2, [pc, #88]	@ (80004d8 <init_port+0x184>)
 8000480:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000484:	6093      	str	r3, [r2, #8]
		while((ADC2->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL); // Waiting for the calibration to finish
 8000486:	bf00      	nop
 8000488:	4b13      	ldr	r3, [pc, #76]	@ (80004d8 <init_port+0x184>)
 800048a:	689b      	ldr	r3, [r3, #8]
 800048c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000490:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000494:	d0f8      	beq.n	8000488 <init_port+0x134>


		// single shot mode
		ADC2->CFGR &= ~ADC_CFGR_CONT;
 8000496:	4b10      	ldr	r3, [pc, #64]	@ (80004d8 <init_port+0x184>)
 8000498:	68db      	ldr	r3, [r3, #12]
 800049a:	4a0f      	ldr	r2, [pc, #60]	@ (80004d8 <init_port+0x184>)
 800049c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80004a0:	60d3      	str	r3, [r2, #12]

		// Enable the ADC
		ADC2->CR |= ADC_CR_ADEN;
 80004a2:	4b0d      	ldr	r3, [pc, #52]	@ (80004d8 <init_port+0x184>)
 80004a4:	689b      	ldr	r3, [r3, #8]
 80004a6:	4a0c      	ldr	r2, [pc, #48]	@ (80004d8 <init_port+0x184>)
 80004a8:	f043 0301 	orr.w	r3, r3, #1
 80004ac:	6093      	str	r3, [r2, #8]

		// Wait the ADC to be ready.
		while (!(ADC2->ISR & ADC_ISR_ADRDY));
 80004ae:	bf00      	nop
 80004b0:	4b09      	ldr	r3, [pc, #36]	@ (80004d8 <init_port+0x184>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f003 0301 	and.w	r3, r3, #1
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d0f9      	beq.n	80004b0 <init_port+0x15c>

 	}


 	//Port has been initialised!! - return the port-struct
 	return port_pt;
 80004bc:	697b      	ldr	r3, [r7, #20]
 }
 80004be:	4618      	mov	r0, r3
 80004c0:	3724      	adds	r7, #36	@ 0x24
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd90      	pop	{r4, r7, pc}
 80004c6:	bf00      	nop
 80004c8:	08005620 	.word	0x08005620
 80004cc:	08005634 	.word	0x08005634
 80004d0:	40021000 	.word	0x40021000
 80004d4:	50000300 	.word	0x50000300
 80004d8:	50000100 	.word	0x50000100

080004dc <read_pins_analog>:
	return 0;

 }

 //Read analog pins (writes to pt)
void read_pins_analog(GPIO *port_pt, uint16_t *dest_pt){
 80004dc:	b480      	push	{r7}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	6039      	str	r1, [r7, #0]
	 if (port_pt->MODE == ANALOG){
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	7a1b      	ldrb	r3, [r3, #8]
 80004ea:	2b02      	cmp	r3, #2
 80004ec:	d14c      	bne.n	8000588 <read_pins_analog+0xac>
		uint8_t pin_lower = port_pt->PIN_LOWER;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	7a5b      	ldrb	r3, [r3, #9]
 80004f2:	737b      	strb	r3, [r7, #13]
		uint8_t pin_upper = port_pt->PIN_UPPER;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	7a9b      	ldrb	r3, [r3, #10]
 80004f8:	733b      	strb	r3, [r7, #12]


		uint8_t index = 0;
 80004fa:	2300      	movs	r3, #0
 80004fc:	73fb      	strb	r3, [r7, #15]
		for (uint8_t i=0; i < pin_upper-pin_lower +1; i++){
 80004fe:	2300      	movs	r3, #0
 8000500:	73bb      	strb	r3, [r7, #14]
 8000502:	e03a      	b.n	800057a <read_pins_analog+0x9e>
			//Clear channel-sequence
			ADC2->SQR1 = 0;
 8000504:	4b23      	ldr	r3, [pc, #140]	@ (8000594 <read_pins_analog+0xb8>)
 8000506:	2200      	movs	r2, #0
 8000508:	631a      	str	r2, [r3, #48]	@ 0x30

			uint8_t pin = pin_lower + i;
 800050a:	7b7a      	ldrb	r2, [r7, #13]
 800050c:	7bbb      	ldrb	r3, [r7, #14]
 800050e:	4413      	add	r3, r2
 8000510:	72fb      	strb	r3, [r7, #11]
			ADC2->SQR1 |= (pin-3) << ADC_SQR1_SQ1_Pos; // request channel 2
 8000512:	4b20      	ldr	r3, [pc, #128]	@ (8000594 <read_pins_analog+0xb8>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000516:	7afa      	ldrb	r2, [r7, #11]
 8000518:	3a03      	subs	r2, #3
 800051a:	0192      	lsls	r2, r2, #6
 800051c:	4611      	mov	r1, r2
 800051e:	4a1d      	ldr	r2, [pc, #116]	@ (8000594 <read_pins_analog+0xb8>)
 8000520:	430b      	orrs	r3, r1
 8000522:	6313      	str	r3, [r2, #48]	@ 0x30
			ADC2->SQR1 |= 0 << ADC_SQR1_L_Pos; // set the number of channels to read (number of pins in range)
 8000524:	4b1b      	ldr	r3, [pc, #108]	@ (8000594 <read_pins_analog+0xb8>)
 8000526:	4a1b      	ldr	r2, [pc, #108]	@ (8000594 <read_pins_analog+0xb8>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800052a:	6313      	str	r3, [r2, #48]	@ 0x30


			// request the process to start
			ADC2->CR |= ADC_CR_ADSTART;
 800052c:	4b19      	ldr	r3, [pc, #100]	@ (8000594 <read_pins_analog+0xb8>)
 800052e:	689b      	ldr	r3, [r3, #8]
 8000530:	4a18      	ldr	r2, [pc, #96]	@ (8000594 <read_pins_analog+0xb8>)
 8000532:	f043 0304 	orr.w	r3, r3, #4
 8000536:	6093      	str	r3, [r2, #8]


			while (!(ADC2->ISR & ADC_ISR_EOS)) {
 8000538:	e010      	b.n	800055c <read_pins_analog+0x80>
				while (!(ADC2->ISR & ADC_ISR_EOC));  // Wait for conversion
 800053a:	bf00      	nop
 800053c:	4b15      	ldr	r3, [pc, #84]	@ (8000594 <read_pins_analog+0xb8>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	f003 0304 	and.w	r3, r3, #4
 8000544:	2b00      	cmp	r3, #0
 8000546:	d0f9      	beq.n	800053c <read_pins_analog+0x60>
				dest_pt[index++] = ADC2->DR;               // Reading clears EOC
 8000548:	4b12      	ldr	r3, [pc, #72]	@ (8000594 <read_pins_analog+0xb8>)
 800054a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800054c:	7bfb      	ldrb	r3, [r7, #15]
 800054e:	1c5a      	adds	r2, r3, #1
 8000550:	73fa      	strb	r2, [r7, #15]
 8000552:	005b      	lsls	r3, r3, #1
 8000554:	683a      	ldr	r2, [r7, #0]
 8000556:	4413      	add	r3, r2
 8000558:	b28a      	uxth	r2, r1
 800055a:	801a      	strh	r2, [r3, #0]
			while (!(ADC2->ISR & ADC_ISR_EOS)) {
 800055c:	4b0d      	ldr	r3, [pc, #52]	@ (8000594 <read_pins_analog+0xb8>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	f003 0308 	and.w	r3, r3, #8
 8000564:	2b00      	cmp	r3, #0
 8000566:	d0e8      	beq.n	800053a <read_pins_analog+0x5e>
			}

			// Clear EOS if needed
			ADC2->ISR |= ADC_ISR_EOS;
 8000568:	4b0a      	ldr	r3, [pc, #40]	@ (8000594 <read_pins_analog+0xb8>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a09      	ldr	r2, [pc, #36]	@ (8000594 <read_pins_analog+0xb8>)
 800056e:	f043 0308 	orr.w	r3, r3, #8
 8000572:	6013      	str	r3, [r2, #0]
		for (uint8_t i=0; i < pin_upper-pin_lower +1; i++){
 8000574:	7bbb      	ldrb	r3, [r7, #14]
 8000576:	3301      	adds	r3, #1
 8000578:	73bb      	strb	r3, [r7, #14]
 800057a:	7b3a      	ldrb	r2, [r7, #12]
 800057c:	7b7b      	ldrb	r3, [r7, #13]
 800057e:	1ad2      	subs	r2, r2, r3
 8000580:	7bbb      	ldrb	r3, [r7, #14]
 8000582:	429a      	cmp	r2, r3
 8000584:	dabe      	bge.n	8000504 <read_pins_analog+0x28>
		}


	}

	 return;
 8000586:	bf00      	nop
 8000588:	bf00      	nop
 }
 800058a:	3714      	adds	r7, #20
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr
 8000594:	50000100 	.word	0x50000100

08000598 <EXTI0_IRQHandler>:

 //Pointers to callback-funcitons (for each of 16 pins)
 void (*EXTI_Callbacks[16])(uint8_t pin_index) = {0x00};
 //Wish this wasn't necessary, but each handler function has to be defined seperately
 //Is there a better way to do this? There doesn't seem to be a generic IQRHandler..
 void EXTI0_IRQHandler(void) {EXTI->PR |= (1 << 0); if (EXTI_Callbacks[0]) EXTI_Callbacks[0](0);}
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
 800059c:	4b07      	ldr	r3, [pc, #28]	@ (80005bc <EXTI0_IRQHandler+0x24>)
 800059e:	695b      	ldr	r3, [r3, #20]
 80005a0:	4a06      	ldr	r2, [pc, #24]	@ (80005bc <EXTI0_IRQHandler+0x24>)
 80005a2:	f043 0301 	orr.w	r3, r3, #1
 80005a6:	6153      	str	r3, [r2, #20]
 80005a8:	4b05      	ldr	r3, [pc, #20]	@ (80005c0 <EXTI0_IRQHandler+0x28>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d003      	beq.n	80005b8 <EXTI0_IRQHandler+0x20>
 80005b0:	4b03      	ldr	r3, [pc, #12]	@ (80005c0 <EXTI0_IRQHandler+0x28>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	2000      	movs	r0, #0
 80005b6:	4798      	blx	r3
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	40010400 	.word	0x40010400
 80005c0:	20000190 	.word	0x20000190

080005c4 <EXTI1_IRQHandler>:
 void EXTI1_IRQHandler(void) {EXTI->PR |= (1 << 1); if (EXTI_Callbacks[1]) EXTI_Callbacks[1](1);}
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
 80005c8:	4b07      	ldr	r3, [pc, #28]	@ (80005e8 <EXTI1_IRQHandler+0x24>)
 80005ca:	695b      	ldr	r3, [r3, #20]
 80005cc:	4a06      	ldr	r2, [pc, #24]	@ (80005e8 <EXTI1_IRQHandler+0x24>)
 80005ce:	f043 0302 	orr.w	r3, r3, #2
 80005d2:	6153      	str	r3, [r2, #20]
 80005d4:	4b05      	ldr	r3, [pc, #20]	@ (80005ec <EXTI1_IRQHandler+0x28>)
 80005d6:	685b      	ldr	r3, [r3, #4]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d003      	beq.n	80005e4 <EXTI1_IRQHandler+0x20>
 80005dc:	4b03      	ldr	r3, [pc, #12]	@ (80005ec <EXTI1_IRQHandler+0x28>)
 80005de:	685b      	ldr	r3, [r3, #4]
 80005e0:	2001      	movs	r0, #1
 80005e2:	4798      	blx	r3
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40010400 	.word	0x40010400
 80005ec:	20000190 	.word	0x20000190

080005f0 <EXTI2_TSC_IRQHandler>:
 void EXTI2_TSC_IRQHandler(void) {EXTI->PR |= (1 << 2); if (EXTI_Callbacks[2]) EXTI_Callbacks[2](2);}
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	4b07      	ldr	r3, [pc, #28]	@ (8000614 <EXTI2_TSC_IRQHandler+0x24>)
 80005f6:	695b      	ldr	r3, [r3, #20]
 80005f8:	4a06      	ldr	r2, [pc, #24]	@ (8000614 <EXTI2_TSC_IRQHandler+0x24>)
 80005fa:	f043 0304 	orr.w	r3, r3, #4
 80005fe:	6153      	str	r3, [r2, #20]
 8000600:	4b05      	ldr	r3, [pc, #20]	@ (8000618 <EXTI2_TSC_IRQHandler+0x28>)
 8000602:	689b      	ldr	r3, [r3, #8]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d003      	beq.n	8000610 <EXTI2_TSC_IRQHandler+0x20>
 8000608:	4b03      	ldr	r3, [pc, #12]	@ (8000618 <EXTI2_TSC_IRQHandler+0x28>)
 800060a:	689b      	ldr	r3, [r3, #8]
 800060c:	2002      	movs	r0, #2
 800060e:	4798      	blx	r3
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40010400 	.word	0x40010400
 8000618:	20000190 	.word	0x20000190

0800061c <EXTI3_IRQHandler>:
 void EXTI3_IRQHandler(void) {EXTI->PR |= (1 << 3); if (EXTI_Callbacks[3]) EXTI_Callbacks[3](3);}
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
 8000620:	4b07      	ldr	r3, [pc, #28]	@ (8000640 <EXTI3_IRQHandler+0x24>)
 8000622:	695b      	ldr	r3, [r3, #20]
 8000624:	4a06      	ldr	r2, [pc, #24]	@ (8000640 <EXTI3_IRQHandler+0x24>)
 8000626:	f043 0308 	orr.w	r3, r3, #8
 800062a:	6153      	str	r3, [r2, #20]
 800062c:	4b05      	ldr	r3, [pc, #20]	@ (8000644 <EXTI3_IRQHandler+0x28>)
 800062e:	68db      	ldr	r3, [r3, #12]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d003      	beq.n	800063c <EXTI3_IRQHandler+0x20>
 8000634:	4b03      	ldr	r3, [pc, #12]	@ (8000644 <EXTI3_IRQHandler+0x28>)
 8000636:	68db      	ldr	r3, [r3, #12]
 8000638:	2003      	movs	r0, #3
 800063a:	4798      	blx	r3
 800063c:	bf00      	nop
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40010400 	.word	0x40010400
 8000644:	20000190 	.word	0x20000190

08000648 <EXTI4_IRQHandler>:
 void EXTI4_IRQHandler(void) {EXTI->PR |= (1 << 4); if (EXTI_Callbacks[4]) EXTI_Callbacks[4](4);}
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
 800064c:	4b07      	ldr	r3, [pc, #28]	@ (800066c <EXTI4_IRQHandler+0x24>)
 800064e:	695b      	ldr	r3, [r3, #20]
 8000650:	4a06      	ldr	r2, [pc, #24]	@ (800066c <EXTI4_IRQHandler+0x24>)
 8000652:	f043 0310 	orr.w	r3, r3, #16
 8000656:	6153      	str	r3, [r2, #20]
 8000658:	4b05      	ldr	r3, [pc, #20]	@ (8000670 <EXTI4_IRQHandler+0x28>)
 800065a:	691b      	ldr	r3, [r3, #16]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d003      	beq.n	8000668 <EXTI4_IRQHandler+0x20>
 8000660:	4b03      	ldr	r3, [pc, #12]	@ (8000670 <EXTI4_IRQHandler+0x28>)
 8000662:	691b      	ldr	r3, [r3, #16]
 8000664:	2004      	movs	r0, #4
 8000666:	4798      	blx	r3
 8000668:	bf00      	nop
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40010400 	.word	0x40010400
 8000670:	20000190 	.word	0x20000190

08000674 <EXTI9_5_IRQHandler>:
 //Must find which pin in 5-9 range triggered handler
 void EXTI9_5_IRQHandler(void) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
     for (uint8_t i = 5; i <= 9; i++) {
 800067a:	2305      	movs	r3, #5
 800067c:	71fb      	strb	r3, [r7, #7]
 800067e:	e022      	b.n	80006c6 <EXTI9_5_IRQHandler+0x52>
         if (EXTI->PR & (1 << i)) {
 8000680:	4b15      	ldr	r3, [pc, #84]	@ (80006d8 <EXTI9_5_IRQHandler+0x64>)
 8000682:	695b      	ldr	r3, [r3, #20]
 8000684:	79fa      	ldrb	r2, [r7, #7]
 8000686:	2101      	movs	r1, #1
 8000688:	fa01 f202 	lsl.w	r2, r1, r2
 800068c:	4013      	ands	r3, r2
 800068e:	2b00      	cmp	r3, #0
 8000690:	d016      	beq.n	80006c0 <EXTI9_5_IRQHandler+0x4c>
             EXTI->PR |= (1 << i);  // Clear pending flag
 8000692:	4b11      	ldr	r3, [pc, #68]	@ (80006d8 <EXTI9_5_IRQHandler+0x64>)
 8000694:	695b      	ldr	r3, [r3, #20]
 8000696:	79fa      	ldrb	r2, [r7, #7]
 8000698:	2101      	movs	r1, #1
 800069a:	fa01 f202 	lsl.w	r2, r1, r2
 800069e:	4611      	mov	r1, r2
 80006a0:	4a0d      	ldr	r2, [pc, #52]	@ (80006d8 <EXTI9_5_IRQHandler+0x64>)
 80006a2:	430b      	orrs	r3, r1
 80006a4:	6153      	str	r3, [r2, #20]
             if (EXTI_Callbacks[i]) EXTI_Callbacks[i](i);  // Call user-defined function
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	4a0c      	ldr	r2, [pc, #48]	@ (80006dc <EXTI9_5_IRQHandler+0x68>)
 80006aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d006      	beq.n	80006c0 <EXTI9_5_IRQHandler+0x4c>
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	4a09      	ldr	r2, [pc, #36]	@ (80006dc <EXTI9_5_IRQHandler+0x68>)
 80006b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ba:	79fa      	ldrb	r2, [r7, #7]
 80006bc:	4610      	mov	r0, r2
 80006be:	4798      	blx	r3
     for (uint8_t i = 5; i <= 9; i++) {
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	3301      	adds	r3, #1
 80006c4:	71fb      	strb	r3, [r7, #7]
 80006c6:	79fb      	ldrb	r3, [r7, #7]
 80006c8:	2b09      	cmp	r3, #9
 80006ca:	d9d9      	bls.n	8000680 <EXTI9_5_IRQHandler+0xc>
         }
     }
 }
 80006cc:	bf00      	nop
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40010400 	.word	0x40010400
 80006dc:	20000190 	.word	0x20000190

080006e0 <EXTI15_10_IRQHandler>:

 void EXTI15_10_IRQHandler(void) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
     for (uint8_t i = 10; i <= 15; i++) {
 80006e6:	230a      	movs	r3, #10
 80006e8:	71fb      	strb	r3, [r7, #7]
 80006ea:	e022      	b.n	8000732 <EXTI15_10_IRQHandler+0x52>
         if (EXTI->PR & (1 << i)) {
 80006ec:	4b15      	ldr	r3, [pc, #84]	@ (8000744 <EXTI15_10_IRQHandler+0x64>)
 80006ee:	695b      	ldr	r3, [r3, #20]
 80006f0:	79fa      	ldrb	r2, [r7, #7]
 80006f2:	2101      	movs	r1, #1
 80006f4:	fa01 f202 	lsl.w	r2, r1, r2
 80006f8:	4013      	ands	r3, r2
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d016      	beq.n	800072c <EXTI15_10_IRQHandler+0x4c>
             EXTI->PR |= (1 << i);  // Clear pending flag
 80006fe:	4b11      	ldr	r3, [pc, #68]	@ (8000744 <EXTI15_10_IRQHandler+0x64>)
 8000700:	695b      	ldr	r3, [r3, #20]
 8000702:	79fa      	ldrb	r2, [r7, #7]
 8000704:	2101      	movs	r1, #1
 8000706:	fa01 f202 	lsl.w	r2, r1, r2
 800070a:	4611      	mov	r1, r2
 800070c:	4a0d      	ldr	r2, [pc, #52]	@ (8000744 <EXTI15_10_IRQHandler+0x64>)
 800070e:	430b      	orrs	r3, r1
 8000710:	6153      	str	r3, [r2, #20]
             if (EXTI_Callbacks[i]) EXTI_Callbacks[i](i);  // Call user-defined function
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	4a0c      	ldr	r2, [pc, #48]	@ (8000748 <EXTI15_10_IRQHandler+0x68>)
 8000716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d006      	beq.n	800072c <EXTI15_10_IRQHandler+0x4c>
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	4a09      	ldr	r2, [pc, #36]	@ (8000748 <EXTI15_10_IRQHandler+0x68>)
 8000722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000726:	79fa      	ldrb	r2, [r7, #7]
 8000728:	4610      	mov	r0, r2
 800072a:	4798      	blx	r3
     for (uint8_t i = 10; i <= 15; i++) {
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	3301      	adds	r3, #1
 8000730:	71fb      	strb	r3, [r7, #7]
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b0f      	cmp	r3, #15
 8000736:	d9d9      	bls.n	80006ec <EXTI15_10_IRQHandler+0xc>
         }
     }
 }
 8000738:	bf00      	nop
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40010400 	.word	0x40010400
 8000748:	20000190 	.word	0x20000190

0800074c <enable_interupt>:



 void enable_interupt(GPIO *port_pt, uint8_t pin_index,
 					trigger_type trigger, uint8_t priority,
 					void (*interupt_handler)(uint8_t pin_index)){
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	4608      	mov	r0, r1
 8000756:	4611      	mov	r1, r2
 8000758:	461a      	mov	r2, r3
 800075a:	4603      	mov	r3, r0
 800075c:	70fb      	strb	r3, [r7, #3]
 800075e:	460b      	mov	r3, r1
 8000760:	70bb      	strb	r3, [r7, #2]
 8000762:	4613      	mov	r3, r2
 8000764:	707b      	strb	r3, [r7, #1]

 	//Link interupt_handler function to appropriate EXTI_Callback
 	EXTI_Callbacks[pin_index] = interupt_handler;
 8000766:	78fb      	ldrb	r3, [r7, #3]
 8000768:	493b      	ldr	r1, [pc, #236]	@ (8000858 <enable_interupt+0x10c>)
 800076a:	69ba      	ldr	r2, [r7, #24]
 800076c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000770:	b672      	cpsid	i
}
 8000772:	bf00      	nop
 	// Disable the interrupts while messing around with the settings
 	//  otherwise can lead to strange behaviour
 	__disable_irq();

 	// Enable the system configuration controller (SYSCFG in RCC)
 	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000774:	4b39      	ldr	r3, [pc, #228]	@ (800085c <enable_interupt+0x110>)
 8000776:	699b      	ldr	r3, [r3, #24]
 8000778:	4a38      	ldr	r2, [pc, #224]	@ (800085c <enable_interupt+0x110>)
 800077a:	f043 0301 	orr.w	r3, r3, #1
 800077e:	6193      	str	r3, [r2, #24]

 	//Tell pin-0 multiplexer to target selected-port (PORT_IND)

 	//If pin 0-3 or 12-15 :

 	uint32_t exticr_shift = 4 * (pin_index % 4);
 8000780:	78fb      	ldrb	r3, [r7, #3]
 8000782:	f003 0303 	and.w	r3, r3, #3
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	60fb      	str	r3, [r7, #12]
 	SYSCFG->EXTICR[pin_index / 4] &= ~(0xF << exticr_shift); // clear old bits
 800078a:	4a35      	ldr	r2, [pc, #212]	@ (8000860 <enable_interupt+0x114>)
 800078c:	78fb      	ldrb	r3, [r7, #3]
 800078e:	089b      	lsrs	r3, r3, #2
 8000790:	b2d8      	uxtb	r0, r3
 8000792:	4603      	mov	r3, r0
 8000794:	3302      	adds	r3, #2
 8000796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800079a:	210f      	movs	r1, #15
 800079c:	68fa      	ldr	r2, [r7, #12]
 800079e:	fa01 f202 	lsl.w	r2, r1, r2
 80007a2:	43d2      	mvns	r2, r2
 80007a4:	492e      	ldr	r1, [pc, #184]	@ (8000860 <enable_interupt+0x114>)
 80007a6:	401a      	ands	r2, r3
 80007a8:	1c83      	adds	r3, r0, #2
 80007aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 	SYSCFG->EXTICR[pin_index / 4] |= (port_pt->PORT_IND << exticr_shift); // set new bits
 80007ae:	4a2c      	ldr	r2, [pc, #176]	@ (8000860 <enable_interupt+0x114>)
 80007b0:	78fb      	ldrb	r3, [r7, #3]
 80007b2:	089b      	lsrs	r3, r3, #2
 80007b4:	b2d8      	uxtb	r0, r3
 80007b6:	4603      	mov	r3, r0
 80007b8:	3302      	adds	r3, #2
 80007ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	7812      	ldrb	r2, [r2, #0]
 80007c2:	4611      	mov	r1, r2
 80007c4:	68fa      	ldr	r2, [r7, #12]
 80007c6:	fa01 f202 	lsl.w	r2, r1, r2
 80007ca:	4925      	ldr	r1, [pc, #148]	@ (8000860 <enable_interupt+0x114>)
 80007cc:	431a      	orrs	r2, r3
 80007ce:	1c83      	adds	r3, r0, #2
 80007d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

 	//  Select interrupt on rising/falling edge (pins are consecutive bits)
 	if (trigger==RISING_EDGE){
 80007d4:	78bb      	ldrb	r3, [r7, #2]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d10a      	bne.n	80007f0 <enable_interupt+0xa4>
 		//Set rising-edge
 		EXTI->RTSR |= (1 << pin_index);
 80007da:	4b22      	ldr	r3, [pc, #136]	@ (8000864 <enable_interupt+0x118>)
 80007dc:	689b      	ldr	r3, [r3, #8]
 80007de:	78fa      	ldrb	r2, [r7, #3]
 80007e0:	2101      	movs	r1, #1
 80007e2:	fa01 f202 	lsl.w	r2, r1, r2
 80007e6:	4611      	mov	r1, r2
 80007e8:	4a1e      	ldr	r2, [pc, #120]	@ (8000864 <enable_interupt+0x118>)
 80007ea:	430b      	orrs	r3, r1
 80007ec:	6093      	str	r3, [r2, #8]
 80007ee:	e009      	b.n	8000804 <enable_interupt+0xb8>
 	} else{
 		//Set falling-edge
 		EXTI->FTSR |= (1 << pin_index);
 80007f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000864 <enable_interupt+0x118>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	78fa      	ldrb	r2, [r7, #3]
 80007f6:	2101      	movs	r1, #1
 80007f8:	fa01 f202 	lsl.w	r2, r1, r2
 80007fc:	4611      	mov	r1, r2
 80007fe:	4a19      	ldr	r2, [pc, #100]	@ (8000864 <enable_interupt+0x118>)
 8000800:	430b      	orrs	r3, r1
 8000802:	60d3      	str	r3, [r2, #12]
 	}


 	// set the interrupt from EXTI line x as 'not masked' - as in, enable it.
 	EXTI->IMR |= (1 << pin_index);
 8000804:	4b17      	ldr	r3, [pc, #92]	@ (8000864 <enable_interupt+0x118>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	78fa      	ldrb	r2, [r7, #3]
 800080a:	2101      	movs	r1, #1
 800080c:	fa01 f202 	lsl.w	r2, r1, r2
 8000810:	4611      	mov	r1, r2
 8000812:	4a14      	ldr	r2, [pc, #80]	@ (8000864 <enable_interupt+0x118>)
 8000814:	430b      	orrs	r3, r1
 8000816:	6013      	str	r3, [r2, #0]

 	// Tell the NVIC module that EXTIx interrupts should be handled

 	//Pins 0-4 have a seperate request-num (from 6-10),
 	//pins 5-9 are all at 23, and pins 10-15 are at 40
 	uint8_t req_num = (pin_index <= 4) ? (6 + pin_index) :
 8000818:	78fb      	ldrb	r3, [r7, #3]
 800081a:	2b04      	cmp	r3, #4
 800081c:	d803      	bhi.n	8000826 <enable_interupt+0xda>
 800081e:	78fb      	ldrb	r3, [r7, #3]
 8000820:	3306      	adds	r3, #6
 8000822:	b2db      	uxtb	r3, r3
 8000824:	e005      	b.n	8000832 <enable_interupt+0xe6>
 8000826:	78fb      	ldrb	r3, [r7, #3]
 8000828:	2b09      	cmp	r3, #9
 800082a:	d801      	bhi.n	8000830 <enable_interupt+0xe4>
 800082c:	2317      	movs	r3, #23
 800082e:	e000      	b.n	8000832 <enable_interupt+0xe6>
 8000830:	2328      	movs	r3, #40	@ 0x28
 8000832:	72fb      	strb	r3, [r7, #11]
 					  (pin_index <= 9) ? 23 : 40;

 	NVIC_SetPriority(req_num, priority);  // Set Priority
 8000834:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000838:	787a      	ldrb	r2, [r7, #1]
 800083a:	4611      	mov	r1, r2
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff fd45 	bl	80002cc <__NVIC_SetPriority>
 	NVIC_EnableIRQ(req_num);
 8000842:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff fd22 	bl	8000290 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800084c:	b662      	cpsie	i
}
 800084e:	bf00      	nop

 	// Re-enable all interrupts (now that we are finished)
 	__enable_irq();

 }
 8000850:	bf00      	nop
 8000852:	3710      	adds	r7, #16
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000190 	.word	0x20000190
 800085c:	40021000 	.word	0x40021000
 8000860:	40010000 	.word	0x40010000
 8000864:	40010400 	.word	0x40010400

08000868 <transmit_game_state>:
// Track which touchpads have been used (true = used, false = available)
bool touchpad_used[6] = {false, false, false, false, false, false};
bool touch_enabled = true;
// =================================== Game Functions ====================================
// Prints via UART game state
void transmit_game_state() {
 8000868:	b580      	push	{r7, lr}
 800086a:	b090      	sub	sp, #64	@ 0x40
 800086c:	af00      	add	r7, sp, #0
    char buffer[64];
    sprintf(buffer, "DIGS REMAINING:%d TREASURES:%d\r\n\n", game.digs_remaining, game.items_left_to_find);
 800086e:	4b08      	ldr	r3, [pc, #32]	@ (8000890 <transmit_game_state+0x28>)
 8000870:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000872:	4b07      	ldr	r3, [pc, #28]	@ (8000890 <transmit_game_state+0x28>)
 8000874:	69db      	ldr	r3, [r3, #28]
 8000876:	4638      	mov	r0, r7
 8000878:	4906      	ldr	r1, [pc, #24]	@ (8000894 <transmit_game_state+0x2c>)
 800087a:	f004 f8cf 	bl	8004a1c <siprintf>
    serial_output_string(buffer, &USART1_PORT);
 800087e:	463b      	mov	r3, r7
 8000880:	4905      	ldr	r1, [pc, #20]	@ (8000898 <transmit_game_state+0x30>)
 8000882:	4618      	mov	r0, r3
 8000884:	f001 f843 	bl	800190e <serial_output_string>
}
 8000888:	bf00      	nop
 800088a:	3740      	adds	r7, #64	@ 0x40
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000008 	.word	0x20000008
 8000894:	08005218 	.word	0x08005218
 8000898:	20000064 	.word	0x20000064

0800089c <fn_a>:

// Timer callback
static void fn_a(const TimerSel sel, GameState *game) {
 800089c:	b580      	push	{r7, lr}
 800089e:	b092      	sub	sp, #72	@ 0x48
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	6039      	str	r1, [r7, #0]
 80008a6:	71fb      	strb	r3, [r7, #7]
	game->game_time_remaining = game->game_time_remaining - 1;
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ac:	1e5a      	subs	r2, r3, #1
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    char buffer[64];
    sprintf(buffer, "TIME REMAINING:%d\r\n", game->game_time_remaining);
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008b6:	f107 0308 	add.w	r3, r7, #8
 80008ba:	4907      	ldr	r1, [pc, #28]	@ (80008d8 <fn_a+0x3c>)
 80008bc:	4618      	mov	r0, r3
 80008be:	f004 f8ad 	bl	8004a1c <siprintf>
    serial_output_string(buffer, &USART1_PORT);
 80008c2:	f107 0308 	add.w	r3, r7, #8
 80008c6:	4905      	ldr	r1, [pc, #20]	@ (80008dc <fn_a+0x40>)
 80008c8:	4618      	mov	r0, r3
 80008ca:	f001 f820 	bl	800190e <serial_output_string>
}
 80008ce:	bf00      	nop
 80008d0:	3748      	adds	r7, #72	@ 0x48
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	0800523c 	.word	0x0800523c
 80008dc:	20000064 	.word	0x20000064

080008e0 <reset_touchpads>:

// Add this function to reset all touchpads (for game start)
void reset_touchpads(void) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
    // Reset tracking array
    for (int i = 0; i < 6; i++) {
 80008e6:	2300      	movs	r3, #0
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	e007      	b.n	80008fc <reset_touchpads+0x1c>
        touchpad_used[i] = false;
 80008ec:	4a1a      	ldr	r2, [pc, #104]	@ (8000958 <reset_touchpads+0x78>)
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	4413      	add	r3, r2
 80008f2:	2200      	movs	r2, #0
 80008f4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 6; i++) {
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	3301      	adds	r3, #1
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	2b05      	cmp	r3, #5
 8000900:	ddf4      	ble.n	80008ec <reset_touchpads+0xc>
    }

    // Re-enable all touchpad interrupts
    static const uint8_t touch_pins[6] = {7, 6, 5, 4, 3, 13};
    for (int i = 0; i < 6; i++) {
 8000902:	2300      	movs	r3, #0
 8000904:	60bb      	str	r3, [r7, #8]
 8000906:	e01b      	b.n	8000940 <reset_touchpads+0x60>
        uint8_t pin_num = touch_pins[i];
 8000908:	4a14      	ldr	r2, [pc, #80]	@ (800095c <reset_touchpads+0x7c>)
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	4413      	add	r3, r2
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	71fb      	strb	r3, [r7, #7]
        EXTI->IMR |= (1 << pin_num);   // Unmask (enable) the interrupt
 8000912:	4b13      	ldr	r3, [pc, #76]	@ (8000960 <reset_touchpads+0x80>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	79fa      	ldrb	r2, [r7, #7]
 8000918:	2101      	movs	r1, #1
 800091a:	fa01 f202 	lsl.w	r2, r1, r2
 800091e:	4611      	mov	r1, r2
 8000920:	4a0f      	ldr	r2, [pc, #60]	@ (8000960 <reset_touchpads+0x80>)
 8000922:	430b      	orrs	r3, r1
 8000924:	6013      	str	r3, [r2, #0]
        EXTI->PR |= (1 << pin_num);    // Clear any pending interrupt
 8000926:	4b0e      	ldr	r3, [pc, #56]	@ (8000960 <reset_touchpads+0x80>)
 8000928:	695b      	ldr	r3, [r3, #20]
 800092a:	79fa      	ldrb	r2, [r7, #7]
 800092c:	2101      	movs	r1, #1
 800092e:	fa01 f202 	lsl.w	r2, r1, r2
 8000932:	4611      	mov	r1, r2
 8000934:	4a0a      	ldr	r2, [pc, #40]	@ (8000960 <reset_touchpads+0x80>)
 8000936:	430b      	orrs	r3, r1
 8000938:	6153      	str	r3, [r2, #20]
    for (int i = 0; i < 6; i++) {
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	3301      	adds	r3, #1
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	2b05      	cmp	r3, #5
 8000944:	dde0      	ble.n	8000908 <reset_touchpads+0x28>
    }

    serial_output_string("All touchpads re-enabled\r\n", &USART1_PORT);
 8000946:	4907      	ldr	r1, [pc, #28]	@ (8000964 <reset_touchpads+0x84>)
 8000948:	4807      	ldr	r0, [pc, #28]	@ (8000968 <reset_touchpads+0x88>)
 800094a:	f000 ffe0 	bl	800190e <serial_output_string>
}
 800094e:	bf00      	nop
 8000950:	3710      	adds	r7, #16
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	200002b4 	.word	0x200002b4
 800095c:	08005648 	.word	0x08005648
 8000960:	40010400 	.word	0x40010400
 8000964:	20000064 	.word	0x20000064
 8000968:	08005250 	.word	0x08005250

0800096c <disable_touchpad>:

// Add this function to disable a specific touchpad
void disable_touchpad(uint8_t touchpad_index) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b094      	sub	sp, #80	@ 0x50
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	71fb      	strb	r3, [r7, #7]
    if (touchpad_index < 6) {
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	2b05      	cmp	r3, #5
 800097a:	d830      	bhi.n	80009de <disable_touchpad+0x72>
        touchpad_used[touchpad_index] = true;
 800097c:	79fb      	ldrb	r3, [r7, #7]
 800097e:	4a1a      	ldr	r2, [pc, #104]	@ (80009e8 <disable_touchpad+0x7c>)
 8000980:	2101      	movs	r1, #1
 8000982:	54d1      	strb	r1, [r2, r3]

        // Map touchpad index to actual pin numbers
        static const uint8_t touch_pins[6] = {7, 6, 5, 4, 3, 13}; // PB7, PB6, PB5, PB4, PB3, PB13
        uint8_t pin_num = touch_pins[touchpad_index];
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	4a19      	ldr	r2, [pc, #100]	@ (80009ec <disable_touchpad+0x80>)
 8000988:	5cd3      	ldrb	r3, [r2, r3]
 800098a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

        // Disable the interrupt for this specific pin
        EXTI->IMR &= ~(1 << pin_num);  // Mask (disable) the interrupt
 800098e:	4b18      	ldr	r3, [pc, #96]	@ (80009f0 <disable_touchpad+0x84>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8000996:	2101      	movs	r1, #1
 8000998:	fa01 f202 	lsl.w	r2, r1, r2
 800099c:	43d2      	mvns	r2, r2
 800099e:	4611      	mov	r1, r2
 80009a0:	4a13      	ldr	r2, [pc, #76]	@ (80009f0 <disable_touchpad+0x84>)
 80009a2:	400b      	ands	r3, r1
 80009a4:	6013      	str	r3, [r2, #0]
        EXTI->PR |= (1 << pin_num);    // Clear any pending interrupt
 80009a6:	4b12      	ldr	r3, [pc, #72]	@ (80009f0 <disable_touchpad+0x84>)
 80009a8:	695b      	ldr	r3, [r3, #20]
 80009aa:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80009ae:	2101      	movs	r1, #1
 80009b0:	fa01 f202 	lsl.w	r2, r1, r2
 80009b4:	4611      	mov	r1, r2
 80009b6:	4a0e      	ldr	r2, [pc, #56]	@ (80009f0 <disable_touchpad+0x84>)
 80009b8:	430b      	orrs	r3, r1
 80009ba:	6153      	str	r3, [r2, #20]

        char buffer[64];
        sprintf(buffer, "Touchpad %d (PB%d) disabled - already used\r\n", touch_pins[touchpad_index], pin_num);
 80009bc:	79fb      	ldrb	r3, [r7, #7]
 80009be:	4a0b      	ldr	r2, [pc, #44]	@ (80009ec <disable_touchpad+0x80>)
 80009c0:	5cd3      	ldrb	r3, [r2, r3]
 80009c2:	461a      	mov	r2, r3
 80009c4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80009c8:	f107 000c 	add.w	r0, r7, #12
 80009cc:	4909      	ldr	r1, [pc, #36]	@ (80009f4 <disable_touchpad+0x88>)
 80009ce:	f004 f825 	bl	8004a1c <siprintf>
        serial_output_string(buffer, &USART1_PORT);
 80009d2:	f107 030c 	add.w	r3, r7, #12
 80009d6:	4908      	ldr	r1, [pc, #32]	@ (80009f8 <disable_touchpad+0x8c>)
 80009d8:	4618      	mov	r0, r3
 80009da:	f000 ff98 	bl	800190e <serial_output_string>
    }
}
 80009de:	bf00      	nop
 80009e0:	3750      	adds	r7, #80	@ 0x50
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200002b4 	.word	0x200002b4
 80009ec:	08005650 	.word	0x08005650
 80009f0:	40010400 	.word	0x40010400
 80009f4:	0800526c 	.word	0x0800526c
 80009f8:	20000064 	.word	0x20000064

080009fc <start_game>:

// --- Start Game Signal (from USART or button) ---
void start_game(GameState *game) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
	// Restart game state
    game->game_over = 0;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2200      	movs	r2, #0
 8000a08:	631a      	str	r2, [r3, #48]	@ 0x30
    game->game_time_remaining = 240;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	22f0      	movs	r2, #240	@ 0xf0
 8000a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
    game->digs_remaining = 4;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2204      	movs	r2, #4
 8000a14:	625a      	str	r2, [r3, #36]	@ 0x24

    int count = 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 6; i++) {
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	613b      	str	r3, [r7, #16]
 8000a1e:	e00b      	b.n	8000a38 <start_game+0x3c>
        if (game->correct_servos[i] != 0) {
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d002      	beq.n	8000a32 <start_game+0x36>
            count++;
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 6; i++) {
 8000a32:	693b      	ldr	r3, [r7, #16]
 8000a34:	3301      	adds	r3, #1
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	2b05      	cmp	r3, #5
 8000a3c:	ddf0      	ble.n	8000a20 <start_game+0x24>
        }
    }
    game->total_items_to_find = count;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	697a      	ldr	r2, [r7, #20]
 8000a42:	635a      	str	r2, [r3, #52]	@ 0x34
    game->items_left_to_find = game->total_items_to_find; // Initialize based on actual treasures
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	61da      	str	r2, [r3, #28]

    // Calibrate: Set all servos to 0
    for (uint8_t servoId = 1; servoId <= 6; servoId++)
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	73fb      	strb	r3, [r7, #15]
 8000a50:	e007      	b.n	8000a62 <start_game+0x66>
    {
      SetServoAngle(servoId, 0);
 8000a52:	7bfb      	ldrb	r3, [r7, #15]
 8000a54:	2100      	movs	r1, #0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f000 f8f2 	bl	8000c40 <SetServoAngle>
    for (uint8_t servoId = 1; servoId <= 6; servoId++)
 8000a5c:	7bfb      	ldrb	r3, [r7, #15]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	73fb      	strb	r3, [r7, #15]
 8000a62:	7bfb      	ldrb	r3, [r7, #15]
 8000a64:	2b06      	cmp	r3, #6
 8000a66:	d9f4      	bls.n	8000a52 <start_game+0x56>
    }

    reset_touchpads();
 8000a68:	f7ff ff3a 	bl	80008e0 <reset_touchpads>

    // Init game timer
    timer_init();
 8000a6c:	f001 f994 	bl	8001d98 <timer_init>
    const TimerSel tim_a = TIMER_SEL_7;
 8000a70:	2304      	movs	r3, #4
 8000a72:	73bb      	strb	r3, [r7, #14]
    timer_prescaler_set(tim_a, 11999);
 8000a74:	7bbb      	ldrb	r3, [r7, #14]
 8000a76:	f642 61df 	movw	r1, #11999	@ 0x2edf
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f001 fa70 	bl	8001f60 <timer_prescaler_set>
    timer_period_set(tim_a, 3999);
 8000a80:	7bbb      	ldrb	r3, [r7, #14]
 8000a82:	f640 719f 	movw	r1, #3999	@ 0xf9f
 8000a86:	4618      	mov	r0, r3
 8000a88:	f001 fa46 	bl	8001f18 <timer_period_set>
    timer_silent_set(tim_a, false);
 8000a8c:	7bbb      	ldrb	r3, [r7, #14]
 8000a8e:	2100      	movs	r1, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f001 fa27 	bl	8001ee4 <timer_silent_set>
    timer_recur_set(tim_a, true);
 8000a96:	7bbb      	ldrb	r3, [r7, #14]
 8000a98:	2101      	movs	r1, #1
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f001 faa4 	bl	8001fe8 <timer_recur_set>
    timer_callback_set(tim_a, &fn_a);
 8000aa0:	7bbb      	ldrb	r3, [r7, #14]
 8000aa2:	4909      	ldr	r1, [pc, #36]	@ (8000ac8 <start_game+0xcc>)
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f001 fb23 	bl	80020f0 <timer_callback_set>
    timer_enable_set(tim_a, true);
 8000aaa:	7bbb      	ldrb	r3, [r7, #14]
 8000aac:	2101      	movs	r1, #1
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f001 f9d4 	bl	8001e5c <timer_enable_set>

    serial_output_string("Game Started\r\n\n", &USART1_PORT);
 8000ab4:	4905      	ldr	r1, [pc, #20]	@ (8000acc <start_game+0xd0>)
 8000ab6:	4806      	ldr	r0, [pc, #24]	@ (8000ad0 <start_game+0xd4>)
 8000ab8:	f000 ff29 	bl	800190e <serial_output_string>

    transmit_game_state();
 8000abc:	f7ff fed4 	bl	8000868 <transmit_game_state>

}
 8000ac0:	bf00      	nop
 8000ac2:	3718      	adds	r7, #24
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	0800089d 	.word	0x0800089d
 8000acc:	20000064 	.word	0x20000064
 8000ad0:	0800529c 	.word	0x0800529c

08000ad4 <check_game_over>:

//Check for game over conditions
uint8_t check_game_over(GameState *game) {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b084      	sub	sp, #16
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
    if (game->digs_remaining == 0 || game->game_time_remaining == 1 || game->items_left_to_find == 0) {
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d007      	beq.n	8000af4 <check_game_over+0x20>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d003      	beq.n	8000af4 <check_game_over+0x20>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	69db      	ldr	r3, [r3, #28]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d11d      	bne.n	8000b30 <check_game_over+0x5c>
  	    const TimerSel tim_a = TIMER_SEL_7;
 8000af4:	2304      	movs	r3, #4
 8000af6:	73fb      	strb	r3, [r7, #15]

  	    if (game->items_left_to_find == 0) {
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	69db      	ldr	r3, [r3, #28]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d109      	bne.n	8000b14 <check_game_over+0x40>
      	  	timer_enable_set(tim_a, false);
 8000b00:	7bfb      	ldrb	r3, [r7, #15]
 8000b02:	2100      	movs	r1, #0
 8000b04:	4618      	mov	r0, r3
 8000b06:	f001 f9a9 	bl	8001e5c <timer_enable_set>

      		serial_output_string((char *) "You Win!\n", &USART1_PORT);
 8000b0a:	490c      	ldr	r1, [pc, #48]	@ (8000b3c <check_game_over+0x68>)
 8000b0c:	480c      	ldr	r0, [pc, #48]	@ (8000b40 <check_game_over+0x6c>)
 8000b0e:	f000 fefe 	bl	800190e <serial_output_string>
 8000b12:	e008      	b.n	8000b26 <check_game_over+0x52>

      	}
      	else {
      	  	timer_enable_set(tim_a, false);
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
 8000b16:	2100      	movs	r1, #0
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 f99f 	bl	8001e5c <timer_enable_set>

      		serial_output_string((char *) "Game Over\n", &USART1_PORT);
 8000b1e:	4907      	ldr	r1, [pc, #28]	@ (8000b3c <check_game_over+0x68>)
 8000b20:	4808      	ldr	r0, [pc, #32]	@ (8000b44 <check_game_over+0x70>)
 8000b22:	f000 fef4 	bl	800190e <serial_output_string>
      	}

        game->game_over = 1;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2201      	movs	r2, #1
 8000b2a:	631a      	str	r2, [r3, #48]	@ 0x30
        return 1;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	e000      	b.n	8000b32 <check_game_over+0x5e>
    }
    return 0;
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3710      	adds	r7, #16
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000064 	.word	0x20000064
 8000b40:	080052ac 	.word	0x080052ac
 8000b44:	080052b8 	.word	0x080052b8

08000b48 <handle_touch>:


// =================================== Callback Functions ===================================

// Each EXTI handler calls this with the corresponding pin number
void handle_touch(uint8_t pad) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b094      	sub	sp, #80	@ 0x50
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	71fb      	strb	r3, [r7, #7]
	if (touch_enabled){
 8000b52:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd0 <handle_touch+0x88>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d037      	beq.n	8000bca <handle_touch+0x82>
		// Map pin number to touchpad index
		static const uint8_t touch_pins[6] = {7, 6, 5, 4, 3, 13}; // PB7, PB6, PB5, PB4, PB3, PB13
		uint8_t touchpad_index = 255; // Invalid index
 8000b5a:	23ff      	movs	r3, #255	@ 0xff
 8000b5c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

		for (uint8_t i = 0; i < 6; i++) {
 8000b60:	2300      	movs	r3, #0
 8000b62:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000b66:	e010      	b.n	8000b8a <handle_touch+0x42>
			if (pad == touch_pins[i]) {
 8000b68:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b6c:	4a19      	ldr	r2, [pc, #100]	@ (8000bd4 <handle_touch+0x8c>)
 8000b6e:	5cd3      	ldrb	r3, [r2, r3]
 8000b70:	79fa      	ldrb	r2, [r7, #7]
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d104      	bne.n	8000b80 <handle_touch+0x38>
				touchpad_index = i;
 8000b76:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b7a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				break;
 8000b7e:	e008      	b.n	8000b92 <handle_touch+0x4a>
		for (uint8_t i = 0; i < 6; i++) {
 8000b80:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b84:	3301      	adds	r3, #1
 8000b86:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8000b8a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8000b8e:	2b05      	cmp	r3, #5
 8000b90:	d9ea      	bls.n	8000b68 <handle_touch+0x20>
			}
		}

		// Check if this touchpad has already been used
		if (touchpad_index < 6 && touchpad_used[touchpad_index]) {
 8000b92:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000b96:	2b05      	cmp	r3, #5
 8000b98:	d814      	bhi.n	8000bc4 <handle_touch+0x7c>
 8000b9a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000b9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd8 <handle_touch+0x90>)
 8000ba0:	5cd3      	ldrb	r3, [r2, r3]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d00e      	beq.n	8000bc4 <handle_touch+0x7c>
			char buffer[64];
			sprintf(buffer, "Touchpad %d already used - ignoring\r\n", touchpad_index);
 8000ba6:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8000baa:	f107 030c 	add.w	r3, r7, #12
 8000bae:	490b      	ldr	r1, [pc, #44]	@ (8000bdc <handle_touch+0x94>)
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f003 ff33 	bl	8004a1c <siprintf>
			serial_output_string(buffer, &USART1_PORT);
 8000bb6:	f107 030c 	add.w	r3, r7, #12
 8000bba:	4909      	ldr	r1, [pc, #36]	@ (8000be0 <handle_touch+0x98>)
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 fea6 	bl	800190e <serial_output_string>
 8000bc2:	e002      	b.n	8000bca <handle_touch+0x82>
			return; // Ignore this touch
		}

		// If we get here, the touchpad is valid and hasn't been used
		triggers.touchpad_pressed = pad;
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	4a07      	ldr	r2, [pc, #28]	@ (8000be4 <handle_touch+0x9c>)
 8000bc8:	6013      	str	r3, [r2, #0]
	}
}
 8000bca:	3750      	adds	r7, #80	@ 0x50
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000060 	.word	0x20000060
 8000bd4:	08005658 	.word	0x08005658
 8000bd8:	200002b4 	.word	0x200002b4
 8000bdc:	080052c4 	.word	0x080052c4
 8000be0:	20000064 	.word	0x20000064
 8000be4:	20000040 	.word	0x20000040

08000be8 <output_callback>:

// Transmit callback
void output_callback() {
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
	return;
 8000bec:	bf00      	nop
}
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
	...

08000bf8 <input_callback>:

// Receive callback
void input_callback(char *data, uint32_t len) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
	// Check for game start input
	char compare[] = "game start";
 8000c02:	4a0d      	ldr	r2, [pc, #52]	@ (8000c38 <input_callback+0x40>)
 8000c04:	f107 0308 	add.w	r3, r7, #8
 8000c08:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c0a:	c303      	stmia	r3!, {r0, r1}
 8000c0c:	801a      	strh	r2, [r3, #0]
 8000c0e:	3302      	adds	r3, #2
 8000c10:	0c12      	lsrs	r2, r2, #16
 8000c12:	701a      	strb	r2, [r3, #0]
	uint16_t test = strcmp(data, compare);
 8000c14:	f107 0308 	add.w	r3, r7, #8
 8000c18:	4619      	mov	r1, r3
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f7ff fad8 	bl	80001d0 <strcmp>
 8000c20:	4603      	mov	r3, r0
 8000c22:	82fb      	strh	r3, [r7, #22]
	if (!test) {
 8000c24:	8afb      	ldrh	r3, [r7, #22]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d102      	bne.n	8000c30 <input_callback+0x38>
		start_game(&game);
 8000c2a:	4804      	ldr	r0, [pc, #16]	@ (8000c3c <input_callback+0x44>)
 8000c2c:	f7ff fee6 	bl	80009fc <start_game>
	}
}
 8000c30:	bf00      	nop
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	080052ec 	.word	0x080052ec
 8000c3c:	20000008 	.word	0x20000008

08000c40 <SetServoAngle>:

void SetServoAngle(uint8_t servoId, uint16_t angle)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b094      	sub	sp, #80	@ 0x50
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	460a      	mov	r2, r1
 8000c4a:	71fb      	strb	r3, [r7, #7]
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	80bb      	strh	r3, [r7, #4]
  if (angle > 180) angle = 180;
 8000c50:	88bb      	ldrh	r3, [r7, #4]
 8000c52:	2bb4      	cmp	r3, #180	@ 0xb4
 8000c54:	d901      	bls.n	8000c5a <SetServoAngle+0x1a>
 8000c56:	23b4      	movs	r3, #180	@ 0xb4
 8000c58:	80bb      	strh	r3, [r7, #4]
  uint32_t pulse = PWM_MIN_PULSE + (angle * (PWM_MAX_PULSE - PWM_MIN_PULSE) / 180);
 8000c5a:	88bb      	ldrh	r3, [r7, #4]
 8000c5c:	22c8      	movs	r2, #200	@ 0xc8
 8000c5e:	fb02 f303 	mul.w	r3, r2, r3
 8000c62:	4a26      	ldr	r2, [pc, #152]	@ (8000cfc <SetServoAngle+0xbc>)
 8000c64:	fb82 1203 	smull	r1, r2, r2, r3
 8000c68:	441a      	add	r2, r3
 8000c6a:	11d2      	asrs	r2, r2, #7
 8000c6c:	17db      	asrs	r3, r3, #31
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	3332      	adds	r3, #50	@ 0x32
 8000c72:	64fb      	str	r3, [r7, #76]	@ 0x4c

  switch (servoId)
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	3b01      	subs	r3, #1
 8000c78:	2b05      	cmp	r3, #5
 8000c7a:	d82d      	bhi.n	8000cd8 <SetServoAngle+0x98>
 8000c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000c84 <SetServoAngle+0x44>)
 8000c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c82:	bf00      	nop
 8000c84:	08000c9d 	.word	0x08000c9d
 8000c88:	08000ca7 	.word	0x08000ca7
 8000c8c:	08000cb1 	.word	0x08000cb1
 8000c90:	08000cbb 	.word	0x08000cbb
 8000c94:	08000cc5 	.word	0x08000cc5
 8000c98:	08000ccf 	.word	0x08000ccf
  {
    case 1: __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse); break; // PE2
 8000c9c:	4b18      	ldr	r3, [pc, #96]	@ (8000d00 <SetServoAngle+0xc0>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000ca2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ca4:	e019      	b.n	8000cda <SetServoAngle+0x9a>
    case 2: __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse); break; // PE3
 8000ca6:	4b16      	ldr	r3, [pc, #88]	@ (8000d00 <SetServoAngle+0xc0>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000cac:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cae:	e014      	b.n	8000cda <SetServoAngle+0x9a>
    case 3: __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse); break; // PA0
 8000cb0:	4b14      	ldr	r3, [pc, #80]	@ (8000d04 <SetServoAngle+0xc4>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000cb6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cb8:	e00f      	b.n	8000cda <SetServoAngle+0x9a>
    case 4: __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse); break; // PA1
 8000cba:	4b12      	ldr	r3, [pc, #72]	@ (8000d04 <SetServoAngle+0xc4>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000cc0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cc2:	e00a      	b.n	8000cda <SetServoAngle+0x9a>
    case 5: __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse); break; // PD12
 8000cc4:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <SetServoAngle+0xc8>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000cca:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ccc:	e005      	b.n	8000cda <SetServoAngle+0x9a>
    case 6: __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, pulse); break; // PD13
 8000cce:	4b0e      	ldr	r3, [pc, #56]	@ (8000d08 <SetServoAngle+0xc8>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000cd4:	639a      	str	r2, [r3, #56]	@ 0x38
 8000cd6:	e000      	b.n	8000cda <SetServoAngle+0x9a>
    default: break;
 8000cd8:	bf00      	nop
  }

  // Log action
  char txBuffer[64];
  sprintf(txBuffer, "Setting Servo %d to %d\r\n", servoId, angle);
 8000cda:	79fa      	ldrb	r2, [r7, #7]
 8000cdc:	88bb      	ldrh	r3, [r7, #4]
 8000cde:	f107 000c 	add.w	r0, r7, #12
 8000ce2:	490a      	ldr	r1, [pc, #40]	@ (8000d0c <SetServoAngle+0xcc>)
 8000ce4:	f003 fe9a 	bl	8004a1c <siprintf>
  serial_output_string(txBuffer, &USART1_PORT);
 8000ce8:	f107 030c 	add.w	r3, r7, #12
 8000cec:	4908      	ldr	r1, [pc, #32]	@ (8000d10 <SetServoAngle+0xd0>)
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f000 fe0d 	bl	800190e <serial_output_string>
}
 8000cf4:	bf00      	nop
 8000cf6:	3750      	adds	r7, #80	@ 0x50
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	b60b60b7 	.word	0xb60b60b7
 8000d00:	2000021c 	.word	0x2000021c
 8000d04:	200001d0 	.word	0x200001d0
 8000d08:	20000268 	.word	0x20000268
 8000d0c:	080052f8 	.word	0x080052f8
 8000d10:	20000064 	.word	0x20000064

08000d14 <dig_used>:
      SetServoAngle(servoId, angle);
    }
  }
}

void dig_used(uint8_t servoId) {
 8000d14:	b590      	push	{r4, r7, lr}
 8000d16:	b0a7      	sub	sp, #156	@ 0x9c
 8000d18:	af02      	add	r7, sp, #8
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	71fb      	strb	r3, [r7, #7]
    // This is a scaffolding function.
    // It's called when the active servo is fully opened via potentiometer control.
    char buffer[128];

    if (game.game_over || game.digs_remaining == 0) {
 8000d1e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e0c <dig_used+0xf8>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d103      	bne.n	8000d2e <dig_used+0x1a>
 8000d26:	4b39      	ldr	r3, [pc, #228]	@ (8000e0c <dig_used+0xf8>)
 8000d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d10d      	bne.n	8000d4a <dig_used+0x36>
        sprintf(buffer, "Dig attempt on servo %d, but game is over or no digs left.\r\n", servoId);
 8000d2e:	79fa      	ldrb	r2, [r7, #7]
 8000d30:	f107 030c 	add.w	r3, r7, #12
 8000d34:	4936      	ldr	r1, [pc, #216]	@ (8000e10 <dig_used+0xfc>)
 8000d36:	4618      	mov	r0, r3
 8000d38:	f003 fe70 	bl	8004a1c <siprintf>
        serial_output_string(buffer, &USART1_PORT);
 8000d3c:	f107 030c 	add.w	r3, r7, #12
 8000d40:	4934      	ldr	r1, [pc, #208]	@ (8000e14 <dig_used+0x100>)
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 fde3 	bl	800190e <serial_output_string>
 8000d48:	e05c      	b.n	8000e04 <dig_used+0xf0>
        return;
    }

    // A dig is always consumed when this function is called
    game.digs_taken++;
 8000d4a:	4b30      	ldr	r3, [pc, #192]	@ (8000e0c <dig_used+0xf8>)
 8000d4c:	6a1b      	ldr	r3, [r3, #32]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	4a2e      	ldr	r2, [pc, #184]	@ (8000e0c <dig_used+0xf8>)
 8000d52:	6213      	str	r3, [r2, #32]
    game.digs_remaining--;
 8000d54:	4b2d      	ldr	r3, [pc, #180]	@ (8000e0c <dig_used+0xf8>)
 8000d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d58:	3b01      	subs	r3, #1
 8000d5a:	4a2c      	ldr	r2, [pc, #176]	@ (8000e0c <dig_used+0xf8>)
 8000d5c:	6253      	str	r3, [r2, #36]	@ 0x24

    bool success = false;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    uint8_t treasure_value = 0; // To store the value/type of treasure if found
 8000d64:	2300      	movs	r3, #0
 8000d66:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e

    // Check for treasure - servoId is 1-6, array is 0-5
    if (servoId >= 1 && servoId <= 6) {
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d01d      	beq.n	8000dac <dig_used+0x98>
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	2b06      	cmp	r3, #6
 8000d74:	d81a      	bhi.n	8000dac <dig_used+0x98>
        if (game.correct_servos[servoId - 1] != 0) {
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	3b01      	subs	r3, #1
 8000d7a:	4a24      	ldr	r2, [pc, #144]	@ (8000e0c <dig_used+0xf8>)
 8000d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d013      	beq.n	8000dac <dig_used+0x98>
            success = true;
 8000d84:	2301      	movs	r3, #1
 8000d86:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
            treasure_value = game.correct_servos[servoId - 1];
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	3b01      	subs	r3, #1
 8000d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8000e0c <dig_used+0xf8>)
 8000d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d94:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
            game.items_found++;
 8000d98:	4b1c      	ldr	r3, [pc, #112]	@ (8000e0c <dig_used+0xf8>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	4a1b      	ldr	r2, [pc, #108]	@ (8000e0c <dig_used+0xf8>)
 8000da0:	6193      	str	r3, [r2, #24]
            game.items_left_to_find--;
 8000da2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e0c <dig_used+0xf8>)
 8000da4:	69db      	ldr	r3, [r3, #28]
 8000da6:	3b01      	subs	r3, #1
 8000da8:	4a18      	ldr	r2, [pc, #96]	@ (8000e0c <dig_used+0xf8>)
 8000daa:	61d3      	str	r3, [r2, #28]
            // For now, let's assume a treasure once found cannot be "found" again for points.
            // game.correct_servos[servoId - 1] = 0; // Optional: Prevent re-finding the same treasure
        }
    }

    if (success) {
 8000dac:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d010      	beq.n	8000dd6 <dig_used+0xc2>
        sprintf(buffer, "DIG SUCCESS at Servo %d! Found Treasure (Value: %d). Digs left: %d. Treasures left: %d\r\n",
 8000db4:	79f9      	ldrb	r1, [r7, #7]
 8000db6:	f897 408e 	ldrb.w	r4, [r7, #142]	@ 0x8e
                servoId, treasure_value, game.digs_remaining, game.items_left_to_find);
 8000dba:	4b14      	ldr	r3, [pc, #80]	@ (8000e0c <dig_used+0xf8>)
 8000dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dbe:	4a13      	ldr	r2, [pc, #76]	@ (8000e0c <dig_used+0xf8>)
 8000dc0:	69d2      	ldr	r2, [r2, #28]
        sprintf(buffer, "DIG SUCCESS at Servo %d! Found Treasure (Value: %d). Digs left: %d. Treasures left: %d\r\n",
 8000dc2:	f107 000c 	add.w	r0, r7, #12
 8000dc6:	9201      	str	r2, [sp, #4]
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	4623      	mov	r3, r4
 8000dcc:	460a      	mov	r2, r1
 8000dce:	4912      	ldr	r1, [pc, #72]	@ (8000e18 <dig_used+0x104>)
 8000dd0:	f003 fe24 	bl	8004a1c <siprintf>
 8000dd4:	e00b      	b.n	8000dee <dig_used+0xda>
    } else {
        sprintf(buffer, "DIG FAIL at Servo %d. No treasure. Digs left: %d. Treasures left: %d\r\n",
 8000dd6:	79fa      	ldrb	r2, [r7, #7]
                servoId, game.digs_remaining, game.items_left_to_find);
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <dig_used+0xf8>)
 8000dda:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8000e0c <dig_used+0xf8>)
 8000dde:	69db      	ldr	r3, [r3, #28]
        sprintf(buffer, "DIG FAIL at Servo %d. No treasure. Digs left: %d. Treasures left: %d\r\n",
 8000de0:	f107 000c 	add.w	r0, r7, #12
 8000de4:	9300      	str	r3, [sp, #0]
 8000de6:	460b      	mov	r3, r1
 8000de8:	490c      	ldr	r1, [pc, #48]	@ (8000e1c <dig_used+0x108>)
 8000dea:	f003 fe17 	bl	8004a1c <siprintf>
    }
    serial_output_string(buffer, &USART1_PORT);
 8000dee:	f107 030c 	add.w	r3, r7, #12
 8000df2:	4908      	ldr	r1, [pc, #32]	@ (8000e14 <dig_used+0x100>)
 8000df4:	4618      	mov	r0, r3
 8000df6:	f000 fd8a 	bl	800190e <serial_output_string>

    transmit_game_state(); // Send updated Digs Remaining / Treasures Left
 8000dfa:	f7ff fd35 	bl	8000868 <transmit_game_state>
    check_game_over(&game); // Check if this dig ended the game
 8000dfe:	4803      	ldr	r0, [pc, #12]	@ (8000e0c <dig_used+0xf8>)
 8000e00:	f7ff fe68 	bl	8000ad4 <check_game_over>

    // The old update_game_state function might become redundant or be refactored.
    // For now, its core logic (decrementing digs, updating items) is handled here.
}
 8000e04:	3794      	adds	r7, #148	@ 0x94
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd90      	pop	{r4, r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	0800534c 	.word	0x0800534c
 8000e14:	20000064 	.word	0x20000064
 8000e18:	0800538c 	.word	0x0800538c
 8000e1c:	080053e8 	.word	0x080053e8

08000e20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e20:	b590      	push	{r4, r7, lr}
 8000e22:	b0ab      	sub	sp, #172	@ 0xac
 8000e24:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e26:	f001 f9eb 	bl	8002200 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e2a:	f000 fa53 	bl	80012d4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f000 fbc7 	bl	80015c0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e32:	f000 fa93 	bl	800135c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000e36:	f000 faf7 	bl	8001428 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000e3a:	f000 fb5b 	bl	80014f4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  //HAL_UART_Receive_IT(&huart1, &rx_data, 1);

  // Initialize touch sensors
  GPIO *touch_pads_pb = init_port(B, INPUT, 3, 13); // PB3-PB7, PB13
 8000e3e:	230d      	movs	r3, #13
 8000e40:	2203      	movs	r2, #3
 8000e42:	2100      	movs	r1, #0
 8000e44:	2001      	movs	r0, #1
 8000e46:	f7ff fa85 	bl	8000354 <init_port>
 8000e4a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
  GPIO *trim_pot = init_port(A, ANALOG, 4, 4); // PA4 for trimpot
 8000e4e:	2304      	movs	r3, #4
 8000e50:	2204      	movs	r2, #4
 8000e52:	2102      	movs	r1, #2
 8000e54:	2000      	movs	r0, #0
 8000e56:	f7ff fa7d 	bl	8000354 <init_port>
 8000e5a:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

  // Enable interrupts for touch sensors
  enable_interupt(touch_pads_pb, 3, RISING_EDGE, 0, &handle_touch); // PB3
 8000e5e:	4ba1      	ldr	r3, [pc, #644]	@ (80010e4 <main+0x2c4>)
 8000e60:	9300      	str	r3, [sp, #0]
 8000e62:	2300      	movs	r3, #0
 8000e64:	2200      	movs	r2, #0
 8000e66:	2103      	movs	r1, #3
 8000e68:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000e6c:	f7ff fc6e 	bl	800074c <enable_interupt>
  enable_interupt(touch_pads_pb, 4, RISING_EDGE, 0, &handle_touch); // PB4
 8000e70:	4b9c      	ldr	r3, [pc, #624]	@ (80010e4 <main+0x2c4>)
 8000e72:	9300      	str	r3, [sp, #0]
 8000e74:	2300      	movs	r3, #0
 8000e76:	2200      	movs	r2, #0
 8000e78:	2104      	movs	r1, #4
 8000e7a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000e7e:	f7ff fc65 	bl	800074c <enable_interupt>
  enable_interupt(touch_pads_pb, 5, RISING_EDGE, 0, &handle_touch); // PB5
 8000e82:	4b98      	ldr	r3, [pc, #608]	@ (80010e4 <main+0x2c4>)
 8000e84:	9300      	str	r3, [sp, #0]
 8000e86:	2300      	movs	r3, #0
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2105      	movs	r1, #5
 8000e8c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000e90:	f7ff fc5c 	bl	800074c <enable_interupt>
  enable_interupt(touch_pads_pb, 6, RISING_EDGE, 0, &handle_touch); // PB6
 8000e94:	4b93      	ldr	r3, [pc, #588]	@ (80010e4 <main+0x2c4>)
 8000e96:	9300      	str	r3, [sp, #0]
 8000e98:	2300      	movs	r3, #0
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2106      	movs	r1, #6
 8000e9e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000ea2:	f7ff fc53 	bl	800074c <enable_interupt>
  enable_interupt(touch_pads_pb, 7, RISING_EDGE, 0, &handle_touch); // PB7
 8000ea6:	4b8f      	ldr	r3, [pc, #572]	@ (80010e4 <main+0x2c4>)
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	2200      	movs	r2, #0
 8000eae:	2107      	movs	r1, #7
 8000eb0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000eb4:	f7ff fc4a 	bl	800074c <enable_interupt>
  enable_interupt(touch_pads_pb, 13, RISING_EDGE, 0, &handle_touch); // PB13
 8000eb8:	4b8a      	ldr	r3, [pc, #552]	@ (80010e4 <main+0x2c4>)
 8000eba:	9300      	str	r3, [sp, #0]
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	210d      	movs	r1, #13
 8000ec2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8000ec6:	f7ff fc41 	bl	800074c <enable_interupt>

  // Initialize servos: Start PWM
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // Servo 1: PE2
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4886      	ldr	r0, [pc, #536]	@ (80010e8 <main+0x2c8>)
 8000ece:	f002 fec3 	bl	8003c58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // Servo 2: PE3
 8000ed2:	2104      	movs	r1, #4
 8000ed4:	4884      	ldr	r0, [pc, #528]	@ (80010e8 <main+0x2c8>)
 8000ed6:	f002 febf 	bl	8003c58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // Servo 3: PA0
 8000eda:	2100      	movs	r1, #0
 8000edc:	4883      	ldr	r0, [pc, #524]	@ (80010ec <main+0x2cc>)
 8000ede:	f002 febb 	bl	8003c58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // Servo 4: PA1
 8000ee2:	2104      	movs	r1, #4
 8000ee4:	4881      	ldr	r0, [pc, #516]	@ (80010ec <main+0x2cc>)
 8000ee6:	f002 feb7 	bl	8003c58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // Servo 5: PD12
 8000eea:	2100      	movs	r1, #0
 8000eec:	4880      	ldr	r0, [pc, #512]	@ (80010f0 <main+0x2d0>)
 8000eee:	f002 feb3 	bl	8003c58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); // Servo 6: PD13
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	487e      	ldr	r0, [pc, #504]	@ (80010f0 <main+0x2d0>)
 8000ef6:	f002 feaf 	bl	8003c58 <HAL_TIM_PWM_Start>

  // Serial Init
  serial_initialise(115200, &USART1_PORT, &output_callback, &input_callback);
 8000efa:	4b7e      	ldr	r3, [pc, #504]	@ (80010f4 <main+0x2d4>)
 8000efc:	4a7e      	ldr	r2, [pc, #504]	@ (80010f8 <main+0x2d8>)
 8000efe:	497f      	ldr	r1, [pc, #508]	@ (80010fc <main+0x2dc>)
 8000f00:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8000f04:	f000 fc86 	bl	8001814 <serial_initialise>

  enable_interrupts(&USART1_PORT);
 8000f08:	487c      	ldr	r0, [pc, #496]	@ (80010fc <main+0x2dc>)
 8000f0a:	f000 fd23 	bl	8001954 <enable_interrupts>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // Potentiometer reading - moved up for general access if needed, specifically for new logic
    uint16_t pot_raw_value;
    read_pins_analog(trim_pot, &pot_raw_value);
 8000f0e:	f107 0382 	add.w	r3, r7, #130	@ 0x82
 8000f12:	4619      	mov	r1, r3
 8000f14:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000f18:	f7ff fae0 	bl	80004dc <read_pins_analog>

	  // Wait for game start
	  if (game.game_over) {
 8000f1c:	4b78      	ldr	r3, [pc, #480]	@ (8001100 <main+0x2e0>)
 8000f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d015      	beq.n	8000f50 <main+0x130>
        // Reset active mode state if game ends/restarts
        isActiveMode = false;
 8000f24:	4b77      	ldr	r3, [pc, #476]	@ (8001104 <main+0x2e4>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	701a      	strb	r2, [r3, #0]
        activeServoId = 0;
 8000f2a:	4b77      	ldr	r3, [pc, #476]	@ (8001108 <main+0x2e8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
        servoFullyOpened = false;
 8000f30:	4b76      	ldr	r3, [pc, #472]	@ (800110c <main+0x2ec>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	701a      	strb	r2, [r3, #0]
        servoFullyClosed = false;
 8000f36:	4b76      	ldr	r3, [pc, #472]	@ (8001110 <main+0x2f0>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	701a      	strb	r2, [r3, #0]
        activeTouchpadPin = 0;
 8000f3c:	4b75      	ldr	r3, [pc, #468]	@ (8001114 <main+0x2f4>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]
        armed_touchpad_pin = 0; // Reset armed pin
 8000f42:	4b75      	ldr	r3, [pc, #468]	@ (8001118 <main+0x2f8>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]
        touch_enabled = true; // Ensure touches are re-enabled
 8000f48:	4b74      	ldr	r3, [pc, #464]	@ (800111c <main+0x2fc>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
		  continue;
 8000f4e:	e1a6      	b.n	800129e <main+0x47e>
	  }

	  int check = check_game_over(&game);
 8000f50:	486b      	ldr	r0, [pc, #428]	@ (8001100 <main+0x2e0>)
 8000f52:	f7ff fdbf 	bl	8000ad4 <check_game_over>
 8000f56:	4603      	mov	r3, r0
 8000f58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	  if (check == 1) {
 8000f5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d115      	bne.n	8000f90 <main+0x170>
        // Reset active mode state if game ends due to conditions
        isActiveMode = false;
 8000f64:	4b67      	ldr	r3, [pc, #412]	@ (8001104 <main+0x2e4>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	701a      	strb	r2, [r3, #0]
        activeServoId = 0;
 8000f6a:	4b67      	ldr	r3, [pc, #412]	@ (8001108 <main+0x2e8>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	701a      	strb	r2, [r3, #0]
        servoFullyOpened = false;
 8000f70:	4b66      	ldr	r3, [pc, #408]	@ (800110c <main+0x2ec>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	701a      	strb	r2, [r3, #0]
        servoFullyClosed = false;
 8000f76:	4b66      	ldr	r3, [pc, #408]	@ (8001110 <main+0x2f0>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
        activeTouchpadPin = 0;
 8000f7c:	4b65      	ldr	r3, [pc, #404]	@ (8001114 <main+0x2f4>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
        armed_touchpad_pin = 0; // Reset armed pin
 8000f82:	4b65      	ldr	r3, [pc, #404]	@ (8001118 <main+0x2f8>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
        touch_enabled = true;
 8000f88:	4b64      	ldr	r3, [pc, #400]	@ (800111c <main+0x2fc>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	701a      	strb	r2, [r3, #0]
		  continue;
 8000f8e:	e186      	b.n	800129e <main+0x47e>
	  }

    // --- New Trimpot and Touch Interaction Logic ---
    if (!isActiveMode) {
 8000f90:	4b5c      	ldr	r3, [pc, #368]	@ (8001104 <main+0x2e4>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	f083 0301 	eor.w	r3, r3, #1
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	f000 80ce 	beq.w	800113c <main+0x31c>
        touch_enabled = true; // Ensure touches can be registered by ISR
 8000fa0:	4b5e      	ldr	r3, [pc, #376]	@ (800111c <main+0x2fc>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	701a      	strb	r2, [r3, #0]

        if (triggers.touchpad_pressed != -1) { // A new touch event from ISR
 8000fa6:	4b5e      	ldr	r3, [pc, #376]	@ (8001120 <main+0x300>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fae:	d015      	beq.n	8000fdc <main+0x1bc>
            // A touch sensor was pressed. Arm it.
            // This will override any previously armed touchpad if not yet activated.
            armed_touchpad_pin = triggers.touchpad_pressed;
 8000fb0:	4b5b      	ldr	r3, [pc, #364]	@ (8001120 <main+0x300>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	b2da      	uxtb	r2, r3
 8000fb6:	4b58      	ldr	r3, [pc, #352]	@ (8001118 <main+0x2f8>)
 8000fb8:	701a      	strb	r2, [r3, #0]
            char log_buf[80]; // Increased buffer size
            sprintf(log_buf, "Touchpad PB%d armed. Waiting for pot threshold (>%d).", armed_touchpad_pin, POT_ACTIVE_THRESHOLD_RAW);
 8000fba:	4b57      	ldr	r3, [pc, #348]	@ (8001118 <main+0x2f8>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	4638      	mov	r0, r7
 8000fc2:	2332      	movs	r3, #50	@ 0x32
 8000fc4:	4957      	ldr	r1, [pc, #348]	@ (8001124 <main+0x304>)
 8000fc6:	f003 fd29 	bl	8004a1c <siprintf>
            serial_output_string(log_buf, &USART1_PORT);
 8000fca:	463b      	mov	r3, r7
 8000fcc:	494b      	ldr	r1, [pc, #300]	@ (80010fc <main+0x2dc>)
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 fc9d 	bl	800190e <serial_output_string>
            triggers.touchpad_pressed = -1; // Consume the ISR flag
 8000fd4:	4b52      	ldr	r3, [pc, #328]	@ (8001120 <main+0x300>)
 8000fd6:	f04f 32ff 	mov.w	r2, #4294967295
 8000fda:	601a      	str	r2, [r3, #0]
        }

        if (armed_touchpad_pin != 0 && pot_raw_value > POT_ACTIVE_THRESHOLD_RAW) {
 8000fdc:	4b4e      	ldr	r3, [pc, #312]	@ (8001118 <main+0x2f8>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d094      	beq.n	8000f0e <main+0xee>
 8000fe4:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000fe8:	2b32      	cmp	r3, #50	@ 0x32
 8000fea:	d990      	bls.n	8000f0e <main+0xee>
            // An armed touchpad exists AND pot is above threshold. Activate!
            isActiveMode = true;
 8000fec:	4b45      	ldr	r3, [pc, #276]	@ (8001104 <main+0x2e4>)
 8000fee:	2201      	movs	r2, #1
 8000ff0:	701a      	strb	r2, [r3, #0]
            servoFullyOpened = false;
 8000ff2:	4b46      	ldr	r3, [pc, #280]	@ (800110c <main+0x2ec>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]
            servoFullyClosed = false; // Reset these for the new cycle
 8000ff8:	4b45      	ldr	r3, [pc, #276]	@ (8001110 <main+0x2f0>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
            activeTouchpadPin = armed_touchpad_pin; // This is the pin that triggered the mode
 8000ffe:	4b46      	ldr	r3, [pc, #280]	@ (8001118 <main+0x2f8>)
 8001000:	781a      	ldrb	r2, [r3, #0]
 8001002:	4b44      	ldr	r3, [pc, #272]	@ (8001114 <main+0x2f4>)
 8001004:	701a      	strb	r2, [r3, #0]
            armed_touchpad_pin = 0; // Disarm, as it's now active and being processed.
 8001006:	4b44      	ldr	r3, [pc, #272]	@ (8001118 <main+0x2f8>)
 8001008:	2200      	movs	r2, #0
 800100a:	701a      	strb	r2, [r3, #0]

            // Map the pressed pin number to a servo ID (1-6)
            uint8_t touch_index_for_servo_map = 255; // 0-5 index for touch_to_servo_map
 800100c:	23ff      	movs	r3, #255	@ 0xff
 800100e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
            static const uint8_t touch_pins_lookup_table[6] = {7, 6, 5, 4, 3, 13}; // PB7, PB6, PB5, PB4, PB3, PB13
            for (uint8_t i = 0; i < 6; i++) {
 8001012:	2300      	movs	r3, #0
 8001014:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 8001018:	e011      	b.n	800103e <main+0x21e>
                if (activeTouchpadPin == touch_pins_lookup_table[i]) {
 800101a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800101e:	4a42      	ldr	r2, [pc, #264]	@ (8001128 <main+0x308>)
 8001020:	5cd2      	ldrb	r2, [r2, r3]
 8001022:	4b3c      	ldr	r3, [pc, #240]	@ (8001114 <main+0x2f4>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	429a      	cmp	r2, r3
 8001028:	d104      	bne.n	8001034 <main+0x214>
                    touch_index_for_servo_map = i;
 800102a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800102e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                    break;
 8001032:	e008      	b.n	8001046 <main+0x226>
            for (uint8_t i = 0; i < 6; i++) {
 8001034:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8001038:	3301      	adds	r3, #1
 800103a:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 800103e:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8001042:	2b05      	cmp	r3, #5
 8001044:	d9e9      	bls.n	800101a <main+0x1fa>
                }
            }

            if (touch_index_for_servo_map < 6) {
 8001046:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800104a:	2b05      	cmp	r3, #5
 800104c:	d836      	bhi.n	80010bc <main+0x29c>
                activeServoId = touch_to_servo_map[touch_index_for_servo_map]; // Get Servo ID 1-6
 800104e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001052:	4a36      	ldr	r2, [pc, #216]	@ (800112c <main+0x30c>)
 8001054:	5cd2      	ldrb	r2, [r2, r3]
 8001056:	4b2c      	ldr	r3, [pc, #176]	@ (8001108 <main+0x2e8>)
 8001058:	701a      	strb	r2, [r3, #0]
                if (activeServoId >= 1 && activeServoId <= 6) {
 800105a:	4b2b      	ldr	r3, [pc, #172]	@ (8001108 <main+0x2e8>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d021      	beq.n	80010a6 <main+0x286>
 8001062:	4b29      	ldr	r3, [pc, #164]	@ (8001108 <main+0x2e8>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b06      	cmp	r3, #6
 8001068:	d81d      	bhi.n	80010a6 <main+0x286>
                    char log_buffer[128];
                    sprintf(log_buffer, "Activated: Armed PB%d (Servo %d), Pot (%d) > Thresh (%d). Controlling Servo %d.\r\n",
 800106a:	4b2a      	ldr	r3, [pc, #168]	@ (8001114 <main+0x2f4>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	4619      	mov	r1, r3
 8001070:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <main+0x2e8>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	461c      	mov	r4, r3
 8001076:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800107a:	461a      	mov	r2, r3
 800107c:	4b22      	ldr	r3, [pc, #136]	@ (8001108 <main+0x2e8>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	4638      	mov	r0, r7
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	2332      	movs	r3, #50	@ 0x32
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	9200      	str	r2, [sp, #0]
 800108a:	4623      	mov	r3, r4
 800108c:	460a      	mov	r2, r1
 800108e:	4928      	ldr	r1, [pc, #160]	@ (8001130 <main+0x310>)
 8001090:	f003 fcc4 	bl	8004a1c <siprintf>
                            activeTouchpadPin, activeServoId, pot_raw_value, POT_ACTIVE_THRESHOLD_RAW, activeServoId);
                    serial_output_string(log_buffer, &USART1_PORT);
 8001094:	463b      	mov	r3, r7
 8001096:	4919      	ldr	r1, [pc, #100]	@ (80010fc <main+0x2dc>)
 8001098:	4618      	mov	r0, r3
 800109a:	f000 fc38 	bl	800190e <serial_output_string>
                    touch_enabled = false; // Disable further touch processing by ISR while in active mode
 800109e:	4b1f      	ldr	r3, [pc, #124]	@ (800111c <main+0x2fc>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
                if (activeServoId >= 1 && activeServoId <= 6) {
 80010a4:	e0fb      	b.n	800129e <main+0x47e>
                } else {
                    serial_output_string("Error: Mapped to invalid Servo ID. Deactivating armed touch.\r\n", &USART1_PORT);
 80010a6:	4915      	ldr	r1, [pc, #84]	@ (80010fc <main+0x2dc>)
 80010a8:	4822      	ldr	r0, [pc, #136]	@ (8001134 <main+0x314>)
 80010aa:	f000 fc30 	bl	800190e <serial_output_string>
                    isActiveMode = false; // Abort activation
 80010ae:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <main+0x2e4>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	701a      	strb	r2, [r3, #0]
                    activeTouchpadPin = 0; // Clear, was from armed_touchpad_pin which is now 0
 80010b4:	4b17      	ldr	r3, [pc, #92]	@ (8001114 <main+0x2f4>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
 80010ba:	e728      	b.n	8000f0e <main+0xee>
                    // touch_enabled = true; // Will be set true at the start of the next !isActiveMode block
                }
            } else {
                char log_buffer[128]; // Increased buffer size
                sprintf(log_buffer, "Error: Armed touch pin PB%d not found in map. Deactivating armed touch.\r\n", activeTouchpadPin);
 80010bc:	4b15      	ldr	r3, [pc, #84]	@ (8001114 <main+0x2f4>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	461a      	mov	r2, r3
 80010c2:	463b      	mov	r3, r7
 80010c4:	491c      	ldr	r1, [pc, #112]	@ (8001138 <main+0x318>)
 80010c6:	4618      	mov	r0, r3
 80010c8:	f003 fca8 	bl	8004a1c <siprintf>
                serial_output_string(log_buffer, &USART1_PORT);
 80010cc:	463b      	mov	r3, r7
 80010ce:	490b      	ldr	r1, [pc, #44]	@ (80010fc <main+0x2dc>)
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 fc1c 	bl	800190e <serial_output_string>
                isActiveMode = false; // Abort activation
 80010d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001104 <main+0x2e4>)
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]
                activeTouchpadPin = 0;
 80010dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001114 <main+0x2f4>)
 80010de:	2200      	movs	r2, #0
 80010e0:	701a      	strb	r2, [r3, #0]
 80010e2:	e714      	b.n	8000f0e <main+0xee>
 80010e4:	08000b49 	.word	0x08000b49
 80010e8:	2000021c 	.word	0x2000021c
 80010ec:	200001d0 	.word	0x200001d0
 80010f0:	20000268 	.word	0x20000268
 80010f4:	08000bf9 	.word	0x08000bf9
 80010f8:	08000be9 	.word	0x08000be9
 80010fc:	20000064 	.word	0x20000064
 8001100:	20000008 	.word	0x20000008
 8001104:	200002ba 	.word	0x200002ba
 8001108:	200002bb 	.word	0x200002bb
 800110c:	200002bc 	.word	0x200002bc
 8001110:	200002bd 	.word	0x200002bd
 8001114:	200002be 	.word	0x200002be
 8001118:	200002bf 	.word	0x200002bf
 800111c:	20000060 	.word	0x20000060
 8001120:	20000040 	.word	0x20000040
 8001124:	08005430 	.word	0x08005430
 8001128:	08005660 	.word	0x08005660
 800112c:	20000000 	.word	0x20000000
 8001130:	08005468 	.word	0x08005468
 8001134:	080054bc 	.word	0x080054bc
 8001138:	080054fc 	.word	0x080054fc
                // touch_enabled = true;
            }
        }
    } else { // isActiveMode == true
        touch_enabled = false; // Keep touch input disabled for ISR
 800113c:	4b58      	ldr	r3, [pc, #352]	@ (80012a0 <main+0x480>)
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]

        if (activeServoId >= 1 && activeServoId <= 6) {
 8001142:	4b58      	ldr	r3, [pc, #352]	@ (80012a4 <main+0x484>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	f000 809d 	beq.w	8001286 <main+0x466>
 800114c:	4b55      	ldr	r3, [pc, #340]	@ (80012a4 <main+0x484>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b06      	cmp	r3, #6
 8001152:	f200 8098 	bhi.w	8001286 <main+0x466>
            // Map potentiometer value to servo angle (0 to SERVO_TARGET_OPEN_ANGLE)
            uint16_t current_target_angle = (uint16_t)(((float)pot_raw_value * (float)SERVO_TARGET_OPEN_ANGLE) / 0xFFF);
 8001156:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001162:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 80012a8 <main+0x488>
 8001166:	ee27 7a87 	vmul.f32	s14, s15, s14
 800116a:	eddf 6a50 	vldr	s13, [pc, #320]	@ 80012ac <main+0x48c>
 800116e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001176:	ee17 3a90 	vmov	r3, s15
 800117a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
            if (current_target_angle > SERVO_TARGET_OPEN_ANGLE) current_target_angle = SERVO_TARGET_OPEN_ANGLE;
 800117e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001182:	2b5a      	cmp	r3, #90	@ 0x5a
 8001184:	d902      	bls.n	800118c <main+0x36c>
 8001186:	235a      	movs	r3, #90	@ 0x5a
 8001188:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
            // if (current_target_angle < SERVO_TARGET_CLOSED_ANGLE) current_target_angle = SERVO_TARGET_CLOSED_ANGLE; // Pot raw is uint

            SetServoAngle(activeServoId, current_target_angle); // Continuously update servo position
 800118c:	4b45      	ldr	r3, [pc, #276]	@ (80012a4 <main+0x484>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8001194:	4611      	mov	r1, r2
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fd52 	bl	8000c40 <SetServoAngle>

            if (!servoFullyOpened) {
 800119c:	4b44      	ldr	r3, [pc, #272]	@ (80012b0 <main+0x490>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	f083 0301 	eor.w	r3, r3, #1
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d01a      	beq.n	80011e0 <main+0x3c0>
                // Check if servo is considered fully open
                if (current_target_angle >= (SERVO_TARGET_OPEN_ANGLE - SERVO_ANGLE_TOLERANCE)) {
 80011aa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80011ae:	2b56      	cmp	r3, #86	@ 0x56
 80011b0:	d974      	bls.n	800129c <main+0x47c>
                    servoFullyOpened = true;
 80011b2:	4b3f      	ldr	r3, [pc, #252]	@ (80012b0 <main+0x490>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	701a      	strb	r2, [r3, #0]
                    dig_used(activeServoId); // Call the scaffolding function for "dig"
 80011b8:	4b3a      	ldr	r3, [pc, #232]	@ (80012a4 <main+0x484>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fda9 	bl	8000d14 <dig_used>

                    char log_buffer[128];
                    sprintf(log_buffer, "Servo %d fully opened (Angle: %d). Pot-control active. Close fully to finish.\r\n",
 80011c2:	4b38      	ldr	r3, [pc, #224]	@ (80012a4 <main+0x484>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	461a      	mov	r2, r3
 80011c8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80011cc:	4638      	mov	r0, r7
 80011ce:	4939      	ldr	r1, [pc, #228]	@ (80012b4 <main+0x494>)
 80011d0:	f003 fc24 	bl	8004a1c <siprintf>
                            activeServoId, current_target_angle);
                    serial_output_string(log_buffer, &USART1_PORT);
 80011d4:	463b      	mov	r3, r7
 80011d6:	4938      	ldr	r1, [pc, #224]	@ (80012b8 <main+0x498>)
 80011d8:	4618      	mov	r0, r3
 80011da:	f000 fb98 	bl	800190e <serial_output_string>
        if (activeServoId >= 1 && activeServoId <= 6) {
 80011de:	e05d      	b.n	800129c <main+0x47c>
                }
            } else if (!servoFullyClosed) { // servoFullyOpened is true, now waiting for full closure
 80011e0:	4b36      	ldr	r3, [pc, #216]	@ (80012bc <main+0x49c>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	f083 0301 	eor.w	r3, r3, #1
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d056      	beq.n	800129c <main+0x47c>
                // Check if servo is considered fully closed
                if (current_target_angle <= (SERVO_TARGET_CLOSED_ANGLE + SERVO_ANGLE_TOLERANCE)) {
 80011ee:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d852      	bhi.n	800129c <main+0x47c>
                    servoFullyClosed = true;
 80011f6:	4b31      	ldr	r3, [pc, #196]	@ (80012bc <main+0x49c>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	701a      	strb	r2, [r3, #0]
                    // Cycle for this servo is complete
                    char log_buffer[128];
                    sprintf(log_buffer, "Servo %d fully closed (Angle: %d). Cycle complete for touch PB%d.\r\n",
 80011fc:	4b29      	ldr	r3, [pc, #164]	@ (80012a4 <main+0x484>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	4619      	mov	r1, r3
 8001202:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001206:	4a2e      	ldr	r2, [pc, #184]	@ (80012c0 <main+0x4a0>)
 8001208:	7812      	ldrb	r2, [r2, #0]
 800120a:	4638      	mov	r0, r7
 800120c:	9200      	str	r2, [sp, #0]
 800120e:	460a      	mov	r2, r1
 8001210:	492c      	ldr	r1, [pc, #176]	@ (80012c4 <main+0x4a4>)
 8001212:	f003 fc03 	bl	8004a1c <siprintf>
                            activeServoId, current_target_angle, activeTouchpadPin);
                    serial_output_string(log_buffer, &USART1_PORT);
 8001216:	463b      	mov	r3, r7
 8001218:	4927      	ldr	r1, [pc, #156]	@ (80012b8 <main+0x498>)
 800121a:	4618      	mov	r0, r3
 800121c:	f000 fb77 	bl	800190e <serial_output_string>

                    // Disable the touchpad that was used for this cycle
                    uint8_t touchpad_index_to_disable = 255; // 0-5 index for disable_touchpad
 8001220:	23ff      	movs	r3, #255	@ 0xff
 8001222:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    static const uint8_t touch_pins_disable_lookup_table[6] = {7, 6, 5, 4, 3, 13};
                    for (uint8_t i = 0; i < 6; i++) {
 8001226:	2300      	movs	r3, #0
 8001228:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
 800122c:	e011      	b.n	8001252 <main+0x432>
                        if (activeTouchpadPin == touch_pins_disable_lookup_table[i]) {
 800122e:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001232:	4a25      	ldr	r2, [pc, #148]	@ (80012c8 <main+0x4a8>)
 8001234:	5cd2      	ldrb	r2, [r2, r3]
 8001236:	4b22      	ldr	r3, [pc, #136]	@ (80012c0 <main+0x4a0>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	d104      	bne.n	8001248 <main+0x428>
                            touchpad_index_to_disable = i;
 800123e:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001242:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                            break;
 8001246:	e008      	b.n	800125a <main+0x43a>
                    for (uint8_t i = 0; i < 6; i++) {
 8001248:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 800124c:	3301      	adds	r3, #1
 800124e:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
 8001252:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8001256:	2b05      	cmp	r3, #5
 8001258:	d9e9      	bls.n	800122e <main+0x40e>
                        }
                    }
                    if (touchpad_index_to_disable < 6) {
 800125a:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800125e:	2b05      	cmp	r3, #5
 8001260:	d804      	bhi.n	800126c <main+0x44c>
                        disable_touchpad(touchpad_index_to_disable); // disable_touchpad expects 0-5 index
 8001262:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fb80 	bl	800096c <disable_touchpad>
                    }

                    // Reset state for the next interaction
                    isActiveMode = false;
 800126c:	4b17      	ldr	r3, [pc, #92]	@ (80012cc <main+0x4ac>)
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
                    activeServoId = 0; // Clear active servo
 8001272:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <main+0x484>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
                    activeTouchpadPin = 0; // Clear active pin
 8001278:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <main+0x4a0>)
 800127a:	2200      	movs	r2, #0
 800127c:	701a      	strb	r2, [r3, #0]
                    // servoFullyOpened and servoFullyClosed will be reset at the start of the next activation
                    touch_enabled = true; // Re-enable touch processing by ISR
 800127e:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <main+0x480>)
 8001280:	2201      	movs	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
        if (activeServoId >= 1 && activeServoId <= 6) {
 8001284:	e00a      	b.n	800129c <main+0x47c>
                }
            }
        } else {
            // This case should ideally not be reached if logic is sound
            serial_output_string("Error: In active mode with invalid activeServoId. Deactivating.\r\n", &USART1_PORT);
 8001286:	490c      	ldr	r1, [pc, #48]	@ (80012b8 <main+0x498>)
 8001288:	4811      	ldr	r0, [pc, #68]	@ (80012d0 <main+0x4b0>)
 800128a:	f000 fb40 	bl	800190e <serial_output_string>
            isActiveMode = false;
 800128e:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <main+0x4ac>)
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
            touch_enabled = true; // Ensure touches are re-enabled
 8001294:	4b02      	ldr	r3, [pc, #8]	@ (80012a0 <main+0x480>)
 8001296:	2201      	movs	r2, #1
 8001298:	701a      	strb	r2, [r3, #0]
 800129a:	e638      	b.n	8000f0e <main+0xee>
        if (activeServoId >= 1 && activeServoId <= 6) {
 800129c:	bf00      	nop
  {
 800129e:	e636      	b.n	8000f0e <main+0xee>
 80012a0:	20000060 	.word	0x20000060
 80012a4:	200002bb 	.word	0x200002bb
 80012a8:	42b40000 	.word	0x42b40000
 80012ac:	457ff000 	.word	0x457ff000
 80012b0:	200002bc 	.word	0x200002bc
 80012b4:	08005548 	.word	0x08005548
 80012b8:	20000064 	.word	0x20000064
 80012bc:	200002bd 	.word	0x200002bd
 80012c0:	200002be 	.word	0x200002be
 80012c4:	08005598 	.word	0x08005598
 80012c8:	08005668 	.word	0x08005668
 80012cc:	200002ba 	.word	0x200002ba
 80012d0:	080055dc 	.word	0x080055dc

080012d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b090      	sub	sp, #64	@ 0x40
 80012d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012da:	f107 0318 	add.w	r3, r7, #24
 80012de:	2228      	movs	r2, #40	@ 0x28
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f003 fbba 	bl	8004a5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012f6:	2301      	movs	r3, #1
 80012f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80012fa:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80012fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001300:	2300      	movs	r3, #0
 8001302:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001304:	2302      	movs	r3, #2
 8001306:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001308:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800130c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800130e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001312:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001314:	f107 0318 	add.w	r3, r7, #24
 8001318:	4618      	mov	r0, r3
 800131a:	f001 fa37 	bl	800278c <HAL_RCC_OscConfig>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001324:	f000 f9f0 	bl	8001708 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001328:	230f      	movs	r3, #15
 800132a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800132c:	2302      	movs	r3, #2
 800132e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001330:	2300      	movs	r3, #0
 8001332:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001334:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001338:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800133a:	2300      	movs	r3, #0
 800133c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	2101      	movs	r1, #1
 8001342:	4618      	mov	r0, r3
 8001344:	f002 fa60 	bl	8003808 <HAL_RCC_ClockConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800134e:	f000 f9db 	bl	8001708 <Error_Handler>
  }
}
 8001352:	bf00      	nop
 8001354:	3740      	adds	r7, #64	@ 0x40
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	@ 0x28
 8001360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001362:	f107 031c 	add.w	r3, r7, #28
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800136e:	463b      	mov	r3, r7
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
 800137c:	615a      	str	r2, [r3, #20]
 800137e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001380:	4b28      	ldr	r3, [pc, #160]	@ (8001424 <MX_TIM2_Init+0xc8>)
 8001382:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001386:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 479; // 48 MHz / 480 = 100 kHz
 8001388:	4b26      	ldr	r3, [pc, #152]	@ (8001424 <MX_TIM2_Init+0xc8>)
 800138a:	f240 12df 	movw	r2, #479	@ 0x1df
 800138e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001390:	4b24      	ldr	r3, [pc, #144]	@ (8001424 <MX_TIM2_Init+0xc8>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = PWM_PERIOD_TICKS - 1; // 20 ms
 8001396:	4b23      	ldr	r3, [pc, #140]	@ (8001424 <MX_TIM2_Init+0xc8>)
 8001398:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800139c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139e:	4b21      	ldr	r3, [pc, #132]	@ (8001424 <MX_TIM2_Init+0xc8>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001424 <MX_TIM2_Init+0xc8>)
 80013a6:	2280      	movs	r2, #128	@ 0x80
 80013a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013aa:	481e      	ldr	r0, [pc, #120]	@ (8001424 <MX_TIM2_Init+0xc8>)
 80013ac:	f002 fbfc 	bl	8003ba8 <HAL_TIM_PWM_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 80013b6:	f000 f9a7 	bl	8001708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013c2:	f107 031c 	add.w	r3, r7, #28
 80013c6:	4619      	mov	r1, r3
 80013c8:	4816      	ldr	r0, [pc, #88]	@ (8001424 <MX_TIM2_Init+0xc8>)
 80013ca:	f003 f9f1 	bl	80047b0 <HAL_TIMEx_MasterConfigSynchronization>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80013d4:	f000 f998 	bl	8001708 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013d8:	2360      	movs	r3, #96	@ 0x60
 80013da:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013e4:	2300      	movs	r3, #0
 80013e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013e8:	463b      	mov	r3, r7
 80013ea:	2200      	movs	r2, #0
 80013ec:	4619      	mov	r1, r3
 80013ee:	480d      	ldr	r0, [pc, #52]	@ (8001424 <MX_TIM2_Init+0xc8>)
 80013f0:	f002 fd32 	bl	8003e58 <HAL_TIM_PWM_ConfigChannel>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80013fa:	f000 f985 	bl	8001708 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013fe:	463b      	mov	r3, r7
 8001400:	2204      	movs	r2, #4
 8001402:	4619      	mov	r1, r3
 8001404:	4807      	ldr	r0, [pc, #28]	@ (8001424 <MX_TIM2_Init+0xc8>)
 8001406:	f002 fd27 	bl	8003e58 <HAL_TIM_PWM_ConfigChannel>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8001410:	f000 f97a 	bl	8001708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001414:	4803      	ldr	r0, [pc, #12]	@ (8001424 <MX_TIM2_Init+0xc8>)
 8001416:	f000 fba7 	bl	8001b68 <HAL_TIM_MspPostInit>
}
 800141a:	bf00      	nop
 800141c:	3728      	adds	r7, #40	@ 0x28
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200001d0 	.word	0x200001d0

08001428 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08a      	sub	sp, #40	@ 0x28
 800142c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800142e:	f107 031c 	add.w	r3, r7, #28
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800143a:	463b      	mov	r3, r7
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
 8001448:	615a      	str	r2, [r3, #20]
 800144a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800144c:	4b27      	ldr	r3, [pc, #156]	@ (80014ec <MX_TIM3_Init+0xc4>)
 800144e:	4a28      	ldr	r2, [pc, #160]	@ (80014f0 <MX_TIM3_Init+0xc8>)
 8001450:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479; // 48 MHz / 480 = 100 kHz
 8001452:	4b26      	ldr	r3, [pc, #152]	@ (80014ec <MX_TIM3_Init+0xc4>)
 8001454:	f240 12df 	movw	r2, #479	@ 0x1df
 8001458:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145a:	4b24      	ldr	r3, [pc, #144]	@ (80014ec <MX_TIM3_Init+0xc4>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = PWM_PERIOD_TICKS - 1; // 20 ms
 8001460:	4b22      	ldr	r3, [pc, #136]	@ (80014ec <MX_TIM3_Init+0xc4>)
 8001462:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001466:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001468:	4b20      	ldr	r3, [pc, #128]	@ (80014ec <MX_TIM3_Init+0xc4>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800146e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <MX_TIM3_Init+0xc4>)
 8001470:	2280      	movs	r2, #128	@ 0x80
 8001472:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001474:	481d      	ldr	r0, [pc, #116]	@ (80014ec <MX_TIM3_Init+0xc4>)
 8001476:	f002 fb97 	bl	8003ba8 <HAL_TIM_PWM_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8001480:	f000 f942 	bl	8001708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001484:	2300      	movs	r3, #0
 8001486:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001488:	2300      	movs	r3, #0
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800148c:	f107 031c 	add.w	r3, r7, #28
 8001490:	4619      	mov	r1, r3
 8001492:	4816      	ldr	r0, [pc, #88]	@ (80014ec <MX_TIM3_Init+0xc4>)
 8001494:	f003 f98c 	bl	80047b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800149e:	f000 f933 	bl	8001708 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014a2:	2360      	movs	r3, #96	@ 0x60
 80014a4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014a6:	2300      	movs	r3, #0
 80014a8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ae:	2300      	movs	r3, #0
 80014b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014b2:	463b      	mov	r3, r7
 80014b4:	2200      	movs	r2, #0
 80014b6:	4619      	mov	r1, r3
 80014b8:	480c      	ldr	r0, [pc, #48]	@ (80014ec <MX_TIM3_Init+0xc4>)
 80014ba:	f002 fccd 	bl	8003e58 <HAL_TIM_PWM_ConfigChannel>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 80014c4:	f000 f920 	bl	8001708 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014c8:	463b      	mov	r3, r7
 80014ca:	2204      	movs	r2, #4
 80014cc:	4619      	mov	r1, r3
 80014ce:	4807      	ldr	r0, [pc, #28]	@ (80014ec <MX_TIM3_Init+0xc4>)
 80014d0:	f002 fcc2 	bl	8003e58 <HAL_TIM_PWM_ConfigChannel>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 80014da:	f000 f915 	bl	8001708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014de:	4803      	ldr	r0, [pc, #12]	@ (80014ec <MX_TIM3_Init+0xc4>)
 80014e0:	f000 fb42 	bl	8001b68 <HAL_TIM_MspPostInit>
}
 80014e4:	bf00      	nop
 80014e6:	3728      	adds	r7, #40	@ 0x28
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	2000021c 	.word	0x2000021c
 80014f0:	40000400 	.word	0x40000400

080014f4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08a      	sub	sp, #40	@ 0x28
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_Init 0 */
  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014fa:	f107 031c 	add.w	r3, r7, #28
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001506:	463b      	mov	r3, r7
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]
 8001512:	611a      	str	r2, [r3, #16]
 8001514:	615a      	str	r2, [r3, #20]
 8001516:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */
  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001518:	4b27      	ldr	r3, [pc, #156]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 800151a:	4a28      	ldr	r2, [pc, #160]	@ (80015bc <MX_TIM4_Init+0xc8>)
 800151c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 479; // 48 MHz / 480 = 100 kHz
 800151e:	4b26      	ldr	r3, [pc, #152]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 8001520:	f240 12df 	movw	r2, #479	@ 0x1df
 8001524:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001526:	4b24      	ldr	r3, [pc, #144]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = PWM_PERIOD_TICKS - 1; // 20 ms
 800152c:	4b22      	ldr	r3, [pc, #136]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 800152e:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001532:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001534:	4b20      	ldr	r3, [pc, #128]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 8001536:	2200      	movs	r2, #0
 8001538:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800153a:	4b1f      	ldr	r3, [pc, #124]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 800153c:	2280      	movs	r2, #128	@ 0x80
 800153e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001540:	481d      	ldr	r0, [pc, #116]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 8001542:	f002 fb31 	bl	8003ba8 <HAL_TIM_PWM_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
 800154c:	f000 f8dc 	bl	8001708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001550:	2300      	movs	r3, #0
 8001552:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001554:	2300      	movs	r3, #0
 8001556:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001558:	f107 031c 	add.w	r3, r7, #28
 800155c:	4619      	mov	r1, r3
 800155e:	4816      	ldr	r0, [pc, #88]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 8001560:	f003 f926 	bl	80047b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 800156a:	f000 f8cd 	bl	8001708 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800156e:	2360      	movs	r3, #96	@ 0x60
 8001570:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800157e:	463b      	mov	r3, r7
 8001580:	2200      	movs	r2, #0
 8001582:	4619      	mov	r1, r3
 8001584:	480c      	ldr	r0, [pc, #48]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 8001586:	f002 fc67 	bl	8003e58 <HAL_TIM_PWM_ConfigChannel>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 8001590:	f000 f8ba 	bl	8001708 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001594:	463b      	mov	r3, r7
 8001596:	2204      	movs	r2, #4
 8001598:	4619      	mov	r1, r3
 800159a:	4807      	ldr	r0, [pc, #28]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 800159c:	f002 fc5c 	bl	8003e58 <HAL_TIM_PWM_ConfigChannel>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 80015a6:	f000 f8af 	bl	8001708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80015aa:	4803      	ldr	r0, [pc, #12]	@ (80015b8 <MX_TIM4_Init+0xc4>)
 80015ac:	f000 fadc 	bl	8001b68 <HAL_TIM_MspPostInit>
}
 80015b0:	bf00      	nop
 80015b2:	3728      	adds	r7, #40	@ 0x28
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000268 	.word	0x20000268
 80015bc:	40000800 	.word	0x40000800

080015c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	@ 0x28
 80015c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c6:	f107 0314 	add.w	r3, r7, #20
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	60da      	str	r2, [r3, #12]
 80015d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d6:	4b47      	ldr	r3, [pc, #284]	@ (80016f4 <MX_GPIO_Init+0x134>)
 80015d8:	695b      	ldr	r3, [r3, #20]
 80015da:	4a46      	ldr	r2, [pc, #280]	@ (80016f4 <MX_GPIO_Init+0x134>)
 80015dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015e0:	6153      	str	r3, [r2, #20]
 80015e2:	4b44      	ldr	r3, [pc, #272]	@ (80016f4 <MX_GPIO_Init+0x134>)
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ee:	4b41      	ldr	r3, [pc, #260]	@ (80016f4 <MX_GPIO_Init+0x134>)
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	4a40      	ldr	r2, [pc, #256]	@ (80016f4 <MX_GPIO_Init+0x134>)
 80015f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015f8:	6153      	str	r3, [r2, #20]
 80015fa:	4b3e      	ldr	r3, [pc, #248]	@ (80016f4 <MX_GPIO_Init+0x134>)
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001606:	4b3b      	ldr	r3, [pc, #236]	@ (80016f4 <MX_GPIO_Init+0x134>)
 8001608:	695b      	ldr	r3, [r3, #20]
 800160a:	4a3a      	ldr	r2, [pc, #232]	@ (80016f4 <MX_GPIO_Init+0x134>)
 800160c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001610:	6153      	str	r3, [r2, #20]
 8001612:	4b38      	ldr	r3, [pc, #224]	@ (80016f4 <MX_GPIO_Init+0x134>)
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800161a:	60bb      	str	r3, [r7, #8]
 800161c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800161e:	4b35      	ldr	r3, [pc, #212]	@ (80016f4 <MX_GPIO_Init+0x134>)
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	4a34      	ldr	r2, [pc, #208]	@ (80016f4 <MX_GPIO_Init+0x134>)
 8001624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001628:	6153      	str	r3, [r2, #20]
 800162a:	4b32      	ldr	r3, [pc, #200]	@ (80016f4 <MX_GPIO_Init+0x134>)
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001636:	4b2f      	ldr	r3, [pc, #188]	@ (80016f4 <MX_GPIO_Init+0x134>)
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	4a2e      	ldr	r2, [pc, #184]	@ (80016f4 <MX_GPIO_Init+0x134>)
 800163c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001640:	6153      	str	r3, [r2, #20]
 8001642:	4b2c      	ldr	r3, [pc, #176]	@ (80016f4 <MX_GPIO_Init+0x134>)
 8001644:	695b      	ldr	r3, [r3, #20]
 8001646:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800164a:	603b      	str	r3, [r7, #0]
 800164c:	683b      	ldr	r3, [r7, #0]

  /* Configure PB3-PB7, PB13 for touch sensors */
  GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_13;
 800164e:	f242 03f8 	movw	r3, #8440	@ 0x20f8
 8001652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001654:	2300      	movs	r3, #0
 8001656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN; // Ensure low when not touched
 8001658:	2302      	movs	r3, #2
 800165a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165c:	f107 0314 	add.w	r3, r7, #20
 8001660:	4619      	mov	r1, r3
 8001662:	4825      	ldr	r0, [pc, #148]	@ (80016f8 <MX_GPIO_Init+0x138>)
 8001664:	f000 ff18 	bl	8002498 <HAL_GPIO_Init>

  /* Configure PC4 (TX), PC5 (RX) for USART1 */
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8001668:	2330      	movs	r3, #48	@ 0x30
 800166a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166c:	2302      	movs	r3, #2
 800166e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001670:	2300      	movs	r3, #0
 8001672:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001674:	2303      	movs	r3, #3
 8001676:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001678:	2307      	movs	r3, #7
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	4619      	mov	r1, r3
 8001682:	481e      	ldr	r0, [pc, #120]	@ (80016fc <MX_GPIO_Init+0x13c>)
 8001684:	f000 ff08 	bl	8002498 <HAL_GPIO_Init>

  /* Configure PA0, PA1 for TIM2_CH1-2 (Servos 3-4) */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001688:	2303      	movs	r3, #3
 800168a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168c:	2302      	movs	r3, #2
 800168e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001694:	2300      	movs	r3, #0
 8001696:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001698:	2301      	movs	r3, #1
 800169a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	4619      	mov	r1, r3
 80016a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016a6:	f000 fef7 	bl	8002498 <HAL_GPIO_Init>

  /* Configure PE2, PE3 for TIM3_CH1-2 (Servos 1-2) */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 80016aa:	230c      	movs	r3, #12
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ae:	2302      	movs	r3, #2
 80016b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016ba:	2302      	movs	r3, #2
 80016bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	4619      	mov	r1, r3
 80016c4:	480e      	ldr	r0, [pc, #56]	@ (8001700 <MX_GPIO_Init+0x140>)
 80016c6:	f000 fee7 	bl	8002498 <HAL_GPIO_Init>

  /* Configure PD12, PD13 for TIM4_CH1-2 (Servos 5-6) */
  GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 80016ca:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d0:	2302      	movs	r3, #2
 80016d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	2300      	movs	r3, #0
 80016da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80016dc:	2302      	movs	r3, #2
 80016de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	4619      	mov	r1, r3
 80016e6:	4807      	ldr	r0, [pc, #28]	@ (8001704 <MX_GPIO_Init+0x144>)
 80016e8:	f000 fed6 	bl	8002498 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80016ec:	bf00      	nop
 80016ee:	3728      	adds	r7, #40	@ 0x28
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40021000 	.word	0x40021000
 80016f8:	48000400 	.word	0x48000400
 80016fc:	48000800 	.word	0x48000800
 8001700:	48001000 	.word	0x48001000
 8001704:	48000c00 	.word	0x48000c00

08001708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800170c:	b672      	cpsid	i
}
 800170e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <Error_Handler+0x8>

08001714 <__NVIC_EnableIRQ>:
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	2b00      	cmp	r3, #0
 8001724:	db0b      	blt.n	800173e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	f003 021f 	and.w	r2, r3, #31
 800172c:	4907      	ldr	r1, [pc, #28]	@ (800174c <__NVIC_EnableIRQ+0x38>)
 800172e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001732:	095b      	lsrs	r3, r3, #5
 8001734:	2001      	movs	r0, #1
 8001736:	fa00 f202 	lsl.w	r2, r0, r2
 800173a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000e100 	.word	0xe000e100

08001750 <__NVIC_SetPriority>:
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	6039      	str	r1, [r7, #0]
 800175a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800175c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001760:	2b00      	cmp	r3, #0
 8001762:	db0a      	blt.n	800177a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	b2da      	uxtb	r2, r3
 8001768:	490c      	ldr	r1, [pc, #48]	@ (800179c <__NVIC_SetPriority+0x4c>)
 800176a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176e:	0112      	lsls	r2, r2, #4
 8001770:	b2d2      	uxtb	r2, r2
 8001772:	440b      	add	r3, r1
 8001774:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001778:	e00a      	b.n	8001790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	b2da      	uxtb	r2, r3
 800177e:	4908      	ldr	r1, [pc, #32]	@ (80017a0 <__NVIC_SetPriority+0x50>)
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	f003 030f 	and.w	r3, r3, #15
 8001786:	3b04      	subs	r3, #4
 8001788:	0112      	lsls	r2, r2, #4
 800178a:	b2d2      	uxtb	r2, r2
 800178c:	440b      	add	r3, r1
 800178e:	761a      	strb	r2, [r3, #24]
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	e000e100 	.word	0xe000e100
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <calculate_brr>:
};



// Calculate baud rate register value based on system clock
static uint32_t calculate_brr(uint32_t baud_rate, uint32_t pclk_freq) {
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
    return (pclk_freq + (baud_rate / 2)) / baud_rate;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	085a      	lsrs	r2, r3, #1
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	441a      	add	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80017bc:	4618      	mov	r0, r3
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr

080017c8 <get_pclk_freq>:

// Get the appropriate peripheral clock frequency
static uint32_t get_pclk_freq(uint8_t bus) {
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
    // For STM32F303, we need to check the actual clock configuration
    uint32_t sysclk = 8000000; // Default HSI frequency
 80017d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001808 <get_pclk_freq+0x40>)
 80017d4:	60fb      	str	r3, [r7, #12]

    // Check if HSE or PLL is being used (simplified)
    if (RCC->CFGR & RCC_CFGR_SWS_PLL) {
 80017d6:	4b0d      	ldr	r3, [pc, #52]	@ (800180c <get_pclk_freq+0x44>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f003 0308 	and.w	r3, r3, #8
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d002      	beq.n	80017e8 <get_pclk_freq+0x20>
        // PLL is active - typical configuration might be 72MHz
        sysclk = 48000000;
 80017e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <get_pclk_freq+0x48>)
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	e007      	b.n	80017f8 <get_pclk_freq+0x30>
    } else if (RCC->CFGR & RCC_CFGR_SWS_HSE) {
 80017e8:	4b08      	ldr	r3, [pc, #32]	@ (800180c <get_pclk_freq+0x44>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f003 0304 	and.w	r3, r3, #4
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <get_pclk_freq+0x30>
        // HSE is active - typically 8MHz external crystal
        sysclk = 8000000;
 80017f4:	4b04      	ldr	r3, [pc, #16]	@ (8001808 <get_pclk_freq+0x40>)
 80017f6:	60fb      	str	r3, [r7, #12]
    }

    return sysclk;
 80017f8:	68fb      	ldr	r3, [r7, #12]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3714      	adds	r7, #20
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	007a1200 	.word	0x007a1200
 800180c:	40021000 	.word	0x40021000
 8001810:	02dc6c00 	.word	0x02dc6c00

08001814 <serial_initialise>:
		0x00 						// default function pointer is NULL
};


// InitialiseSerial - Initialise the serial port // Input: baud_rate is from an enumerated set
void serial_initialise(uint32_t baud_rate, SerialPort *serial_port, void (*output_callback_function)(void), void (*input_callback_function)(char *, uint32_t)) {
 8001814:	b590      	push	{r4, r7, lr}
 8001816:	b087      	sub	sp, #28
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
 8001820:	603b      	str	r3, [r7, #0]

	serial_port->output_callback = output_callback_function;
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	625a      	str	r2, [r3, #36]	@ 0x24
	serial_port->receive_callback = input_callback_function;
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	629a      	str	r2, [r3, #40]	@ 0x28

	// Enable clock power, system configuration clock and GPIOC
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800182e:	4b2a      	ldr	r3, [pc, #168]	@ (80018d8 <serial_initialise+0xc4>)
 8001830:	69db      	ldr	r3, [r3, #28]
 8001832:	4a29      	ldr	r2, [pc, #164]	@ (80018d8 <serial_initialise+0xc4>)
 8001834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001838:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800183a:	4b27      	ldr	r3, [pc, #156]	@ (80018d8 <serial_initialise+0xc4>)
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	4a26      	ldr	r2, [pc, #152]	@ (80018d8 <serial_initialise+0xc4>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6193      	str	r3, [r2, #24]

	// Enable the GPIO which is on the AHB bus
	RCC->AHBENR |= serial_port->MaskAHBENR;
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	691a      	ldr	r2, [r3, #16]
 800184a:	4b23      	ldr	r3, [pc, #140]	@ (80018d8 <serial_initialise+0xc4>)
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	4922      	ldr	r1, [pc, #136]	@ (80018d8 <serial_initialise+0xc4>)
 8001850:	4313      	orrs	r3, r2
 8001852:	614b      	str	r3, [r1, #20]

	// Set pin mode to alternate function for the specific GPIO pins
	serial_port->GPIO->MODER = serial_port->SerialPinModeValue;
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	68ba      	ldr	r2, [r7, #8]
 800185a:	6952      	ldr	r2, [r2, #20]
 800185c:	601a      	str	r2, [r3, #0]

	// Enable high speed clock for specific GPIO pins
	serial_port->GPIO->OSPEEDR = serial_port->SerialPinSpeedValue;
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	68ba      	ldr	r2, [r7, #8]
 8001864:	6992      	ldr	r2, [r2, #24]
 8001866:	609a      	str	r2, [r3, #8]

	// Set alternate function to enable USART to external pins
	serial_port->GPIO->AFR[0] |= serial_port->SerialPinAlternatePinValueLow;
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	69d9      	ldr	r1, [r3, #28]
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	6a1a      	ldr	r2, [r3, #32]
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	430a      	orrs	r2, r1
 8001878:	621a      	str	r2, [r3, #32]
	serial_port->GPIO->AFR[1] |= serial_port->SerialPinAlternatePinValueHigh;
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	6a19      	ldr	r1, [r3, #32]
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	430a      	orrs	r2, r1
 800188a:	625a      	str	r2, [r3, #36]	@ 0x24

	// Enable the device based on the bits defined in the serial port definition
	RCC->APB1ENR |= serial_port->MaskAPB1ENR;
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	68da      	ldr	r2, [r3, #12]
 8001890:	4b11      	ldr	r3, [pc, #68]	@ (80018d8 <serial_initialise+0xc4>)
 8001892:	69db      	ldr	r3, [r3, #28]
 8001894:	4910      	ldr	r1, [pc, #64]	@ (80018d8 <serial_initialise+0xc4>)
 8001896:	4313      	orrs	r3, r2
 8001898:	61cb      	str	r3, [r1, #28]
	RCC->APB2ENR |= serial_port->MaskAPB2ENR;
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	689a      	ldr	r2, [r3, #8]
 800189e:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <serial_initialise+0xc4>)
 80018a0:	699b      	ldr	r3, [r3, #24]
 80018a2:	490d      	ldr	r1, [pc, #52]	@ (80018d8 <serial_initialise+0xc4>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	618b      	str	r3, [r1, #24]


	// Get a pointer to the 16 bits of the BRR register that we want to change
    uint32_t pclk = get_pclk_freq(2);
 80018a8:	2002      	movs	r0, #2
 80018aa:	f7ff ff8d 	bl	80017c8 <get_pclk_freq>
 80018ae:	6178      	str	r0, [r7, #20]
    serial_port->UART->BRR = calculate_brr(baud_rate, pclk);
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	681c      	ldr	r4, [r3, #0]
 80018b4:	6979      	ldr	r1, [r7, #20]
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f7ff ff74 	bl	80017a4 <calculate_brr>
 80018bc:	4603      	mov	r3, r0
 80018be:	60e3      	str	r3, [r4, #12]

	//uint16_t *baud_rate_config = (uint16_t*)&serial_port->UART->BRR; // only 16 bits used!

	// Enable serial port for tx and rx
	serial_port->UART->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f042 020d 	orr.w	r2, r2, #13
 80018ce:	601a      	str	r2, [r3, #0]
}
 80018d0:	bf00      	nop
 80018d2:	371c      	adds	r7, #28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd90      	pop	{r4, r7, pc}
 80018d8:	40021000 	.word	0x40021000

080018dc <serial_output_char>:


// Output char using polling
void serial_output_char(char data, SerialPort *serial_port) {
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	6039      	str	r1, [r7, #0]
 80018e6:	71fb      	strb	r3, [r7, #7]

	while((serial_port->UART->ISR & USART_ISR_TXE) == 0){
 80018e8:	bf00      	nop
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	69db      	ldr	r3, [r3, #28]
 80018f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d0f8      	beq.n	80018ea <serial_output_char+0xe>
	}

	serial_port->UART->TDR = data;
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	79fa      	ldrb	r2, [r7, #7]
 80018fe:	b292      	uxth	r2, r2
 8001900:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <serial_output_string>:


// Output string using polling
void serial_output_string(char *string, SerialPort *serial_port) {
 800190e:	b580      	push	{r7, lr}
 8001910:	b084      	sub	sp, #16
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
 8001916:	6039      	str	r1, [r7, #0]

	uint32_t count = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	60fb      	str	r3, [r7, #12]
	while(*string) {
 800191c:	e00b      	b.n	8001936 <serial_output_string+0x28>
		serial_output_char(*string, serial_port);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	6839      	ldr	r1, [r7, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ffd9 	bl	80018dc <serial_output_char>
		count++;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	3301      	adds	r3, #1
 800192e:	60fb      	str	r3, [r7, #12]
		string++;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3301      	adds	r3, #1
 8001934:	607b      	str	r3, [r7, #4]
	while(*string) {
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1ef      	bne.n	800191e <serial_output_string+0x10>
	}

	// Callback function pointer call
	if (serial_port->output_callback != NULL)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001942:	2b00      	cmp	r3, #0
 8001944:	d002      	beq.n	800194c <serial_output_string+0x3e>
		serial_port->output_callback();
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194a:	4798      	blx	r3
}
 800194c:	bf00      	nop
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <enable_interrupts>:


// Enable interrupts needed for UART
void enable_interrupts(SerialPort *serial_port) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800195c:	b672      	cpsid	i
}
 800195e:	bf00      	nop
	__disable_irq();

	// Interrupt upon receiving data
	serial_port->UART->CR1 |= USART_CR1_RXNEIE_Msk;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f042 0220 	orr.w	r2, r2, #32
 800196e:	601a      	str	r2, [r3, #0]
	//serial_port->UART->CR1 |= USART_CR1_TXEIE_MSK;

	// Set priority and enable interrupts
	NVIC_SetPriority(USART1_IRQn, 1);
 8001970:	2101      	movs	r1, #1
 8001972:	2025      	movs	r0, #37	@ 0x25
 8001974:	f7ff feec 	bl	8001750 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn);
 8001978:	2025      	movs	r0, #37	@ 0x25
 800197a:	f7ff fecb 	bl	8001714 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800197e:	b662      	cpsie	i
}
 8001980:	bf00      	nop

	__enable_irq();
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <USART1_IRQHandler>:


// Function executed when interrupt called
// Double buffer implementation
void USART1_IRQHandler() {
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
	// Check and handle overrun or frame errors
	if ((USART1_PORT.UART->ISR & USART_ISR_FE_Msk) || (USART1_PORT.UART->ISR & USART_ISR_ORE_Msk)) {
 8001992:	4b3c      	ldr	r3, [pc, #240]	@ (8001a84 <USART1_IRQHandler+0xf8>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	69db      	ldr	r3, [r3, #28]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d106      	bne.n	80019ae <USART1_IRQHandler+0x22>
 80019a0:	4b38      	ldr	r3, [pc, #224]	@ (8001a84 <USART1_IRQHandler+0xf8>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	f003 0308 	and.w	r3, r3, #8
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d004      	beq.n	80019b8 <USART1_IRQHandler+0x2c>

		USART1_PORT.UART->ICR = USART_ICR_ORECF | USART_ICR_FECF;
 80019ae:	4b35      	ldr	r3, [pc, #212]	@ (8001a84 <USART1_IRQHandler+0xf8>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	220a      	movs	r2, #10
 80019b4:	621a      	str	r2, [r3, #32]

		return;
 80019b6:	e061      	b.n	8001a7c <USART1_IRQHandler+0xf0>
	}

	// Check and handle for full buffer
	if (COUNTER == BUFFER_SIZE) {
 80019b8:	4b33      	ldr	r3, [pc, #204]	@ (8001a88 <USART1_IRQHandler+0xfc>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b40      	cmp	r3, #64	@ 0x40
 80019be:	d10d      	bne.n	80019dc <USART1_IRQHandler+0x50>
		COUNTER = 0;
 80019c0:	4b31      	ldr	r3, [pc, #196]	@ (8001a88 <USART1_IRQHandler+0xfc>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]

		memset(DOUBLE_INPUT_BUFFER[ACTIVE_RX_BUFFER], '\0', BUFFER_SIZE);
 80019c6:	4b31      	ldr	r3, [pc, #196]	@ (8001a8c <USART1_IRQHandler+0x100>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	019b      	lsls	r3, r3, #6
 80019cc:	4a30      	ldr	r2, [pc, #192]	@ (8001a90 <USART1_IRQHandler+0x104>)
 80019ce:	4413      	add	r3, r2
 80019d0:	2240      	movs	r2, #64	@ 0x40
 80019d2:	2100      	movs	r1, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	f003 f841 	bl	8004a5c <memset>

		return;
 80019da:	e04f      	b.n	8001a7c <USART1_IRQHandler+0xf0>
	}

	if (USART1_PORT.UART->ISR & USART_ISR_RXNE_Msk) {
 80019dc:	4b29      	ldr	r3, [pc, #164]	@ (8001a84 <USART1_IRQHandler+0xf8>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	f003 0320 	and.w	r3, r3, #32
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d048      	beq.n	8001a7c <USART1_IRQHandler+0xf0>
		char received = USART1_PORT.UART->RDR;
 80019ea:	4b26      	ldr	r3, [pc, #152]	@ (8001a84 <USART1_IRQHandler+0xf8>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	71fb      	strb	r3, [r7, #7]

		// Store char
		DOUBLE_INPUT_BUFFER[ACTIVE_RX_BUFFER][COUNTER] = received;
 80019f4:	4b25      	ldr	r3, [pc, #148]	@ (8001a8c <USART1_IRQHandler+0x100>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	461a      	mov	r2, r3
 80019fa:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <USART1_IRQHandler+0xfc>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4924      	ldr	r1, [pc, #144]	@ (8001a90 <USART1_IRQHandler+0x104>)
 8001a00:	0192      	lsls	r2, r2, #6
 8001a02:	440a      	add	r2, r1
 8001a04:	4413      	add	r3, r2
 8001a06:	79fa      	ldrb	r2, [r7, #7]
 8001a08:	701a      	strb	r2, [r3, #0]
		COUNTER++;
 8001a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a88 <USART1_IRQHandler+0xfc>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	4a1d      	ldr	r2, [pc, #116]	@ (8001a88 <USART1_IRQHandler+0xfc>)
 8001a12:	6013      	str	r3, [r2, #0]

		// If termination character, NULL append and exit
		if (received == TERMINATE) {
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	2b0d      	cmp	r3, #13
 8001a18:	d12f      	bne.n	8001a7a <USART1_IRQHandler+0xee>
			DOUBLE_INPUT_BUFFER[ACTIVE_RX_BUFFER][COUNTER - 1] = '\0';
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a8c <USART1_IRQHandler+0x100>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <USART1_IRQHandler+0xfc>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	3b01      	subs	r3, #1
 8001a26:	491a      	ldr	r1, [pc, #104]	@ (8001a90 <USART1_IRQHandler+0x104>)
 8001a28:	0192      	lsls	r2, r2, #6
 8001a2a:	440a      	add	r2, r1
 8001a2c:	4413      	add	r3, r2
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]

			// Swap buffer
			uint8_t current = ACTIVE_RX_BUFFER;
 8001a32:	4b16      	ldr	r3, [pc, #88]	@ (8001a8c <USART1_IRQHandler+0x100>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	71bb      	strb	r3, [r7, #6]
			ACTIVE_RX_BUFFER ^= 1;
 8001a38:	4b14      	ldr	r3, [pc, #80]	@ (8001a8c <USART1_IRQHandler+0x100>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	f083 0301 	eor.w	r3, r3, #1
 8001a40:	b2da      	uxtb	r2, r3
 8001a42:	4b12      	ldr	r3, [pc, #72]	@ (8001a8c <USART1_IRQHandler+0x100>)
 8001a44:	701a      	strb	r2, [r3, #0]

			if (USART1_PORT.receive_callback != NULL) {
 8001a46:	4b0f      	ldr	r3, [pc, #60]	@ (8001a84 <USART1_IRQHandler+0xf8>)
 8001a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d009      	beq.n	8001a62 <USART1_IRQHandler+0xd6>
				// Callback function pointer call
				USART1_PORT.receive_callback(DOUBLE_INPUT_BUFFER[current], COUNTER);
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a84 <USART1_IRQHandler+0xf8>)
 8001a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a52:	79ba      	ldrb	r2, [r7, #6]
 8001a54:	0192      	lsls	r2, r2, #6
 8001a56:	490e      	ldr	r1, [pc, #56]	@ (8001a90 <USART1_IRQHandler+0x104>)
 8001a58:	440a      	add	r2, r1
 8001a5a:	490b      	ldr	r1, [pc, #44]	@ (8001a88 <USART1_IRQHandler+0xfc>)
 8001a5c:	6809      	ldr	r1, [r1, #0]
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4798      	blx	r3
			}

			// Reset counter and buffer after input finish
			COUNTER = 0;
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <USART1_IRQHandler+0xfc>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
			memset(DOUBLE_INPUT_BUFFER[current], '\0', BUFFER_SIZE);
 8001a68:	79bb      	ldrb	r3, [r7, #6]
 8001a6a:	019b      	lsls	r3, r3, #6
 8001a6c:	4a08      	ldr	r2, [pc, #32]	@ (8001a90 <USART1_IRQHandler+0x104>)
 8001a6e:	4413      	add	r3, r2
 8001a70:	2240      	movs	r2, #64	@ 0x40
 8001a72:	2100      	movs	r1, #0
 8001a74:	4618      	mov	r0, r3
 8001a76:	f002 fff1 	bl	8004a5c <memset>
		}
		return;
 8001a7a:	bf00      	nop
	}

}
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000064 	.word	0x20000064
 8001a88:	20000340 	.word	0x20000340
 8001a8c:	20000344 	.word	0x20000344
 8001a90:	200002c0 	.word	0x200002c0

08001a94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad8 <HAL_MspInit+0x44>)
 8001a9c:	699b      	ldr	r3, [r3, #24]
 8001a9e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ad8 <HAL_MspInit+0x44>)
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	6193      	str	r3, [r2, #24]
 8001aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <HAL_MspInit+0x44>)
 8001aa8:	699b      	ldr	r3, [r3, #24]
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	607b      	str	r3, [r7, #4]
 8001ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab2:	4b09      	ldr	r3, [pc, #36]	@ (8001ad8 <HAL_MspInit+0x44>)
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	4a08      	ldr	r2, [pc, #32]	@ (8001ad8 <HAL_MspInit+0x44>)
 8001ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001abc:	61d3      	str	r3, [r2, #28]
 8001abe:	4b06      	ldr	r3, [pc, #24]	@ (8001ad8 <HAL_MspInit+0x44>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	40021000 	.word	0x40021000

08001adc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b087      	sub	sp, #28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001aec:	d10c      	bne.n	8001b08 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aee:	4b1b      	ldr	r3, [pc, #108]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x80>)
 8001af0:	69db      	ldr	r3, [r3, #28]
 8001af2:	4a1a      	ldr	r2, [pc, #104]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x80>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	61d3      	str	r3, [r2, #28]
 8001afa:	4b18      	ldr	r3, [pc, #96]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x80>)
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	617b      	str	r3, [r7, #20]
 8001b04:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b06:	e022      	b.n	8001b4e <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM3)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a14      	ldr	r2, [pc, #80]	@ (8001b60 <HAL_TIM_PWM_MspInit+0x84>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d10c      	bne.n	8001b2c <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b12:	4b12      	ldr	r3, [pc, #72]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x80>)
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	4a11      	ldr	r2, [pc, #68]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x80>)
 8001b18:	f043 0302 	orr.w	r3, r3, #2
 8001b1c:	61d3      	str	r3, [r2, #28]
 8001b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x80>)
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]
}
 8001b2a:	e010      	b.n	8001b4e <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM4)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a0c      	ldr	r2, [pc, #48]	@ (8001b64 <HAL_TIM_PWM_MspInit+0x88>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d10b      	bne.n	8001b4e <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b36:	4b09      	ldr	r3, [pc, #36]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x80>)
 8001b38:	69db      	ldr	r3, [r3, #28]
 8001b3a:	4a08      	ldr	r2, [pc, #32]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x80>)
 8001b3c:	f043 0304 	orr.w	r3, r3, #4
 8001b40:	61d3      	str	r3, [r2, #28]
 8001b42:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <HAL_TIM_PWM_MspInit+0x80>)
 8001b44:	69db      	ldr	r3, [r3, #28]
 8001b46:	f003 0304 	and.w	r3, r3, #4
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
}
 8001b4e:	bf00      	nop
 8001b50:	371c      	adds	r7, #28
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	40000400 	.word	0x40000400
 8001b64:	40000800 	.word	0x40000800

08001b68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	@ 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b88:	d11d      	bne.n	8001bc6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8a:	4b33      	ldr	r3, [pc, #204]	@ (8001c58 <HAL_TIM_MspPostInit+0xf0>)
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	4a32      	ldr	r2, [pc, #200]	@ (8001c58 <HAL_TIM_MspPostInit+0xf0>)
 8001b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b94:	6153      	str	r3, [r2, #20]
 8001b96:	4b30      	ldr	r3, [pc, #192]	@ (8001c58 <HAL_TIM_MspPostInit+0xf0>)
 8001b98:	695b      	ldr	r3, [r3, #20]
 8001b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb6:	f107 0314 	add.w	r3, r7, #20
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bc0:	f000 fc6a 	bl	8002498 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001bc4:	e043      	b.n	8001c4e <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM3)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a24      	ldr	r2, [pc, #144]	@ (8001c5c <HAL_TIM_MspPostInit+0xf4>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d11c      	bne.n	8001c0a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bd0:	4b21      	ldr	r3, [pc, #132]	@ (8001c58 <HAL_TIM_MspPostInit+0xf0>)
 8001bd2:	695b      	ldr	r3, [r3, #20]
 8001bd4:	4a20      	ldr	r2, [pc, #128]	@ (8001c58 <HAL_TIM_MspPostInit+0xf0>)
 8001bd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bda:	6153      	str	r3, [r2, #20]
 8001bdc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c58 <HAL_TIM_MspPostInit+0xf0>)
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001be8:	230c      	movs	r3, #12
 8001bea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bec:	2302      	movs	r3, #2
 8001bee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bfc:	f107 0314 	add.w	r3, r7, #20
 8001c00:	4619      	mov	r1, r3
 8001c02:	4817      	ldr	r0, [pc, #92]	@ (8001c60 <HAL_TIM_MspPostInit+0xf8>)
 8001c04:	f000 fc48 	bl	8002498 <HAL_GPIO_Init>
}
 8001c08:	e021      	b.n	8001c4e <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM4)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a15      	ldr	r2, [pc, #84]	@ (8001c64 <HAL_TIM_MspPostInit+0xfc>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d11c      	bne.n	8001c4e <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c14:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <HAL_TIM_MspPostInit+0xf0>)
 8001c16:	695b      	ldr	r3, [r3, #20]
 8001c18:	4a0f      	ldr	r2, [pc, #60]	@ (8001c58 <HAL_TIM_MspPostInit+0xf0>)
 8001c1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c1e:	6153      	str	r3, [r2, #20]
 8001c20:	4b0d      	ldr	r3, [pc, #52]	@ (8001c58 <HAL_TIM_MspPostInit+0xf0>)
 8001c22:	695b      	ldr	r3, [r3, #20]
 8001c24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001c2c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c32:	2302      	movs	r3, #2
 8001c34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c42:	f107 0314 	add.w	r3, r7, #20
 8001c46:	4619      	mov	r1, r3
 8001c48:	4807      	ldr	r0, [pc, #28]	@ (8001c68 <HAL_TIM_MspPostInit+0x100>)
 8001c4a:	f000 fc25 	bl	8002498 <HAL_GPIO_Init>
}
 8001c4e:	bf00      	nop
 8001c50:	3728      	adds	r7, #40	@ 0x28
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	40000400 	.word	0x40000400
 8001c60:	48001000 	.word	0x48001000
 8001c64:	40000800 	.word	0x40000800
 8001c68:	48000c00 	.word	0x48000c00

08001c6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c70:	bf00      	nop
 8001c72:	e7fd      	b.n	8001c70 <NMI_Handler+0x4>

08001c74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <HardFault_Handler+0x4>

08001c7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c80:	bf00      	nop
 8001c82:	e7fd      	b.n	8001c80 <MemManage_Handler+0x4>

08001c84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c88:	bf00      	nop
 8001c8a:	e7fd      	b.n	8001c88 <BusFault_Handler+0x4>

08001c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c90:	bf00      	nop
 8001c92:	e7fd      	b.n	8001c90 <UsageFault_Handler+0x4>

08001c94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cc2:	f000 fae3 	bl	800228c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd4:	4a14      	ldr	r2, [pc, #80]	@ (8001d28 <_sbrk+0x5c>)
 8001cd6:	4b15      	ldr	r3, [pc, #84]	@ (8001d2c <_sbrk+0x60>)
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce0:	4b13      	ldr	r3, [pc, #76]	@ (8001d30 <_sbrk+0x64>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d102      	bne.n	8001cee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ce8:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <_sbrk+0x64>)
 8001cea:	4a12      	ldr	r2, [pc, #72]	@ (8001d34 <_sbrk+0x68>)
 8001cec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cee:	4b10      	ldr	r3, [pc, #64]	@ (8001d30 <_sbrk+0x64>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d207      	bcs.n	8001d0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cfc:	f002 fec6 	bl	8004a8c <__errno>
 8001d00:	4603      	mov	r3, r0
 8001d02:	220c      	movs	r2, #12
 8001d04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0a:	e009      	b.n	8001d20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d0c:	4b08      	ldr	r3, [pc, #32]	@ (8001d30 <_sbrk+0x64>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d12:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <_sbrk+0x64>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	4a05      	ldr	r2, [pc, #20]	@ (8001d30 <_sbrk+0x64>)
 8001d1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3718      	adds	r7, #24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	2000a000 	.word	0x2000a000
 8001d2c:	00000400 	.word	0x00000400
 8001d30:	20000348 	.word	0x20000348
 8001d34:	20000498 	.word	0x20000498

08001d38 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d3c:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <SystemInit+0x20>)
 8001d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d42:	4a05      	ldr	r2, [pc, #20]	@ (8001d58 <SystemInit+0x20>)
 8001d44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_EnableIRQ>:
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	db0b      	blt.n	8001d86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	f003 021f 	and.w	r2, r3, #31
 8001d74:	4907      	ldr	r1, [pc, #28]	@ (8001d94 <__NVIC_EnableIRQ+0x38>)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000e100 	.word	0xe000e100

08001d98 <timer_init>:


// ===== INITIALISATION =====


void timer_init(void) {
 8001d98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d9c:	b088      	sub	sp, #32
 8001d9e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001da0:	b672      	cpsid	i
}
 8001da2:	bf00      	nop
    __disable_irq();

    // enable all clocks
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	f04f 0300 	mov.w	r3, #0
 8001dac:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001db0:	e018      	b.n	8001de4 <timer_init+0x4c>
        const TimerClockEnable en = CLOCK_ENABLES[i];
 8001db2:	4927      	ldr	r1, [pc, #156]	@ (8001e50 <timer_init+0xb8>)
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	4613      	mov	r3, r2
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	4413      	add	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	18ca      	adds	r2, r1, r3
 8001dc0:	1d3b      	adds	r3, r7, #4
 8001dc2:	ca07      	ldmia	r2, {r0, r1, r2}
 8001dc4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        *en.reg |=  en.mask;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6819      	ldr	r1, [r3, #0]
 8001dcc:	68fa      	ldr	r2, [r7, #12]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	601a      	str	r2, [r3, #0]
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 8001dd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dd8:	f112 0801 	adds.w	r8, r2, #1
 8001ddc:	f143 0900 	adc.w	r9, r3, #0
 8001de0:	e9c7 8906 	strd	r8, r9, [r7, #24]
 8001de4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001de8:	2a08      	cmp	r2, #8
 8001dea:	f173 0300 	sbcs.w	r3, r3, #0
 8001dee:	d3e0      	bcc.n	8001db2 <timer_init+0x1a>
    }

    // enable irq events
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	f04f 0300 	mov.w	r3, #0
 8001df8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001dfc:	e01a      	b.n	8001e34 <timer_init+0x9c>
        RAWS[i]->DIER |= TIM_DIER_UIE;
 8001dfe:	4a15      	ldr	r2, [pc, #84]	@ (8001e54 <timer_init+0xbc>)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e06:	68da      	ldr	r2, [r3, #12]
 8001e08:	4912      	ldr	r1, [pc, #72]	@ (8001e54 <timer_init+0xbc>)
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001e10:	f042 0201 	orr.w	r2, r2, #1
 8001e14:	60da      	str	r2, [r3, #12]
        NVIC_EnableIRQ(IRQ_NUMS[i]);
 8001e16:	4a10      	ldr	r2, [pc, #64]	@ (8001e58 <timer_init+0xc0>)
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	f993 3000 	ldrsb.w	r3, [r3]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff9b 	bl	8001d5c <__NVIC_EnableIRQ>
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 8001e26:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e2a:	1c54      	adds	r4, r2, #1
 8001e2c:	f143 0500 	adc.w	r5, r3, #0
 8001e30:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8001e34:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e38:	2a08      	cmp	r2, #8
 8001e3a:	f173 0300 	sbcs.w	r3, r3, #0
 8001e3e:	d3de      	bcc.n	8001dfe <timer_init+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8001e40:	b662      	cpsie	i
}
 8001e42:	bf00      	nop
    }

    __enable_irq();
}
 8001e44:	bf00      	nop
 8001e46:	3720      	adds	r7, #32
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e4e:	bf00      	nop
 8001e50:	08005680 	.word	0x08005680
 8001e54:	20000094 	.word	0x20000094
 8001e58:	200000b4 	.word	0x200000b4

08001e5c <timer_enable_set>:


// ===== CONTROL =====


void timer_enable_set(const TimerSel sel, const bool enable) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	460a      	mov	r2, r1
 8001e66:	71fb      	strb	r3, [r7, #7]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	71bb      	strb	r3, [r7, #6]
    TimerRaw *raw = RAWS[sel];
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	4a1b      	ldr	r2, [pc, #108]	@ (8001edc <timer_enable_set+0x80>)
 8001e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e74:	60fb      	str	r3, [r7, #12]

    // clear interrupt flag in case event was already waiting
    raw->SR &= ~TIM_SR_UIF;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	f023 0201 	bic.w	r2, r3, #1
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	611a      	str	r2, [r3, #16]

    timer_counter_reset(sel);
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f000 f8c9 	bl	800201c <timer_counter_reset>
    // HACK: After writes to `PSC`, `ARR`, and `CNT,
    // there seems to be a hardware bug that causes the `UIF` flag
    // to be set immediately.
    //
    // To avoid this, manually generate the interrupt, and then clear it
    raw->EGR |=  TIM_EGR_UG;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	f043 0201 	orr.w	r2, r3, #1
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	615a      	str	r2, [r3, #20]
    raw->SR  &= ~TIM_SR_UIF;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	f023 0201 	bic.w	r2, r3, #1
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	611a      	str	r2, [r3, #16]

    // Need to set `.enable` after the irq has fired
    // So if we are enabling, it dummy fires while `enable=false`,
    // which is ignored by the handler

    STATES[sel].enable = enable;
 8001ea2:	79fa      	ldrb	r2, [r7, #7]
 8001ea4:	490e      	ldr	r1, [pc, #56]	@ (8001ee0 <timer_enable_set+0x84>)
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	4413      	add	r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	440b      	add	r3, r1
 8001eb0:	79ba      	ldrb	r2, [r7, #6]
 8001eb2:	701a      	strb	r2, [r3, #0]
    if (enable)
 8001eb4:	79bb      	ldrb	r3, [r7, #6]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d006      	beq.n	8001ec8 <timer_enable_set+0x6c>
        raw->CR1 |=  TIM_CR1_CEN;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f043 0201 	orr.w	r2, r3, #1
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	601a      	str	r2, [r3, #0]
    else
        raw->CR1 &= ~TIM_CR1_CEN;

}
 8001ec6:	e005      	b.n	8001ed4 <timer_enable_set+0x78>
        raw->CR1 &= ~TIM_CR1_CEN;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f023 0201 	bic.w	r2, r3, #1
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	601a      	str	r2, [r3, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20000094 	.word	0x20000094
 8001ee0:	200000bc 	.word	0x200000bc

08001ee4 <timer_silent_set>:
    // detect if the bit is masked on
    const TimerClockEnable en = CLOCK_ENABLES[sel];
    return *en.reg & en.mask;
}

void timer_silent_set(const TimerSel sel, const bool silent) {
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	4603      	mov	r3, r0
 8001eec:	460a      	mov	r2, r1
 8001eee:	71fb      	strb	r3, [r7, #7]
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	71bb      	strb	r3, [r7, #6]
    STATES[sel].silent = silent;
 8001ef4:	79fa      	ldrb	r2, [r7, #7]
 8001ef6:	4907      	ldr	r1, [pc, #28]	@ (8001f14 <timer_silent_set+0x30>)
 8001ef8:	4613      	mov	r3, r2
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	4413      	add	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	440b      	add	r3, r1
 8001f02:	3301      	adds	r3, #1
 8001f04:	79ba      	ldrb	r2, [r7, #6]
 8001f06:	701a      	strb	r2, [r3, #0]
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	200000bc 	.word	0x200000bc

08001f18 <timer_period_set>:


// ===== PERIOD =====


void timer_period_set(const TimerSel sel, const TimerPeriod period) {
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	460a      	mov	r2, r1
 8001f22:	71fb      	strb	r3, [r7, #7]
 8001f24:	4613      	mov	r3, r2
 8001f26:	80bb      	strh	r3, [r7, #4]
    STATES[sel].period = period;
 8001f28:	79fa      	ldrb	r2, [r7, #7]
 8001f2a:	490b      	ldr	r1, [pc, #44]	@ (8001f58 <timer_period_set+0x40>)
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	3304      	adds	r3, #4
 8001f38:	88ba      	ldrh	r2, [r7, #4]
 8001f3a:	801a      	strh	r2, [r3, #0]
    TimerRaw *raw = RAWS[sel];
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
 8001f3e:	4a07      	ldr	r2, [pc, #28]	@ (8001f5c <timer_period_set+0x44>)
 8001f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f44:	60fb      	str	r3, [r7, #12]
    raw->ARR = period;
 8001f46:	88ba      	ldrh	r2, [r7, #4]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001f4c:	bf00      	nop
 8001f4e:	3714      	adds	r7, #20
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	200000bc 	.word	0x200000bc
 8001f5c:	20000094 	.word	0x20000094

08001f60 <timer_prescaler_set>:
TimerPeriod timer_period_get(const TimerSel sel) {
    return STATES[sel].period;
}


void timer_prescaler_set(const TimerSel sel, const TimerPrescale scale) {
 8001f60:	b4b0      	push	{r4, r5, r7}
 8001f62:	b087      	sub	sp, #28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	460a      	mov	r2, r1
 8001f6a:	71fb      	strb	r3, [r7, #7]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	80bb      	strh	r3, [r7, #4]
    STATES[sel].prescale = scale;
 8001f70:	79fa      	ldrb	r2, [r7, #7]
 8001f72:	491b      	ldr	r1, [pc, #108]	@ (8001fe0 <timer_prescaler_set+0x80>)
 8001f74:	4613      	mov	r3, r2
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	3306      	adds	r3, #6
 8001f80:	88ba      	ldrh	r2, [r7, #4]
 8001f82:	801a      	strh	r2, [r3, #0]
    TimerRaw *const raw = RAWS[sel];
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	4a17      	ldr	r2, [pc, #92]	@ (8001fe4 <timer_prescaler_set+0x84>)
 8001f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8c:	60fb      	str	r3, [r7, #12]
    raw->PSC = scale;
 8001f8e:	88ba      	ldrh	r2, [r7, #4]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	629a      	str	r2, [r3, #40]	@ 0x28

    // changing the prescaler will not take effect until counter overflow
    // so set reload to `1` and counter to `0`, to immediately overflow
    // and apply changes
    const uint32_t arr = raw->ARR;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f98:	60bb      	str	r3, [r7, #8]
    raw->ARR = 1;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	62da      	str	r2, [r3, #44]	@ 0x2c
    raw->CNT = 0;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	625a      	str	r2, [r3, #36]	@ 0x24
    // spin to give time for changes to take affect
    for (uintmax_t i = 0; i < 8; i++)
 8001fa6:	f04f 0200 	mov.w	r2, #0
 8001faa:	f04f 0300 	mov.w	r3, #0
 8001fae:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001fb2:	e007      	b.n	8001fc4 <timer_prescaler_set+0x64>
        asm("NOP");
 8001fb4:	bf00      	nop
    for (uintmax_t i = 0; i < 8; i++)
 8001fb6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001fba:	1c54      	adds	r4, r2, #1
 8001fbc:	f143 0500 	adc.w	r5, r3, #0
 8001fc0:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8001fc4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001fc8:	2a08      	cmp	r2, #8
 8001fca:	f173 0300 	sbcs.w	r3, r3, #0
 8001fce:	d3f1      	bcc.n	8001fb4 <timer_prescaler_set+0x54>
    raw->ARR = arr;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	68ba      	ldr	r2, [r7, #8]
 8001fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001fd6:	bf00      	nop
 8001fd8:	371c      	adds	r7, #28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bcb0      	pop	{r4, r5, r7}
 8001fde:	4770      	bx	lr
 8001fe0:	200000bc 	.word	0x200000bc
 8001fe4:	20000094 	.word	0x20000094

08001fe8 <timer_recur_set>:
TimerPrescale timer_prescale_get(const TimerSel sel) {
    return STATES[sel].prescale;
}

// TODO: See TIM->CR1->OPM for oneshot mode
void timer_recur_set(const TimerSel sel, const bool recur) {
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	460a      	mov	r2, r1
 8001ff2:	71fb      	strb	r3, [r7, #7]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	71bb      	strb	r3, [r7, #6]
    STATES[sel].recur = recur;
 8001ff8:	79fa      	ldrb	r2, [r7, #7]
 8001ffa:	4907      	ldr	r1, [pc, #28]	@ (8002018 <timer_recur_set+0x30>)
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	4413      	add	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	440b      	add	r3, r1
 8002006:	3302      	adds	r3, #2
 8002008:	79ba      	ldrb	r2, [r7, #6]
 800200a:	701a      	strb	r2, [r3, #0]
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	200000bc 	.word	0x200000bc

0800201c <timer_counter_reset>:
bool timer_recur_get(const TimerSel sel) {
    return STATES[sel].recur;
}


void timer_counter_reset(const TimerSel sel) {
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	71fb      	strb	r3, [r7, #7]
    RAWS[sel]->CNT = 0;
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	4a05      	ldr	r2, [pc, #20]	@ (8002040 <timer_counter_reset+0x24>)
 800202a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800202e:	2200      	movs	r2, #0
 8002030:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	20000094 	.word	0x20000094

08002044 <_timer_interrupt_handler>:

// ===== CALLBACKS =====


/// The callback handler called by our IRQ handlers
static void _timer_interrupt_handler(const TimerSel sel, GameState *game) {
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	6039      	str	r1, [r7, #0]
 800204e:	71fb      	strb	r3, [r7, #7]
    TimerRaw *raw = RAWS[sel];
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	4a25      	ldr	r2, [pc, #148]	@ (80020e8 <_timer_interrupt_handler+0xa4>)
 8002054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002058:	617b      	str	r3, [r7, #20]

    // check it was definitely this timer that fired
    // since multiple timers can share one event
    if (!(raw->SR & TIM_SR_UIF))
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	2b00      	cmp	r3, #0
 8002064:	d03a      	beq.n	80020dc <_timer_interrupt_handler+0x98>
        return;

    // clear interrupt flag so it doesn't get called again
    raw->SR &= ~TIM_SR_UIF;
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	f023 0201 	bic.w	r2, r3, #1
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	611a      	str	r2, [r3, #16]

    TimerState *const state = &STATES[sel];
 8002072:	79fa      	ldrb	r2, [r7, #7]
 8002074:	4613      	mov	r3, r2
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4a1b      	ldr	r2, [pc, #108]	@ (80020ec <_timer_interrupt_handler+0xa8>)
 800207e:	4413      	add	r3, r2
 8002080:	613b      	str	r3, [r7, #16]

    // We may get a dummy fire when enabling the timer, see `timer_enable_set()`
    if (!state->enable)
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	f083 0301 	eor.w	r3, r3, #1
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b00      	cmp	r3, #0
 800208e:	d127      	bne.n	80020e0 <_timer_interrupt_handler+0x9c>
        return;

    // update silent for future firings
    const bool was_silent = state->silent;
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	785b      	ldrb	r3, [r3, #1]
 8002094:	73fb      	strb	r3, [r7, #15]
    state->silent = !state->recur;
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	789b      	ldrb	r3, [r3, #2]
 800209a:	2b00      	cmp	r3, #0
 800209c:	bf14      	ite	ne
 800209e:	2301      	movne	r3, #1
 80020a0:	2300      	moveq	r3, #0
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	f083 0301 	eor.w	r3, r3, #1
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	b2da      	uxtb	r2, r3
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	705a      	strb	r2, [r3, #1]

    // call callback if enabled and has been set
    // do this after setting silent, so the callback
    // can un-silence itself
    if (!was_silent && state->callback != NULL)
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
 80020b6:	f083 0301 	eor.w	r3, r3, #1
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d008      	beq.n	80020d2 <_timer_interrupt_handler+0x8e>
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d004      	beq.n	80020d2 <_timer_interrupt_handler+0x8e>
        state->callback(sel);
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	79fa      	ldrb	r2, [r7, #7]
 80020ce:	4610      	mov	r0, r2
 80020d0:	4798      	blx	r3

    // TODO: should not be using this, use auto reload
    // reset counter
    timer_counter_reset(sel);
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff ffa1 	bl	800201c <timer_counter_reset>
 80020da:	e002      	b.n	80020e2 <_timer_interrupt_handler+0x9e>
        return;
 80020dc:	bf00      	nop
 80020de:	e000      	b.n	80020e2 <_timer_interrupt_handler+0x9e>
        return;
 80020e0:	bf00      	nop
}
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	20000094 	.word	0x20000094
 80020ec:	200000bc 	.word	0x200000bc

080020f0 <timer_callback_set>:

void timer_callback_set(const TimerSel sel, TimerCallbackFn *const callback) {
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	6039      	str	r1, [r7, #0]
 80020fa:	71fb      	strb	r3, [r7, #7]
    STATES[sel].callback = callback;
 80020fc:	79fa      	ldrb	r2, [r7, #7]
 80020fe:	4907      	ldr	r1, [pc, #28]	@ (800211c <timer_callback_set+0x2c>)
 8002100:	4613      	mov	r3, r2
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	4413      	add	r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	440b      	add	r3, r1
 800210a:	3308      	adds	r3, #8
 800210c:	683a      	ldr	r2, [r7, #0]
 800210e:	601a      	str	r2, [r3, #0]
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	200000bc 	.word	0x200000bc

08002120 <TIM2_IRQHandler>:
// NOTE: IRQ handlers seem to be added by overriding the weakly linked
// default handler. Some are also shared for multiple events


// TIM2 global interrupt
void TIM2_IRQHandler(void) {
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_2, &game);
 8002124:	4902      	ldr	r1, [pc, #8]	@ (8002130 <TIM2_IRQHandler+0x10>)
 8002126:	2000      	movs	r0, #0
 8002128:	f7ff ff8c 	bl	8002044 <_timer_interrupt_handler>
}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20000008 	.word	0x20000008

08002134 <TIM3_IRQHandler>:
// TIM3 global interrupt
void TIM3_IRQHandler(void) {
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_3, &game);
 8002138:	4902      	ldr	r1, [pc, #8]	@ (8002144 <TIM3_IRQHandler+0x10>)
 800213a:	2001      	movs	r0, #1
 800213c:	f7ff ff82 	bl	8002044 <_timer_interrupt_handler>
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20000008 	.word	0x20000008

08002148 <TIM4_IRQHandler>:
// TIM4 global interrupt
void TIM4_IRQHandler(void) {
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_4, &game);
 800214c:	4902      	ldr	r1, [pc, #8]	@ (8002158 <TIM4_IRQHandler+0x10>)
 800214e:	2002      	movs	r0, #2
 8002150:	f7ff ff78 	bl	8002044 <_timer_interrupt_handler>
}
 8002154:	bf00      	nop
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20000008 	.word	0x20000008

0800215c <TIM7_IRQHandler>:
// TIM6 global and DAC12 underrun interrupts
void TIM6_DACUNDER_IRQHandler(void) {
    _timer_interrupt_handler(TIMER_SEL_6, &game);
}
// TIM7 global interrupt
void TIM7_IRQHandler(void) {
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_7, &game);
 8002160:	4902      	ldr	r1, [pc, #8]	@ (800216c <TIM7_IRQHandler+0x10>)
 8002162:	2004      	movs	r0, #4
 8002164:	f7ff ff6e 	bl	8002044 <_timer_interrupt_handler>
}
 8002168:	bf00      	nop
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20000008 	.word	0x20000008

08002170 <TIM1_BRK_TIM15_IRQHandler>:
// TIM1 Break/TIM15 global interrupts
void TIM1_BRK_TIM15_IRQHandler(void) {
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_15, &game);
 8002174:	4902      	ldr	r1, [pc, #8]	@ (8002180 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8002176:	2005      	movs	r0, #5
 8002178:	f7ff ff64 	bl	8002044 <_timer_interrupt_handler>
}
 800217c:	bf00      	nop
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000008 	.word	0x20000008

08002184 <TIM1_UP_TIM16_IRQHandler>:
// TIM1 Update/TIM16 global interrupts
void TIM1_UP_TIM16_IRQHandler(void) {
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_16, &game);
 8002188:	4902      	ldr	r1, [pc, #8]	@ (8002194 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800218a:	2006      	movs	r0, #6
 800218c:	f7ff ff5a 	bl	8002044 <_timer_interrupt_handler>
}
 8002190:	bf00      	nop
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000008 	.word	0x20000008

08002198 <TIM1_TRG_COM_TIM17_IRQHandler>:
// TIM1 trigger and commutation/TIM17 interrupts
void TIM1_TRG_COM_TIM17_IRQHandler(void) {
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_17, &game);
 800219c:	4902      	ldr	r1, [pc, #8]	@ (80021a8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800219e:	2007      	movs	r0, #7
 80021a0:	f7ff ff50 	bl	8002044 <_timer_interrupt_handler>
}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000008 	.word	0x20000008

080021ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80021ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021e4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80021b0:	f7ff fdc2 	bl	8001d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021b4:	480c      	ldr	r0, [pc, #48]	@ (80021e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80021b6:	490d      	ldr	r1, [pc, #52]	@ (80021ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80021b8:	4a0d      	ldr	r2, [pc, #52]	@ (80021f0 <LoopForever+0xe>)
  movs r3, #0
 80021ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021bc:	e002      	b.n	80021c4 <LoopCopyDataInit>

080021be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021c2:	3304      	adds	r3, #4

080021c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021c8:	d3f9      	bcc.n	80021be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ca:	4a0a      	ldr	r2, [pc, #40]	@ (80021f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021cc:	4c0a      	ldr	r4, [pc, #40]	@ (80021f8 <LoopForever+0x16>)
  movs r3, #0
 80021ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021d0:	e001      	b.n	80021d6 <LoopFillZerobss>

080021d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021d4:	3204      	adds	r2, #4

080021d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021d8:	d3fb      	bcc.n	80021d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021da:	f002 fc5d 	bl	8004a98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021de:	f7fe fe1f 	bl	8000e20 <main>

080021e2 <LoopForever>:

LoopForever:
    b LoopForever
 80021e2:	e7fe      	b.n	80021e2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80021e4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80021e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021ec:	20000174 	.word	0x20000174
  ldr r2, =_sidata
 80021f0:	08005744 	.word	0x08005744
  ldr r2, =_sbss
 80021f4:	20000174 	.word	0x20000174
  ldr r4, =_ebss
 80021f8:	20000498 	.word	0x20000498

080021fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021fc:	e7fe      	b.n	80021fc <ADC1_2_IRQHandler>
	...

08002200 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002204:	4b08      	ldr	r3, [pc, #32]	@ (8002228 <HAL_Init+0x28>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a07      	ldr	r2, [pc, #28]	@ (8002228 <HAL_Init+0x28>)
 800220a:	f043 0310 	orr.w	r3, r3, #16
 800220e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002210:	2003      	movs	r0, #3
 8002212:	f000 f90d 	bl	8002430 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002216:	200f      	movs	r0, #15
 8002218:	f000 f808 	bl	800222c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800221c:	f7ff fc3a 	bl	8001a94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40022000 	.word	0x40022000

0800222c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002234:	4b12      	ldr	r3, [pc, #72]	@ (8002280 <HAL_InitTick+0x54>)
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <HAL_InitTick+0x58>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	4619      	mov	r1, r3
 800223e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002242:	fbb3 f3f1 	udiv	r3, r3, r1
 8002246:	fbb2 f3f3 	udiv	r3, r2, r3
 800224a:	4618      	mov	r0, r3
 800224c:	f000 f917 	bl	800247e <HAL_SYSTICK_Config>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e00e      	b.n	8002278 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2b0f      	cmp	r3, #15
 800225e:	d80a      	bhi.n	8002276 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002260:	2200      	movs	r2, #0
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	f04f 30ff 	mov.w	r0, #4294967295
 8002268:	f000 f8ed 	bl	8002446 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800226c:	4a06      	ldr	r2, [pc, #24]	@ (8002288 <HAL_InitTick+0x5c>)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002272:	2300      	movs	r3, #0
 8002274:	e000      	b.n	8002278 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
}
 8002278:	4618      	mov	r0, r3
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	20000090 	.word	0x20000090
 8002284:	20000120 	.word	0x20000120
 8002288:	2000011c 	.word	0x2000011c

0800228c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002290:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <HAL_IncTick+0x20>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	461a      	mov	r2, r3
 8002296:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <HAL_IncTick+0x24>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4413      	add	r3, r2
 800229c:	4a04      	ldr	r2, [pc, #16]	@ (80022b0 <HAL_IncTick+0x24>)
 800229e:	6013      	str	r3, [r2, #0]
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	20000120 	.word	0x20000120
 80022b0:	2000034c 	.word	0x2000034c

080022b4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  return uwTick;  
 80022b8:	4b03      	ldr	r3, [pc, #12]	@ (80022c8 <HAL_GetTick+0x14>)
 80022ba:	681b      	ldr	r3, [r3, #0]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	2000034c 	.word	0x2000034c

080022cc <__NVIC_SetPriorityGrouping>:
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002310 <__NVIC_SetPriorityGrouping+0x44>)
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022e8:	4013      	ands	r3, r2
 80022ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022fe:	4a04      	ldr	r2, [pc, #16]	@ (8002310 <__NVIC_SetPriorityGrouping+0x44>)
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	60d3      	str	r3, [r2, #12]
}
 8002304:	bf00      	nop
 8002306:	3714      	adds	r7, #20
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <__NVIC_GetPriorityGrouping>:
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002318:	4b04      	ldr	r3, [pc, #16]	@ (800232c <__NVIC_GetPriorityGrouping+0x18>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	0a1b      	lsrs	r3, r3, #8
 800231e:	f003 0307 	and.w	r3, r3, #7
}
 8002322:	4618      	mov	r0, r3
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <__NVIC_SetPriority>:
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	6039      	str	r1, [r7, #0]
 800233a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800233c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002340:	2b00      	cmp	r3, #0
 8002342:	db0a      	blt.n	800235a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	b2da      	uxtb	r2, r3
 8002348:	490c      	ldr	r1, [pc, #48]	@ (800237c <__NVIC_SetPriority+0x4c>)
 800234a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234e:	0112      	lsls	r2, r2, #4
 8002350:	b2d2      	uxtb	r2, r2
 8002352:	440b      	add	r3, r1
 8002354:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002358:	e00a      	b.n	8002370 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	b2da      	uxtb	r2, r3
 800235e:	4908      	ldr	r1, [pc, #32]	@ (8002380 <__NVIC_SetPriority+0x50>)
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	f003 030f 	and.w	r3, r3, #15
 8002366:	3b04      	subs	r3, #4
 8002368:	0112      	lsls	r2, r2, #4
 800236a:	b2d2      	uxtb	r2, r2
 800236c:	440b      	add	r3, r1
 800236e:	761a      	strb	r2, [r3, #24]
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	e000e100 	.word	0xe000e100
 8002380:	e000ed00 	.word	0xe000ed00

08002384 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002384:	b480      	push	{r7}
 8002386:	b089      	sub	sp, #36	@ 0x24
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	f1c3 0307 	rsb	r3, r3, #7
 800239e:	2b04      	cmp	r3, #4
 80023a0:	bf28      	it	cs
 80023a2:	2304      	movcs	r3, #4
 80023a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	3304      	adds	r3, #4
 80023aa:	2b06      	cmp	r3, #6
 80023ac:	d902      	bls.n	80023b4 <NVIC_EncodePriority+0x30>
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	3b03      	subs	r3, #3
 80023b2:	e000      	b.n	80023b6 <NVIC_EncodePriority+0x32>
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b8:	f04f 32ff 	mov.w	r2, #4294967295
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43da      	mvns	r2, r3
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	401a      	ands	r2, r3
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023cc:	f04f 31ff 	mov.w	r1, #4294967295
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	fa01 f303 	lsl.w	r3, r1, r3
 80023d6:	43d9      	mvns	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023dc:	4313      	orrs	r3, r2
         );
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3724      	adds	r7, #36	@ 0x24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
	...

080023ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023fc:	d301      	bcc.n	8002402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023fe:	2301      	movs	r3, #1
 8002400:	e00f      	b.n	8002422 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002402:	4a0a      	ldr	r2, [pc, #40]	@ (800242c <SysTick_Config+0x40>)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3b01      	subs	r3, #1
 8002408:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800240a:	210f      	movs	r1, #15
 800240c:	f04f 30ff 	mov.w	r0, #4294967295
 8002410:	f7ff ff8e 	bl	8002330 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002414:	4b05      	ldr	r3, [pc, #20]	@ (800242c <SysTick_Config+0x40>)
 8002416:	2200      	movs	r2, #0
 8002418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800241a:	4b04      	ldr	r3, [pc, #16]	@ (800242c <SysTick_Config+0x40>)
 800241c:	2207      	movs	r2, #7
 800241e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	e000e010 	.word	0xe000e010

08002430 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f7ff ff47 	bl	80022cc <__NVIC_SetPriorityGrouping>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b086      	sub	sp, #24
 800244a:	af00      	add	r7, sp, #0
 800244c:	4603      	mov	r3, r0
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	607a      	str	r2, [r7, #4]
 8002452:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002454:	2300      	movs	r3, #0
 8002456:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002458:	f7ff ff5c 	bl	8002314 <__NVIC_GetPriorityGrouping>
 800245c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	68b9      	ldr	r1, [r7, #8]
 8002462:	6978      	ldr	r0, [r7, #20]
 8002464:	f7ff ff8e 	bl	8002384 <NVIC_EncodePriority>
 8002468:	4602      	mov	r2, r0
 800246a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800246e:	4611      	mov	r1, r2
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff ff5d 	bl	8002330 <__NVIC_SetPriority>
}
 8002476:	bf00      	nop
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b082      	sub	sp, #8
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7ff ffb0 	bl	80023ec <SysTick_Config>
 800248c:	4603      	mov	r3, r0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002498:	b480      	push	{r7}
 800249a:	b087      	sub	sp, #28
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024a2:	2300      	movs	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024a6:	e154      	b.n	8002752 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	2101      	movs	r1, #1
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	fa01 f303 	lsl.w	r3, r1, r3
 80024b4:	4013      	ands	r3, r2
 80024b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f000 8146 	beq.w	800274c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f003 0303 	and.w	r3, r3, #3
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d005      	beq.n	80024d8 <HAL_GPIO_Init+0x40>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 0303 	and.w	r3, r3, #3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d130      	bne.n	800253a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	2203      	movs	r2, #3
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	4013      	ands	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	68da      	ldr	r2, [r3, #12]
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	4313      	orrs	r3, r2
 8002500:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800250e:	2201      	movs	r2, #1
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43db      	mvns	r3, r3
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	4013      	ands	r3, r2
 800251c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	091b      	lsrs	r3, r3, #4
 8002524:	f003 0201 	and.w	r2, r3, #1
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	693a      	ldr	r2, [r7, #16]
 8002530:	4313      	orrs	r3, r2
 8002532:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f003 0303 	and.w	r3, r3, #3
 8002542:	2b03      	cmp	r3, #3
 8002544:	d017      	beq.n	8002576 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	2203      	movs	r2, #3
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43db      	mvns	r3, r3
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	4013      	ands	r3, r2
 800255c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	4313      	orrs	r3, r2
 800256e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 0303 	and.w	r3, r3, #3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d123      	bne.n	80025ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	08da      	lsrs	r2, r3, #3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3208      	adds	r2, #8
 800258a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800258e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	f003 0307 	and.w	r3, r3, #7
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	220f      	movs	r2, #15
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43db      	mvns	r3, r3
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	4013      	ands	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	691a      	ldr	r2, [r3, #16]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	693a      	ldr	r2, [r7, #16]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	08da      	lsrs	r2, r3, #3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3208      	adds	r2, #8
 80025c4:	6939      	ldr	r1, [r7, #16]
 80025c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	2203      	movs	r2, #3
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43db      	mvns	r3, r3
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	4013      	ands	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f003 0203 	and.w	r2, r3, #3
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 80a0 	beq.w	800274c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800260c:	4b58      	ldr	r3, [pc, #352]	@ (8002770 <HAL_GPIO_Init+0x2d8>)
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	4a57      	ldr	r2, [pc, #348]	@ (8002770 <HAL_GPIO_Init+0x2d8>)
 8002612:	f043 0301 	orr.w	r3, r3, #1
 8002616:	6193      	str	r3, [r2, #24]
 8002618:	4b55      	ldr	r3, [pc, #340]	@ (8002770 <HAL_GPIO_Init+0x2d8>)
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002624:	4a53      	ldr	r2, [pc, #332]	@ (8002774 <HAL_GPIO_Init+0x2dc>)
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	089b      	lsrs	r3, r3, #2
 800262a:	3302      	adds	r3, #2
 800262c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002630:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f003 0303 	and.w	r3, r3, #3
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	220f      	movs	r2, #15
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	43db      	mvns	r3, r3
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	4013      	ands	r3, r2
 8002646:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800264e:	d019      	beq.n	8002684 <HAL_GPIO_Init+0x1ec>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a49      	ldr	r2, [pc, #292]	@ (8002778 <HAL_GPIO_Init+0x2e0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d013      	beq.n	8002680 <HAL_GPIO_Init+0x1e8>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a48      	ldr	r2, [pc, #288]	@ (800277c <HAL_GPIO_Init+0x2e4>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d00d      	beq.n	800267c <HAL_GPIO_Init+0x1e4>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a47      	ldr	r2, [pc, #284]	@ (8002780 <HAL_GPIO_Init+0x2e8>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d007      	beq.n	8002678 <HAL_GPIO_Init+0x1e0>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a46      	ldr	r2, [pc, #280]	@ (8002784 <HAL_GPIO_Init+0x2ec>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d101      	bne.n	8002674 <HAL_GPIO_Init+0x1dc>
 8002670:	2304      	movs	r3, #4
 8002672:	e008      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002674:	2305      	movs	r3, #5
 8002676:	e006      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002678:	2303      	movs	r3, #3
 800267a:	e004      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 800267c:	2302      	movs	r3, #2
 800267e:	e002      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002680:	2301      	movs	r3, #1
 8002682:	e000      	b.n	8002686 <HAL_GPIO_Init+0x1ee>
 8002684:	2300      	movs	r3, #0
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	f002 0203 	and.w	r2, r2, #3
 800268c:	0092      	lsls	r2, r2, #2
 800268e:	4093      	lsls	r3, r2
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	4313      	orrs	r3, r2
 8002694:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002696:	4937      	ldr	r1, [pc, #220]	@ (8002774 <HAL_GPIO_Init+0x2dc>)
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	089b      	lsrs	r3, r3, #2
 800269c:	3302      	adds	r3, #2
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026a4:	4b38      	ldr	r3, [pc, #224]	@ (8002788 <HAL_GPIO_Init+0x2f0>)
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	43db      	mvns	r3, r3
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4013      	ands	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80026c8:	4a2f      	ldr	r2, [pc, #188]	@ (8002788 <HAL_GPIO_Init+0x2f0>)
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026ce:	4b2e      	ldr	r3, [pc, #184]	@ (8002788 <HAL_GPIO_Init+0x2f0>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	43db      	mvns	r3, r3
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	4013      	ands	r3, r2
 80026dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d003      	beq.n	80026f2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80026f2:	4a25      	ldr	r2, [pc, #148]	@ (8002788 <HAL_GPIO_Init+0x2f0>)
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026f8:	4b23      	ldr	r3, [pc, #140]	@ (8002788 <HAL_GPIO_Init+0x2f0>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	43db      	mvns	r3, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4013      	ands	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d003      	beq.n	800271c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4313      	orrs	r3, r2
 800271a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800271c:	4a1a      	ldr	r2, [pc, #104]	@ (8002788 <HAL_GPIO_Init+0x2f0>)
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002722:	4b19      	ldr	r3, [pc, #100]	@ (8002788 <HAL_GPIO_Init+0x2f0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	43db      	mvns	r3, r3
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	4013      	ands	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4313      	orrs	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002746:	4a10      	ldr	r2, [pc, #64]	@ (8002788 <HAL_GPIO_Init+0x2f0>)
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	3301      	adds	r3, #1
 8002750:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	fa22 f303 	lsr.w	r3, r2, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	f47f aea3 	bne.w	80024a8 <HAL_GPIO_Init+0x10>
  }
}
 8002762:	bf00      	nop
 8002764:	bf00      	nop
 8002766:	371c      	adds	r7, #28
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	40021000 	.word	0x40021000
 8002774:	40010000 	.word	0x40010000
 8002778:	48000400 	.word	0x48000400
 800277c:	48000800 	.word	0x48000800
 8002780:	48000c00 	.word	0x48000c00
 8002784:	48001000 	.word	0x48001000
 8002788:	40010400 	.word	0x40010400

0800278c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002792:	af00      	add	r7, sp, #0
 8002794:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002798:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800279c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800279e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d102      	bne.n	80027b2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	f001 b823 	b.w	80037f8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f000 817d 	beq.w	8002ac2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80027c8:	4bbc      	ldr	r3, [pc, #752]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 030c 	and.w	r3, r3, #12
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d00c      	beq.n	80027ee <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027d4:	4bb9      	ldr	r3, [pc, #740]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f003 030c 	and.w	r3, r3, #12
 80027dc:	2b08      	cmp	r3, #8
 80027de:	d15c      	bne.n	800289a <HAL_RCC_OscConfig+0x10e>
 80027e0:	4bb6      	ldr	r3, [pc, #728]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027ec:	d155      	bne.n	800289a <HAL_RCC_OscConfig+0x10e>
 80027ee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027f2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80027fa:	fa93 f3a3 	rbit	r3, r3
 80027fe:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002802:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002806:	fab3 f383 	clz	r3, r3
 800280a:	b2db      	uxtb	r3, r3
 800280c:	095b      	lsrs	r3, r3, #5
 800280e:	b2db      	uxtb	r3, r3
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b01      	cmp	r3, #1
 8002818:	d102      	bne.n	8002820 <HAL_RCC_OscConfig+0x94>
 800281a:	4ba8      	ldr	r3, [pc, #672]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	e015      	b.n	800284c <HAL_RCC_OscConfig+0xc0>
 8002820:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002824:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002828:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800282c:	fa93 f3a3 	rbit	r3, r3
 8002830:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002834:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002838:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800283c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002840:	fa93 f3a3 	rbit	r3, r3
 8002844:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002848:	4b9c      	ldr	r3, [pc, #624]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 800284a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002850:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002854:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002858:	fa92 f2a2 	rbit	r2, r2
 800285c:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002860:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002864:	fab2 f282 	clz	r2, r2
 8002868:	b2d2      	uxtb	r2, r2
 800286a:	f042 0220 	orr.w	r2, r2, #32
 800286e:	b2d2      	uxtb	r2, r2
 8002870:	f002 021f 	and.w	r2, r2, #31
 8002874:	2101      	movs	r1, #1
 8002876:	fa01 f202 	lsl.w	r2, r1, r2
 800287a:	4013      	ands	r3, r2
 800287c:	2b00      	cmp	r3, #0
 800287e:	f000 811f 	beq.w	8002ac0 <HAL_RCC_OscConfig+0x334>
 8002882:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002886:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	f040 8116 	bne.w	8002ac0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	f000 bfaf 	b.w	80037f8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800289a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800289e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028aa:	d106      	bne.n	80028ba <HAL_RCC_OscConfig+0x12e>
 80028ac:	4b83      	ldr	r3, [pc, #524]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a82      	ldr	r2, [pc, #520]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80028b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	e036      	b.n	8002928 <HAL_RCC_OscConfig+0x19c>
 80028ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10c      	bne.n	80028e4 <HAL_RCC_OscConfig+0x158>
 80028ca:	4b7c      	ldr	r3, [pc, #496]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a7b      	ldr	r2, [pc, #492]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80028d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028d4:	6013      	str	r3, [r2, #0]
 80028d6:	4b79      	ldr	r3, [pc, #484]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a78      	ldr	r2, [pc, #480]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80028dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028e0:	6013      	str	r3, [r2, #0]
 80028e2:	e021      	b.n	8002928 <HAL_RCC_OscConfig+0x19c>
 80028e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028f4:	d10c      	bne.n	8002910 <HAL_RCC_OscConfig+0x184>
 80028f6:	4b71      	ldr	r3, [pc, #452]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a70      	ldr	r2, [pc, #448]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80028fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	4b6e      	ldr	r3, [pc, #440]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a6d      	ldr	r2, [pc, #436]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 8002908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	e00b      	b.n	8002928 <HAL_RCC_OscConfig+0x19c>
 8002910:	4b6a      	ldr	r3, [pc, #424]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a69      	ldr	r2, [pc, #420]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 8002916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	4b67      	ldr	r3, [pc, #412]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a66      	ldr	r2, [pc, #408]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 8002922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002926:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002928:	4b64      	ldr	r3, [pc, #400]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 800292a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292c:	f023 020f 	bic.w	r2, r3, #15
 8002930:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002934:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	495f      	ldr	r1, [pc, #380]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 800293e:	4313      	orrs	r3, r2
 8002940:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002946:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d059      	beq.n	8002a06 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002952:	f7ff fcaf 	bl	80022b4 <HAL_GetTick>
 8002956:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800295a:	e00a      	b.n	8002972 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800295c:	f7ff fcaa 	bl	80022b4 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b64      	cmp	r3, #100	@ 0x64
 800296a:	d902      	bls.n	8002972 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	f000 bf43 	b.w	80037f8 <HAL_RCC_OscConfig+0x106c>
 8002972:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002976:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800297e:	fa93 f3a3 	rbit	r3, r3
 8002982:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002986:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298a:	fab3 f383 	clz	r3, r3
 800298e:	b2db      	uxtb	r3, r3
 8002990:	095b      	lsrs	r3, r3, #5
 8002992:	b2db      	uxtb	r3, r3
 8002994:	f043 0301 	orr.w	r3, r3, #1
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b01      	cmp	r3, #1
 800299c:	d102      	bne.n	80029a4 <HAL_RCC_OscConfig+0x218>
 800299e:	4b47      	ldr	r3, [pc, #284]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	e015      	b.n	80029d0 <HAL_RCC_OscConfig+0x244>
 80029a4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80029a8:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ac:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80029b0:	fa93 f3a3 	rbit	r3, r3
 80029b4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80029b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80029bc:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80029c0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80029c4:	fa93 f3a3 	rbit	r3, r3
 80029c8:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80029cc:	4b3b      	ldr	r3, [pc, #236]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 80029ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80029d4:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80029d8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80029dc:	fa92 f2a2 	rbit	r2, r2
 80029e0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80029e4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80029e8:	fab2 f282 	clz	r2, r2
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	f042 0220 	orr.w	r2, r2, #32
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	f002 021f 	and.w	r2, r2, #31
 80029f8:	2101      	movs	r1, #1
 80029fa:	fa01 f202 	lsl.w	r2, r1, r2
 80029fe:	4013      	ands	r3, r2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d0ab      	beq.n	800295c <HAL_RCC_OscConfig+0x1d0>
 8002a04:	e05d      	b.n	8002ac2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a06:	f7ff fc55 	bl	80022b4 <HAL_GetTick>
 8002a0a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a0e:	e00a      	b.n	8002a26 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a10:	f7ff fc50 	bl	80022b4 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b64      	cmp	r3, #100	@ 0x64
 8002a1e:	d902      	bls.n	8002a26 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	f000 bee9 	b.w	80037f8 <HAL_RCC_OscConfig+0x106c>
 8002a26:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a2a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002a32:	fa93 f3a3 	rbit	r3, r3
 8002a36:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002a3a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a3e:	fab3 f383 	clz	r3, r3
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	095b      	lsrs	r3, r3, #5
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	f043 0301 	orr.w	r3, r3, #1
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d102      	bne.n	8002a58 <HAL_RCC_OscConfig+0x2cc>
 8002a52:	4b1a      	ldr	r3, [pc, #104]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	e015      	b.n	8002a84 <HAL_RCC_OscConfig+0x2f8>
 8002a58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a5c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a60:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002a64:	fa93 f3a3 	rbit	r3, r3
 8002a68:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002a6c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a70:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002a74:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002a78:	fa93 f3a3 	rbit	r3, r3
 8002a7c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002a80:	4b0e      	ldr	r3, [pc, #56]	@ (8002abc <HAL_RCC_OscConfig+0x330>)
 8002a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a84:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a88:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002a8c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002a90:	fa92 f2a2 	rbit	r2, r2
 8002a94:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002a98:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002a9c:	fab2 f282 	clz	r2, r2
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	f042 0220 	orr.w	r2, r2, #32
 8002aa6:	b2d2      	uxtb	r2, r2
 8002aa8:	f002 021f 	and.w	r2, r2, #31
 8002aac:	2101      	movs	r1, #1
 8002aae:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1ab      	bne.n	8002a10 <HAL_RCC_OscConfig+0x284>
 8002ab8:	e003      	b.n	8002ac2 <HAL_RCC_OscConfig+0x336>
 8002aba:	bf00      	nop
 8002abc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ac2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0302 	and.w	r3, r3, #2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f000 817d 	beq.w	8002dd2 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002ad8:	4ba6      	ldr	r3, [pc, #664]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f003 030c 	and.w	r3, r3, #12
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00b      	beq.n	8002afc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002ae4:	4ba3      	ldr	r3, [pc, #652]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f003 030c 	and.w	r3, r3, #12
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d172      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x44a>
 8002af0:	4ba0      	ldr	r3, [pc, #640]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d16c      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x44a>
 8002afc:	2302      	movs	r3, #2
 8002afe:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b02:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002b0e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b12:	fab3 f383 	clz	r3, r3
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	095b      	lsrs	r3, r3, #5
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	f043 0301 	orr.w	r3, r3, #1
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d102      	bne.n	8002b2c <HAL_RCC_OscConfig+0x3a0>
 8002b26:	4b93      	ldr	r3, [pc, #588]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	e013      	b.n	8002b54 <HAL_RCC_OscConfig+0x3c8>
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b32:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002b36:	fa93 f3a3 	rbit	r3, r3
 8002b3a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002b3e:	2302      	movs	r3, #2
 8002b40:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002b44:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002b48:	fa93 f3a3 	rbit	r3, r3
 8002b4c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002b50:	4b88      	ldr	r3, [pc, #544]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b54:	2202      	movs	r2, #2
 8002b56:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002b5a:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002b5e:	fa92 f2a2 	rbit	r2, r2
 8002b62:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002b66:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002b6a:	fab2 f282 	clz	r2, r2
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	f042 0220 	orr.w	r2, r2, #32
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	f002 021f 	and.w	r2, r2, #31
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00a      	beq.n	8002b9c <HAL_RCC_OscConfig+0x410>
 8002b86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d002      	beq.n	8002b9c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	f000 be2e 	b.w	80037f8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9c:	4b75      	ldr	r3, [pc, #468]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ba4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	21f8      	movs	r1, #248	@ 0xf8
 8002bb2:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb6:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002bba:	fa91 f1a1 	rbit	r1, r1
 8002bbe:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002bc2:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002bc6:	fab1 f181 	clz	r1, r1
 8002bca:	b2c9      	uxtb	r1, r1
 8002bcc:	408b      	lsls	r3, r1
 8002bce:	4969      	ldr	r1, [pc, #420]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bd4:	e0fd      	b.n	8002dd2 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	691b      	ldr	r3, [r3, #16]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 8088 	beq.w	8002cf8 <HAL_RCC_OscConfig+0x56c>
 8002be8:	2301      	movs	r3, #1
 8002bea:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bee:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002bf2:	fa93 f3a3 	rbit	r3, r3
 8002bf6:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002bfa:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bfe:	fab3 f383 	clz	r3, r3
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002c08:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	461a      	mov	r2, r3
 8002c10:	2301      	movs	r3, #1
 8002c12:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c14:	f7ff fb4e 	bl	80022b4 <HAL_GetTick>
 8002c18:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1c:	e00a      	b.n	8002c34 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c1e:	f7ff fb49 	bl	80022b4 <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d902      	bls.n	8002c34 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	f000 bde2 	b.w	80037f8 <HAL_RCC_OscConfig+0x106c>
 8002c34:	2302      	movs	r3, #2
 8002c36:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002c3e:	fa93 f3a3 	rbit	r3, r3
 8002c42:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002c46:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c4a:	fab3 f383 	clz	r3, r3
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	095b      	lsrs	r3, r3, #5
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d102      	bne.n	8002c64 <HAL_RCC_OscConfig+0x4d8>
 8002c5e:	4b45      	ldr	r3, [pc, #276]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	e013      	b.n	8002c8c <HAL_RCC_OscConfig+0x500>
 8002c64:	2302      	movs	r3, #2
 8002c66:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002c6e:	fa93 f3a3 	rbit	r3, r3
 8002c72:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002c76:	2302      	movs	r3, #2
 8002c78:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002c7c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002c80:	fa93 f3a3 	rbit	r3, r3
 8002c84:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002c88:	4b3a      	ldr	r3, [pc, #232]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8c:	2202      	movs	r2, #2
 8002c8e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002c92:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002c96:	fa92 f2a2 	rbit	r2, r2
 8002c9a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002c9e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002ca2:	fab2 f282 	clz	r2, r2
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	f042 0220 	orr.w	r2, r2, #32
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	f002 021f 	and.w	r2, r2, #31
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb8:	4013      	ands	r3, r2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0af      	beq.n	8002c1e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cbe:	4b2d      	ldr	r3, [pc, #180]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	695b      	ldr	r3, [r3, #20]
 8002cd2:	21f8      	movs	r1, #248	@ 0xf8
 8002cd4:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd8:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002cdc:	fa91 f1a1 	rbit	r1, r1
 8002ce0:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002ce4:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002ce8:	fab1 f181 	clz	r1, r1
 8002cec:	b2c9      	uxtb	r1, r1
 8002cee:	408b      	lsls	r3, r1
 8002cf0:	4920      	ldr	r1, [pc, #128]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	600b      	str	r3, [r1, #0]
 8002cf6:	e06c      	b.n	8002dd2 <HAL_RCC_OscConfig+0x646>
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfe:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002d02:	fa93 f3a3 	rbit	r3, r3
 8002d06:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002d0a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d0e:	fab3 f383 	clz	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002d18:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	461a      	mov	r2, r3
 8002d20:	2300      	movs	r3, #0
 8002d22:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d24:	f7ff fac6 	bl	80022b4 <HAL_GetTick>
 8002d28:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d2c:	e00a      	b.n	8002d44 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d2e:	f7ff fac1 	bl	80022b4 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d902      	bls.n	8002d44 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	f000 bd5a 	b.w	80037f8 <HAL_RCC_OscConfig+0x106c>
 8002d44:	2302      	movs	r3, #2
 8002d46:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002d4e:	fa93 f3a3 	rbit	r3, r3
 8002d52:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002d56:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d5a:	fab3 f383 	clz	r3, r3
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	095b      	lsrs	r3, r3, #5
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	f043 0301 	orr.w	r3, r3, #1
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d104      	bne.n	8002d78 <HAL_RCC_OscConfig+0x5ec>
 8002d6e:	4b01      	ldr	r3, [pc, #4]	@ (8002d74 <HAL_RCC_OscConfig+0x5e8>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	e015      	b.n	8002da0 <HAL_RCC_OscConfig+0x614>
 8002d74:	40021000 	.word	0x40021000
 8002d78:	2302      	movs	r3, #2
 8002d7a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002d82:	fa93 f3a3 	rbit	r3, r3
 8002d86:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002d90:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002d94:	fa93 f3a3 	rbit	r3, r3
 8002d98:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002d9c:	4bc8      	ldr	r3, [pc, #800]	@ (80030c0 <HAL_RCC_OscConfig+0x934>)
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da0:	2202      	movs	r2, #2
 8002da2:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002da6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002daa:	fa92 f2a2 	rbit	r2, r2
 8002dae:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002db2:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002db6:	fab2 f282 	clz	r2, r2
 8002dba:	b2d2      	uxtb	r2, r2
 8002dbc:	f042 0220 	orr.w	r2, r2, #32
 8002dc0:	b2d2      	uxtb	r2, r2
 8002dc2:	f002 021f 	and.w	r2, r2, #31
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dcc:	4013      	ands	r3, r2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1ad      	bne.n	8002d2e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dd6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0308 	and.w	r3, r3, #8
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	f000 8110 	beq.w	8003008 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002de8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d079      	beq.n	8002eec <HAL_RCC_OscConfig+0x760>
 8002df8:	2301      	movs	r3, #1
 8002dfa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002e02:	fa93 f3a3 	rbit	r3, r3
 8002e06:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002e0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e0e:	fab3 f383 	clz	r3, r3
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	461a      	mov	r2, r3
 8002e16:	4bab      	ldr	r3, [pc, #684]	@ (80030c4 <HAL_RCC_OscConfig+0x938>)
 8002e18:	4413      	add	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	2301      	movs	r3, #1
 8002e20:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e22:	f7ff fa47 	bl	80022b4 <HAL_GetTick>
 8002e26:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e2a:	e00a      	b.n	8002e42 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e2c:	f7ff fa42 	bl	80022b4 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d902      	bls.n	8002e42 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	f000 bcdb 	b.w	80037f8 <HAL_RCC_OscConfig+0x106c>
 8002e42:	2302      	movs	r3, #2
 8002e44:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e48:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002e4c:	fa93 f3a3 	rbit	r3, r3
 8002e50:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002e54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e58:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e64:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	fa93 f2a3 	rbit	r2, r3
 8002e6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e72:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002e80:	2202      	movs	r2, #2
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	fa93 f2a3 	rbit	r2, r3
 8002e92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e96:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e9a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9c:	4b88      	ldr	r3, [pc, #544]	@ (80030c0 <HAL_RCC_OscConfig+0x934>)
 8002e9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ea4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002ea8:	2102      	movs	r1, #2
 8002eaa:	6019      	str	r1, [r3, #0]
 8002eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eb0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	fa93 f1a3 	rbit	r1, r3
 8002eba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ebe:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002ec2:	6019      	str	r1, [r3, #0]
  return result;
 8002ec4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	fab3 f383 	clz	r3, r3
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	f003 031f 	and.w	r3, r3, #31
 8002ede:	2101      	movs	r1, #1
 8002ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d0a0      	beq.n	8002e2c <HAL_RCC_OscConfig+0x6a0>
 8002eea:	e08d      	b.n	8003008 <HAL_RCC_OscConfig+0x87c>
 8002eec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002efc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	fa93 f2a3 	rbit	r2, r3
 8002f06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002f0e:	601a      	str	r2, [r3, #0]
  return result;
 8002f10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f14:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002f18:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f1a:	fab3 f383 	clz	r3, r3
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	461a      	mov	r2, r3
 8002f22:	4b68      	ldr	r3, [pc, #416]	@ (80030c4 <HAL_RCC_OscConfig+0x938>)
 8002f24:	4413      	add	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	461a      	mov	r2, r3
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f2e:	f7ff f9c1 	bl	80022b4 <HAL_GetTick>
 8002f32:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f36:	e00a      	b.n	8002f4e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f38:	f7ff f9bc 	bl	80022b4 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d902      	bls.n	8002f4e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	f000 bc55 	b.w	80037f8 <HAL_RCC_OscConfig+0x106c>
 8002f4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f52:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002f56:	2202      	movs	r2, #2
 8002f58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f5e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	fa93 f2a3 	rbit	r2, r3
 8002f68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f6c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002f70:	601a      	str	r2, [r3, #0]
 8002f72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f76:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f82:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	fa93 f2a3 	rbit	r2, r3
 8002f8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f90:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f9a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	601a      	str	r2, [r3, #0]
 8002fa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fa6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	fa93 f2a3 	rbit	r2, r3
 8002fb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fb4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002fb8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fba:	4b41      	ldr	r3, [pc, #260]	@ (80030c0 <HAL_RCC_OscConfig+0x934>)
 8002fbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002fc6:	2102      	movs	r1, #2
 8002fc8:	6019      	str	r1, [r3, #0]
 8002fca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fce:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	fa93 f1a3 	rbit	r1, r3
 8002fd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fdc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002fe0:	6019      	str	r1, [r3, #0]
  return result;
 8002fe2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	fab3 f383 	clz	r3, r3
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	f003 031f 	and.w	r3, r3, #31
 8002ffc:	2101      	movs	r1, #1
 8002ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8003002:	4013      	ands	r3, r2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d197      	bne.n	8002f38 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003008:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800300c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 81a1 	beq.w	8003360 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800301e:	2300      	movs	r3, #0
 8003020:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003024:	4b26      	ldr	r3, [pc, #152]	@ (80030c0 <HAL_RCC_OscConfig+0x934>)
 8003026:	69db      	ldr	r3, [r3, #28]
 8003028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d116      	bne.n	800305e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003030:	4b23      	ldr	r3, [pc, #140]	@ (80030c0 <HAL_RCC_OscConfig+0x934>)
 8003032:	69db      	ldr	r3, [r3, #28]
 8003034:	4a22      	ldr	r2, [pc, #136]	@ (80030c0 <HAL_RCC_OscConfig+0x934>)
 8003036:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800303a:	61d3      	str	r3, [r2, #28]
 800303c:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <HAL_RCC_OscConfig+0x934>)
 800303e:	69db      	ldr	r3, [r3, #28]
 8003040:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003044:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003048:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003052:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003056:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003058:	2301      	movs	r3, #1
 800305a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800305e:	4b1a      	ldr	r3, [pc, #104]	@ (80030c8 <HAL_RCC_OscConfig+0x93c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003066:	2b00      	cmp	r3, #0
 8003068:	d11a      	bne.n	80030a0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800306a:	4b17      	ldr	r3, [pc, #92]	@ (80030c8 <HAL_RCC_OscConfig+0x93c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a16      	ldr	r2, [pc, #88]	@ (80030c8 <HAL_RCC_OscConfig+0x93c>)
 8003070:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003074:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003076:	f7ff f91d 	bl	80022b4 <HAL_GetTick>
 800307a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800307e:	e009      	b.n	8003094 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003080:	f7ff f918 	bl	80022b4 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b64      	cmp	r3, #100	@ 0x64
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e3b1      	b.n	80037f8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003094:	4b0c      	ldr	r3, [pc, #48]	@ (80030c8 <HAL_RCC_OscConfig+0x93c>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800309c:	2b00      	cmp	r3, #0
 800309e:	d0ef      	beq.n	8003080 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d10d      	bne.n	80030cc <HAL_RCC_OscConfig+0x940>
 80030b0:	4b03      	ldr	r3, [pc, #12]	@ (80030c0 <HAL_RCC_OscConfig+0x934>)
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	4a02      	ldr	r2, [pc, #8]	@ (80030c0 <HAL_RCC_OscConfig+0x934>)
 80030b6:	f043 0301 	orr.w	r3, r3, #1
 80030ba:	6213      	str	r3, [r2, #32]
 80030bc:	e03c      	b.n	8003138 <HAL_RCC_OscConfig+0x9ac>
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000
 80030c4:	10908120 	.word	0x10908120
 80030c8:	40007000 	.word	0x40007000
 80030cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d10c      	bne.n	80030f6 <HAL_RCC_OscConfig+0x96a>
 80030dc:	4bc1      	ldr	r3, [pc, #772]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	4ac0      	ldr	r2, [pc, #768]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 80030e2:	f023 0301 	bic.w	r3, r3, #1
 80030e6:	6213      	str	r3, [r2, #32]
 80030e8:	4bbe      	ldr	r3, [pc, #760]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	4abd      	ldr	r2, [pc, #756]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 80030ee:	f023 0304 	bic.w	r3, r3, #4
 80030f2:	6213      	str	r3, [r2, #32]
 80030f4:	e020      	b.n	8003138 <HAL_RCC_OscConfig+0x9ac>
 80030f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	2b05      	cmp	r3, #5
 8003104:	d10c      	bne.n	8003120 <HAL_RCC_OscConfig+0x994>
 8003106:	4bb7      	ldr	r3, [pc, #732]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	4ab6      	ldr	r2, [pc, #728]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 800310c:	f043 0304 	orr.w	r3, r3, #4
 8003110:	6213      	str	r3, [r2, #32]
 8003112:	4bb4      	ldr	r3, [pc, #720]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 8003114:	6a1b      	ldr	r3, [r3, #32]
 8003116:	4ab3      	ldr	r2, [pc, #716]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 8003118:	f043 0301 	orr.w	r3, r3, #1
 800311c:	6213      	str	r3, [r2, #32]
 800311e:	e00b      	b.n	8003138 <HAL_RCC_OscConfig+0x9ac>
 8003120:	4bb0      	ldr	r3, [pc, #704]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	4aaf      	ldr	r2, [pc, #700]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 8003126:	f023 0301 	bic.w	r3, r3, #1
 800312a:	6213      	str	r3, [r2, #32]
 800312c:	4bad      	ldr	r3, [pc, #692]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	4aac      	ldr	r2, [pc, #688]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 8003132:	f023 0304 	bic.w	r3, r3, #4
 8003136:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003138:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800313c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 8081 	beq.w	800324c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800314a:	f7ff f8b3 	bl	80022b4 <HAL_GetTick>
 800314e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003152:	e00b      	b.n	800316c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003154:	f7ff f8ae 	bl	80022b4 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003164:	4293      	cmp	r3, r2
 8003166:	d901      	bls.n	800316c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e345      	b.n	80037f8 <HAL_RCC_OscConfig+0x106c>
 800316c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003170:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003174:	2202      	movs	r2, #2
 8003176:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003178:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800317c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	fa93 f2a3 	rbit	r2, r3
 8003186:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800318a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003194:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003198:	2202      	movs	r2, #2
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	fa93 f2a3 	rbit	r2, r3
 80031aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ae:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80031b2:	601a      	str	r2, [r3, #0]
  return result;
 80031b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80031bc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031be:	fab3 f383 	clz	r3, r3
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	095b      	lsrs	r3, r3, #5
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	f043 0302 	orr.w	r3, r3, #2
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d102      	bne.n	80031d8 <HAL_RCC_OscConfig+0xa4c>
 80031d2:	4b84      	ldr	r3, [pc, #528]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	e013      	b.n	8003200 <HAL_RCC_OscConfig+0xa74>
 80031d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031dc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80031e0:	2202      	movs	r2, #2
 80031e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	fa93 f2a3 	rbit	r2, r3
 80031f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80031fa:	601a      	str	r2, [r3, #0]
 80031fc:	4b79      	ldr	r3, [pc, #484]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 80031fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003200:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003204:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003208:	2102      	movs	r1, #2
 800320a:	6011      	str	r1, [r2, #0]
 800320c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003210:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003214:	6812      	ldr	r2, [r2, #0]
 8003216:	fa92 f1a2 	rbit	r1, r2
 800321a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800321e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003222:	6011      	str	r1, [r2, #0]
  return result;
 8003224:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003228:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800322c:	6812      	ldr	r2, [r2, #0]
 800322e:	fab2 f282 	clz	r2, r2
 8003232:	b2d2      	uxtb	r2, r2
 8003234:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003238:	b2d2      	uxtb	r2, r2
 800323a:	f002 021f 	and.w	r2, r2, #31
 800323e:	2101      	movs	r1, #1
 8003240:	fa01 f202 	lsl.w	r2, r1, r2
 8003244:	4013      	ands	r3, r2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d084      	beq.n	8003154 <HAL_RCC_OscConfig+0x9c8>
 800324a:	e07f      	b.n	800334c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800324c:	f7ff f832 	bl	80022b4 <HAL_GetTick>
 8003250:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003254:	e00b      	b.n	800326e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003256:	f7ff f82d 	bl	80022b4 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003266:	4293      	cmp	r3, r2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e2c4      	b.n	80037f8 <HAL_RCC_OscConfig+0x106c>
 800326e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003272:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003276:	2202      	movs	r2, #2
 8003278:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800327e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	fa93 f2a3 	rbit	r2, r3
 8003288:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800328c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003290:	601a      	str	r2, [r3, #0]
 8003292:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003296:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800329a:	2202      	movs	r2, #2
 800329c:	601a      	str	r2, [r3, #0]
 800329e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032a2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	fa93 f2a3 	rbit	r2, r3
 80032ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032b0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80032b4:	601a      	str	r2, [r3, #0]
  return result;
 80032b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ba:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80032be:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032c0:	fab3 f383 	clz	r3, r3
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	095b      	lsrs	r3, r3, #5
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	f043 0302 	orr.w	r3, r3, #2
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d102      	bne.n	80032da <HAL_RCC_OscConfig+0xb4e>
 80032d4:	4b43      	ldr	r3, [pc, #268]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	e013      	b.n	8003302 <HAL_RCC_OscConfig+0xb76>
 80032da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032de:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80032e2:	2202      	movs	r2, #2
 80032e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ea:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	fa93 f2a3 	rbit	r2, r3
 80032f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032f8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	4b39      	ldr	r3, [pc, #228]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 8003300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003302:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003306:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800330a:	2102      	movs	r1, #2
 800330c:	6011      	str	r1, [r2, #0]
 800330e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003312:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003316:	6812      	ldr	r2, [r2, #0]
 8003318:	fa92 f1a2 	rbit	r1, r2
 800331c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003320:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003324:	6011      	str	r1, [r2, #0]
  return result;
 8003326:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800332a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800332e:	6812      	ldr	r2, [r2, #0]
 8003330:	fab2 f282 	clz	r2, r2
 8003334:	b2d2      	uxtb	r2, r2
 8003336:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800333a:	b2d2      	uxtb	r2, r2
 800333c:	f002 021f 	and.w	r2, r2, #31
 8003340:	2101      	movs	r1, #1
 8003342:	fa01 f202 	lsl.w	r2, r1, r2
 8003346:	4013      	ands	r3, r2
 8003348:	2b00      	cmp	r3, #0
 800334a:	d184      	bne.n	8003256 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800334c:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003350:	2b01      	cmp	r3, #1
 8003352:	d105      	bne.n	8003360 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003354:	4b23      	ldr	r3, [pc, #140]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 8003356:	69db      	ldr	r3, [r3, #28]
 8003358:	4a22      	ldr	r2, [pc, #136]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 800335a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800335e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003360:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003364:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	69db      	ldr	r3, [r3, #28]
 800336c:	2b00      	cmp	r3, #0
 800336e:	f000 8242 	beq.w	80037f6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003372:	4b1c      	ldr	r3, [pc, #112]	@ (80033e4 <HAL_RCC_OscConfig+0xc58>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b08      	cmp	r3, #8
 800337c:	f000 8213 	beq.w	80037a6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003384:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	69db      	ldr	r3, [r3, #28]
 800338c:	2b02      	cmp	r3, #2
 800338e:	f040 8162 	bne.w	8003656 <HAL_RCC_OscConfig+0xeca>
 8003392:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003396:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800339a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800339e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	fa93 f2a3 	rbit	r2, r3
 80033ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80033b6:	601a      	str	r2, [r3, #0]
  return result;
 80033b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033bc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80033c0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c2:	fab3 f383 	clz	r3, r3
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80033cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	461a      	mov	r2, r3
 80033d4:	2300      	movs	r3, #0
 80033d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d8:	f7fe ff6c 	bl	80022b4 <HAL_GetTick>
 80033dc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033e0:	e00c      	b.n	80033fc <HAL_RCC_OscConfig+0xc70>
 80033e2:	bf00      	nop
 80033e4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033e8:	f7fe ff64 	bl	80022b4 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e1fd      	b.n	80037f8 <HAL_RCC_OscConfig+0x106c>
 80033fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003400:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003404:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003408:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800340e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	fa93 f2a3 	rbit	r2, r3
 8003418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003420:	601a      	str	r2, [r3, #0]
  return result;
 8003422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003426:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800342a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800342c:	fab3 f383 	clz	r3, r3
 8003430:	b2db      	uxtb	r3, r3
 8003432:	095b      	lsrs	r3, r3, #5
 8003434:	b2db      	uxtb	r3, r3
 8003436:	f043 0301 	orr.w	r3, r3, #1
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b01      	cmp	r3, #1
 800343e:	d102      	bne.n	8003446 <HAL_RCC_OscConfig+0xcba>
 8003440:	4bb0      	ldr	r3, [pc, #704]	@ (8003704 <HAL_RCC_OscConfig+0xf78>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	e027      	b.n	8003496 <HAL_RCC_OscConfig+0xd0a>
 8003446:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800344a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800344e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003452:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003458:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	fa93 f2a3 	rbit	r2, r3
 8003462:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003466:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800346a:	601a      	str	r2, [r3, #0]
 800346c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003470:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003474:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003478:	601a      	str	r2, [r3, #0]
 800347a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800347e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	fa93 f2a3 	rbit	r2, r3
 8003488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800348c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	4b9c      	ldr	r3, [pc, #624]	@ (8003704 <HAL_RCC_OscConfig+0xf78>)
 8003494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003496:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800349a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800349e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80034a2:	6011      	str	r1, [r2, #0]
 80034a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034a8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80034ac:	6812      	ldr	r2, [r2, #0]
 80034ae:	fa92 f1a2 	rbit	r1, r2
 80034b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034b6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80034ba:	6011      	str	r1, [r2, #0]
  return result;
 80034bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80034c0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80034c4:	6812      	ldr	r2, [r2, #0]
 80034c6:	fab2 f282 	clz	r2, r2
 80034ca:	b2d2      	uxtb	r2, r2
 80034cc:	f042 0220 	orr.w	r2, r2, #32
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	f002 021f 	and.w	r2, r2, #31
 80034d6:	2101      	movs	r1, #1
 80034d8:	fa01 f202 	lsl.w	r2, r1, r2
 80034dc:	4013      	ands	r3, r2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d182      	bne.n	80033e8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034e2:	4b88      	ldr	r3, [pc, #544]	@ (8003704 <HAL_RCC_OscConfig+0xf78>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80034ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80034f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	430b      	orrs	r3, r1
 8003504:	497f      	ldr	r1, [pc, #508]	@ (8003704 <HAL_RCC_OscConfig+0xf78>)
 8003506:	4313      	orrs	r3, r2
 8003508:	604b      	str	r3, [r1, #4]
 800350a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800350e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003512:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003516:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003518:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800351c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	fa93 f2a3 	rbit	r2, r3
 8003526:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800352a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800352e:	601a      	str	r2, [r3, #0]
  return result;
 8003530:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003534:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003538:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800353a:	fab3 f383 	clz	r3, r3
 800353e:	b2db      	uxtb	r3, r3
 8003540:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003544:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	461a      	mov	r2, r3
 800354c:	2301      	movs	r3, #1
 800354e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003550:	f7fe feb0 	bl	80022b4 <HAL_GetTick>
 8003554:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003558:	e009      	b.n	800356e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800355a:	f7fe feab 	bl	80022b4 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e144      	b.n	80037f8 <HAL_RCC_OscConfig+0x106c>
 800356e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003572:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003576:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800357a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003580:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	fa93 f2a3 	rbit	r2, r3
 800358a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800358e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003592:	601a      	str	r2, [r3, #0]
  return result;
 8003594:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003598:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800359c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800359e:	fab3 f383 	clz	r3, r3
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	095b      	lsrs	r3, r3, #5
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	f043 0301 	orr.w	r3, r3, #1
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d102      	bne.n	80035b8 <HAL_RCC_OscConfig+0xe2c>
 80035b2:	4b54      	ldr	r3, [pc, #336]	@ (8003704 <HAL_RCC_OscConfig+0xf78>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	e027      	b.n	8003608 <HAL_RCC_OscConfig+0xe7c>
 80035b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035bc:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80035c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ca:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	fa93 f2a3 	rbit	r2, r3
 80035d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035d8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80035dc:	601a      	str	r2, [r3, #0]
 80035de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035e2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80035e6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035ea:	601a      	str	r2, [r3, #0]
 80035ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035f0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	fa93 f2a3 	rbit	r2, r3
 80035fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035fe:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	4b3f      	ldr	r3, [pc, #252]	@ (8003704 <HAL_RCC_OscConfig+0xf78>)
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800360c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003610:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003614:	6011      	str	r1, [r2, #0]
 8003616:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800361a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800361e:	6812      	ldr	r2, [r2, #0]
 8003620:	fa92 f1a2 	rbit	r1, r2
 8003624:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003628:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800362c:	6011      	str	r1, [r2, #0]
  return result;
 800362e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003632:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003636:	6812      	ldr	r2, [r2, #0]
 8003638:	fab2 f282 	clz	r2, r2
 800363c:	b2d2      	uxtb	r2, r2
 800363e:	f042 0220 	orr.w	r2, r2, #32
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	f002 021f 	and.w	r2, r2, #31
 8003648:	2101      	movs	r1, #1
 800364a:	fa01 f202 	lsl.w	r2, r1, r2
 800364e:	4013      	ands	r3, r2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d082      	beq.n	800355a <HAL_RCC_OscConfig+0xdce>
 8003654:	e0cf      	b.n	80037f6 <HAL_RCC_OscConfig+0x106a>
 8003656:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800365a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800365e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003662:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003664:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003668:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	fa93 f2a3 	rbit	r2, r3
 8003672:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003676:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800367a:	601a      	str	r2, [r3, #0]
  return result;
 800367c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003680:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003684:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003686:	fab3 f383 	clz	r3, r3
 800368a:	b2db      	uxtb	r3, r3
 800368c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003690:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	461a      	mov	r2, r3
 8003698:	2300      	movs	r3, #0
 800369a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800369c:	f7fe fe0a 	bl	80022b4 <HAL_GetTick>
 80036a0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036a4:	e009      	b.n	80036ba <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036a6:	f7fe fe05 	bl	80022b4 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e09e      	b.n	80037f8 <HAL_RCC_OscConfig+0x106c>
 80036ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036be:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80036c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036cc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	fa93 f2a3 	rbit	r2, r3
 80036d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036da:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80036de:	601a      	str	r2, [r3, #0]
  return result;
 80036e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80036e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036ea:	fab3 f383 	clz	r3, r3
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	095b      	lsrs	r3, r3, #5
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	f043 0301 	orr.w	r3, r3, #1
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d104      	bne.n	8003708 <HAL_RCC_OscConfig+0xf7c>
 80036fe:	4b01      	ldr	r3, [pc, #4]	@ (8003704 <HAL_RCC_OscConfig+0xf78>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	e029      	b.n	8003758 <HAL_RCC_OscConfig+0xfcc>
 8003704:	40021000 	.word	0x40021000
 8003708:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800370c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003710:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003714:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003716:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800371a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	fa93 f2a3 	rbit	r2, r3
 8003724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003728:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800372c:	601a      	str	r2, [r3, #0]
 800372e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003732:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003736:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800373a:	601a      	str	r2, [r3, #0]
 800373c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003740:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	fa93 f2a3 	rbit	r2, r3
 800374a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	4b2b      	ldr	r3, [pc, #172]	@ (8003804 <HAL_RCC_OscConfig+0x1078>)
 8003756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003758:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800375c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003760:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003764:	6011      	str	r1, [r2, #0]
 8003766:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800376a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800376e:	6812      	ldr	r2, [r2, #0]
 8003770:	fa92 f1a2 	rbit	r1, r2
 8003774:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003778:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800377c:	6011      	str	r1, [r2, #0]
  return result;
 800377e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003782:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003786:	6812      	ldr	r2, [r2, #0]
 8003788:	fab2 f282 	clz	r2, r2
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	f042 0220 	orr.w	r2, r2, #32
 8003792:	b2d2      	uxtb	r2, r2
 8003794:	f002 021f 	and.w	r2, r2, #31
 8003798:	2101      	movs	r1, #1
 800379a:	fa01 f202 	lsl.w	r2, r1, r2
 800379e:	4013      	ands	r3, r2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d180      	bne.n	80036a6 <HAL_RCC_OscConfig+0xf1a>
 80037a4:	e027      	b.n	80037f6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037aa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d101      	bne.n	80037ba <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e01e      	b.n	80037f8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80037ba:	4b12      	ldr	r3, [pc, #72]	@ (8003804 <HAL_RCC_OscConfig+0x1078>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80037c2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80037c6:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80037ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6a1b      	ldr	r3, [r3, #32]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d10b      	bne.n	80037f2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80037da:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80037de:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80037e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d001      	beq.n	80037f6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	40021000 	.word	0x40021000

08003808 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b09e      	sub	sp, #120	@ 0x78
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003812:	2300      	movs	r3, #0
 8003814:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d101      	bne.n	8003820 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e162      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003820:	4b90      	ldr	r3, [pc, #576]	@ (8003a64 <HAL_RCC_ClockConfig+0x25c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0307 	and.w	r3, r3, #7
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	429a      	cmp	r2, r3
 800382c:	d910      	bls.n	8003850 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800382e:	4b8d      	ldr	r3, [pc, #564]	@ (8003a64 <HAL_RCC_ClockConfig+0x25c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f023 0207 	bic.w	r2, r3, #7
 8003836:	498b      	ldr	r1, [pc, #556]	@ (8003a64 <HAL_RCC_ClockConfig+0x25c>)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	4313      	orrs	r3, r2
 800383c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800383e:	4b89      	ldr	r3, [pc, #548]	@ (8003a64 <HAL_RCC_ClockConfig+0x25c>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0307 	and.w	r3, r3, #7
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	429a      	cmp	r2, r3
 800384a:	d001      	beq.n	8003850 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e14a      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d008      	beq.n	800386e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800385c:	4b82      	ldr	r3, [pc, #520]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	497f      	ldr	r1, [pc, #508]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 800386a:	4313      	orrs	r3, r2
 800386c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b00      	cmp	r3, #0
 8003878:	f000 80dc 	beq.w	8003a34 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d13c      	bne.n	80038fe <HAL_RCC_ClockConfig+0xf6>
 8003884:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003888:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800388c:	fa93 f3a3 	rbit	r3, r3
 8003890:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003892:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003894:	fab3 f383 	clz	r3, r3
 8003898:	b2db      	uxtb	r3, r3
 800389a:	095b      	lsrs	r3, r3, #5
 800389c:	b2db      	uxtb	r3, r3
 800389e:	f043 0301 	orr.w	r3, r3, #1
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d102      	bne.n	80038ae <HAL_RCC_ClockConfig+0xa6>
 80038a8:	4b6f      	ldr	r3, [pc, #444]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	e00f      	b.n	80038ce <HAL_RCC_ClockConfig+0xc6>
 80038ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038b2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80038b6:	fa93 f3a3 	rbit	r3, r3
 80038ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80038bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80038c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038c4:	fa93 f3a3 	rbit	r3, r3
 80038c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038ca:	4b67      	ldr	r3, [pc, #412]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 80038cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ce:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80038d2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80038d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80038d6:	fa92 f2a2 	rbit	r2, r2
 80038da:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80038dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80038de:	fab2 f282 	clz	r2, r2
 80038e2:	b2d2      	uxtb	r2, r2
 80038e4:	f042 0220 	orr.w	r2, r2, #32
 80038e8:	b2d2      	uxtb	r2, r2
 80038ea:	f002 021f 	and.w	r2, r2, #31
 80038ee:	2101      	movs	r1, #1
 80038f0:	fa01 f202 	lsl.w	r2, r1, r2
 80038f4:	4013      	ands	r3, r2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d17b      	bne.n	80039f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e0f3      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b02      	cmp	r3, #2
 8003904:	d13c      	bne.n	8003980 <HAL_RCC_ClockConfig+0x178>
 8003906:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800390a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800390e:	fa93 f3a3 	rbit	r3, r3
 8003912:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003916:	fab3 f383 	clz	r3, r3
 800391a:	b2db      	uxtb	r3, r3
 800391c:	095b      	lsrs	r3, r3, #5
 800391e:	b2db      	uxtb	r3, r3
 8003920:	f043 0301 	orr.w	r3, r3, #1
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b01      	cmp	r3, #1
 8003928:	d102      	bne.n	8003930 <HAL_RCC_ClockConfig+0x128>
 800392a:	4b4f      	ldr	r3, [pc, #316]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	e00f      	b.n	8003950 <HAL_RCC_ClockConfig+0x148>
 8003930:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003934:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003936:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003938:	fa93 f3a3 	rbit	r3, r3
 800393c:	647b      	str	r3, [r7, #68]	@ 0x44
 800393e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003942:	643b      	str	r3, [r7, #64]	@ 0x40
 8003944:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003946:	fa93 f3a3 	rbit	r3, r3
 800394a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800394c:	4b46      	ldr	r3, [pc, #280]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 800394e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003950:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003954:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003956:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003958:	fa92 f2a2 	rbit	r2, r2
 800395c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800395e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003960:	fab2 f282 	clz	r2, r2
 8003964:	b2d2      	uxtb	r2, r2
 8003966:	f042 0220 	orr.w	r2, r2, #32
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	f002 021f 	and.w	r2, r2, #31
 8003970:	2101      	movs	r1, #1
 8003972:	fa01 f202 	lsl.w	r2, r1, r2
 8003976:	4013      	ands	r3, r2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d13a      	bne.n	80039f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e0b2      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x2de>
 8003980:	2302      	movs	r3, #2
 8003982:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003986:	fa93 f3a3 	rbit	r3, r3
 800398a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800398c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800398e:	fab3 f383 	clz	r3, r3
 8003992:	b2db      	uxtb	r3, r3
 8003994:	095b      	lsrs	r3, r3, #5
 8003996:	b2db      	uxtb	r3, r3
 8003998:	f043 0301 	orr.w	r3, r3, #1
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d102      	bne.n	80039a8 <HAL_RCC_ClockConfig+0x1a0>
 80039a2:	4b31      	ldr	r3, [pc, #196]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	e00d      	b.n	80039c4 <HAL_RCC_ClockConfig+0x1bc>
 80039a8:	2302      	movs	r3, #2
 80039aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ae:	fa93 f3a3 	rbit	r3, r3
 80039b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039b4:	2302      	movs	r3, #2
 80039b6:	623b      	str	r3, [r7, #32]
 80039b8:	6a3b      	ldr	r3, [r7, #32]
 80039ba:	fa93 f3a3 	rbit	r3, r3
 80039be:	61fb      	str	r3, [r7, #28]
 80039c0:	4b29      	ldr	r3, [pc, #164]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 80039c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c4:	2202      	movs	r2, #2
 80039c6:	61ba      	str	r2, [r7, #24]
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	fa92 f2a2 	rbit	r2, r2
 80039ce:	617a      	str	r2, [r7, #20]
  return result;
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	fab2 f282 	clz	r2, r2
 80039d6:	b2d2      	uxtb	r2, r2
 80039d8:	f042 0220 	orr.w	r2, r2, #32
 80039dc:	b2d2      	uxtb	r2, r2
 80039de:	f002 021f 	and.w	r2, r2, #31
 80039e2:	2101      	movs	r1, #1
 80039e4:	fa01 f202 	lsl.w	r2, r1, r2
 80039e8:	4013      	ands	r3, r2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e079      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f023 0203 	bic.w	r2, r3, #3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	491a      	ldr	r1, [pc, #104]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a04:	f7fe fc56 	bl	80022b4 <HAL_GetTick>
 8003a08:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a0a:	e00a      	b.n	8003a22 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a0c:	f7fe fc52 	bl	80022b4 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e061      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a22:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <HAL_RCC_ClockConfig+0x260>)
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f003 020c 	and.w	r2, r3, #12
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d1eb      	bne.n	8003a0c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a34:	4b0b      	ldr	r3, [pc, #44]	@ (8003a64 <HAL_RCC_ClockConfig+0x25c>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d214      	bcs.n	8003a6c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a42:	4b08      	ldr	r3, [pc, #32]	@ (8003a64 <HAL_RCC_ClockConfig+0x25c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f023 0207 	bic.w	r2, r3, #7
 8003a4a:	4906      	ldr	r1, [pc, #24]	@ (8003a64 <HAL_RCC_ClockConfig+0x25c>)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a52:	4b04      	ldr	r3, [pc, #16]	@ (8003a64 <HAL_RCC_ClockConfig+0x25c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0307 	and.w	r3, r3, #7
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d005      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e040      	b.n	8003ae6 <HAL_RCC_ClockConfig+0x2de>
 8003a64:	40022000 	.word	0x40022000
 8003a68:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a78:	4b1d      	ldr	r3, [pc, #116]	@ (8003af0 <HAL_RCC_ClockConfig+0x2e8>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	491a      	ldr	r1, [pc, #104]	@ (8003af0 <HAL_RCC_ClockConfig+0x2e8>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0308 	and.w	r3, r3, #8
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d009      	beq.n	8003aaa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a96:	4b16      	ldr	r3, [pc, #88]	@ (8003af0 <HAL_RCC_ClockConfig+0x2e8>)
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	4912      	ldr	r1, [pc, #72]	@ (8003af0 <HAL_RCC_ClockConfig+0x2e8>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003aaa:	f000 f829 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 8003aae:	4601      	mov	r1, r0
 8003ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8003af0 <HAL_RCC_ClockConfig+0x2e8>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ab8:	22f0      	movs	r2, #240	@ 0xf0
 8003aba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	fa92 f2a2 	rbit	r2, r2
 8003ac2:	60fa      	str	r2, [r7, #12]
  return result;
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	fab2 f282 	clz	r2, r2
 8003aca:	b2d2      	uxtb	r2, r2
 8003acc:	40d3      	lsrs	r3, r2
 8003ace:	4a09      	ldr	r2, [pc, #36]	@ (8003af4 <HAL_RCC_ClockConfig+0x2ec>)
 8003ad0:	5cd3      	ldrb	r3, [r2, r3]
 8003ad2:	fa21 f303 	lsr.w	r3, r1, r3
 8003ad6:	4a08      	ldr	r2, [pc, #32]	@ (8003af8 <HAL_RCC_ClockConfig+0x2f0>)
 8003ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003ada:	4b08      	ldr	r3, [pc, #32]	@ (8003afc <HAL_RCC_ClockConfig+0x2f4>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fe fba4 	bl	800222c <HAL_InitTick>
  
  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3778      	adds	r7, #120	@ 0x78
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	40021000 	.word	0x40021000
 8003af4:	08005670 	.word	0x08005670
 8003af8:	20000090 	.word	0x20000090
 8003afc:	2000011c 	.word	0x2000011c

08003b00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b087      	sub	sp, #28
 8003b04:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b06:	2300      	movs	r3, #0
 8003b08:	60fb      	str	r3, [r7, #12]
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60bb      	str	r3, [r7, #8]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	617b      	str	r3, [r7, #20]
 8003b12:	2300      	movs	r3, #0
 8003b14:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003b1a:	4b1e      	ldr	r3, [pc, #120]	@ (8003b94 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f003 030c 	and.w	r3, r3, #12
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d002      	beq.n	8003b30 <HAL_RCC_GetSysClockFreq+0x30>
 8003b2a:	2b08      	cmp	r3, #8
 8003b2c:	d003      	beq.n	8003b36 <HAL_RCC_GetSysClockFreq+0x36>
 8003b2e:	e026      	b.n	8003b7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b30:	4b19      	ldr	r3, [pc, #100]	@ (8003b98 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b32:	613b      	str	r3, [r7, #16]
      break;
 8003b34:	e026      	b.n	8003b84 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	0c9b      	lsrs	r3, r3, #18
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	4a17      	ldr	r2, [pc, #92]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b40:	5cd3      	ldrb	r3, [r2, r3]
 8003b42:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003b44:	4b13      	ldr	r3, [pc, #76]	@ (8003b94 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b48:	f003 030f 	and.w	r3, r3, #15
 8003b4c:	4a14      	ldr	r2, [pc, #80]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b4e:	5cd3      	ldrb	r3, [r2, r3]
 8003b50:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d008      	beq.n	8003b6e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003b5c:	4a0e      	ldr	r2, [pc, #56]	@ (8003b98 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	617b      	str	r3, [r7, #20]
 8003b6c:	e004      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a0c      	ldr	r2, [pc, #48]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b72:	fb02 f303 	mul.w	r3, r2, r3
 8003b76:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	613b      	str	r3, [r7, #16]
      break;
 8003b7c:	e002      	b.n	8003b84 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b7e:	4b06      	ldr	r3, [pc, #24]	@ (8003b98 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b80:	613b      	str	r3, [r7, #16]
      break;
 8003b82:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b84:	693b      	ldr	r3, [r7, #16]
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	371c      	adds	r7, #28
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	40021000 	.word	0x40021000
 8003b98:	007a1200 	.word	0x007a1200
 8003b9c:	080056e0 	.word	0x080056e0
 8003ba0:	080056f0 	.word	0x080056f0
 8003ba4:	003d0900 	.word	0x003d0900

08003ba8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e049      	b.n	8003c4e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d106      	bne.n	8003bd4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7fd ff84 	bl	8001adc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	3304      	adds	r3, #4
 8003be4:	4619      	mov	r1, r3
 8003be6:	4610      	mov	r0, r2
 8003be8:	f000 fa4a 	bl	8004080 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3708      	adds	r7, #8
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
	...

08003c58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d109      	bne.n	8003c7c <HAL_TIM_PWM_Start+0x24>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	bf14      	ite	ne
 8003c74:	2301      	movne	r3, #1
 8003c76:	2300      	moveq	r3, #0
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	e03c      	b.n	8003cf6 <HAL_TIM_PWM_Start+0x9e>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d109      	bne.n	8003c96 <HAL_TIM_PWM_Start+0x3e>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	bf14      	ite	ne
 8003c8e:	2301      	movne	r3, #1
 8003c90:	2300      	moveq	r3, #0
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	e02f      	b.n	8003cf6 <HAL_TIM_PWM_Start+0x9e>
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d109      	bne.n	8003cb0 <HAL_TIM_PWM_Start+0x58>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	bf14      	ite	ne
 8003ca8:	2301      	movne	r3, #1
 8003caa:	2300      	moveq	r3, #0
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	e022      	b.n	8003cf6 <HAL_TIM_PWM_Start+0x9e>
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	2b0c      	cmp	r3, #12
 8003cb4:	d109      	bne.n	8003cca <HAL_TIM_PWM_Start+0x72>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	bf14      	ite	ne
 8003cc2:	2301      	movne	r3, #1
 8003cc4:	2300      	moveq	r3, #0
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	e015      	b.n	8003cf6 <HAL_TIM_PWM_Start+0x9e>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	2b10      	cmp	r3, #16
 8003cce:	d109      	bne.n	8003ce4 <HAL_TIM_PWM_Start+0x8c>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	bf14      	ite	ne
 8003cdc:	2301      	movne	r3, #1
 8003cde:	2300      	moveq	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	e008      	b.n	8003cf6 <HAL_TIM_PWM_Start+0x9e>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	bf14      	ite	ne
 8003cf0:	2301      	movne	r3, #1
 8003cf2:	2300      	moveq	r3, #0
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e097      	b.n	8003e2e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d104      	bne.n	8003d0e <HAL_TIM_PWM_Start+0xb6>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2202      	movs	r2, #2
 8003d08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d0c:	e023      	b.n	8003d56 <HAL_TIM_PWM_Start+0xfe>
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b04      	cmp	r3, #4
 8003d12:	d104      	bne.n	8003d1e <HAL_TIM_PWM_Start+0xc6>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2202      	movs	r2, #2
 8003d18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d1c:	e01b      	b.n	8003d56 <HAL_TIM_PWM_Start+0xfe>
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d104      	bne.n	8003d2e <HAL_TIM_PWM_Start+0xd6>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d2c:	e013      	b.n	8003d56 <HAL_TIM_PWM_Start+0xfe>
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	2b0c      	cmp	r3, #12
 8003d32:	d104      	bne.n	8003d3e <HAL_TIM_PWM_Start+0xe6>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2202      	movs	r2, #2
 8003d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d3c:	e00b      	b.n	8003d56 <HAL_TIM_PWM_Start+0xfe>
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	2b10      	cmp	r3, #16
 8003d42:	d104      	bne.n	8003d4e <HAL_TIM_PWM_Start+0xf6>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2202      	movs	r2, #2
 8003d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d4c:	e003      	b.n	8003d56 <HAL_TIM_PWM_Start+0xfe>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2202      	movs	r2, #2
 8003d52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	6839      	ldr	r1, [r7, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 fd00 	bl	8004764 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a33      	ldr	r2, [pc, #204]	@ (8003e38 <HAL_TIM_PWM_Start+0x1e0>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d013      	beq.n	8003d96 <HAL_TIM_PWM_Start+0x13e>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a32      	ldr	r2, [pc, #200]	@ (8003e3c <HAL_TIM_PWM_Start+0x1e4>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d00e      	beq.n	8003d96 <HAL_TIM_PWM_Start+0x13e>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a30      	ldr	r2, [pc, #192]	@ (8003e40 <HAL_TIM_PWM_Start+0x1e8>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d009      	beq.n	8003d96 <HAL_TIM_PWM_Start+0x13e>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a2f      	ldr	r2, [pc, #188]	@ (8003e44 <HAL_TIM_PWM_Start+0x1ec>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d004      	beq.n	8003d96 <HAL_TIM_PWM_Start+0x13e>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a2d      	ldr	r2, [pc, #180]	@ (8003e48 <HAL_TIM_PWM_Start+0x1f0>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d101      	bne.n	8003d9a <HAL_TIM_PWM_Start+0x142>
 8003d96:	2301      	movs	r3, #1
 8003d98:	e000      	b.n	8003d9c <HAL_TIM_PWM_Start+0x144>
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d007      	beq.n	8003db0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a20      	ldr	r2, [pc, #128]	@ (8003e38 <HAL_TIM_PWM_Start+0x1e0>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d018      	beq.n	8003dec <HAL_TIM_PWM_Start+0x194>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dc2:	d013      	beq.n	8003dec <HAL_TIM_PWM_Start+0x194>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a20      	ldr	r2, [pc, #128]	@ (8003e4c <HAL_TIM_PWM_Start+0x1f4>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d00e      	beq.n	8003dec <HAL_TIM_PWM_Start+0x194>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a1f      	ldr	r2, [pc, #124]	@ (8003e50 <HAL_TIM_PWM_Start+0x1f8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d009      	beq.n	8003dec <HAL_TIM_PWM_Start+0x194>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a17      	ldr	r2, [pc, #92]	@ (8003e3c <HAL_TIM_PWM_Start+0x1e4>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d004      	beq.n	8003dec <HAL_TIM_PWM_Start+0x194>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a16      	ldr	r2, [pc, #88]	@ (8003e40 <HAL_TIM_PWM_Start+0x1e8>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d115      	bne.n	8003e18 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689a      	ldr	r2, [r3, #8]
 8003df2:	4b18      	ldr	r3, [pc, #96]	@ (8003e54 <HAL_TIM_PWM_Start+0x1fc>)
 8003df4:	4013      	ands	r3, r2
 8003df6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2b06      	cmp	r3, #6
 8003dfc:	d015      	beq.n	8003e2a <HAL_TIM_PWM_Start+0x1d2>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e04:	d011      	beq.n	8003e2a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f042 0201 	orr.w	r2, r2, #1
 8003e14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e16:	e008      	b.n	8003e2a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f042 0201 	orr.w	r2, r2, #1
 8003e26:	601a      	str	r2, [r3, #0]
 8003e28:	e000      	b.n	8003e2c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e2c:	2300      	movs	r3, #0
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	40012c00 	.word	0x40012c00
 8003e3c:	40013400 	.word	0x40013400
 8003e40:	40014000 	.word	0x40014000
 8003e44:	40014400 	.word	0x40014400
 8003e48:	40014800 	.word	0x40014800
 8003e4c:	40000400 	.word	0x40000400
 8003e50:	40000800 	.word	0x40000800
 8003e54:	00010007 	.word	0x00010007

08003e58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e64:	2300      	movs	r3, #0
 8003e66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d101      	bne.n	8003e76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003e72:	2302      	movs	r3, #2
 8003e74:	e0ff      	b.n	8004076 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b14      	cmp	r3, #20
 8003e82:	f200 80f0 	bhi.w	8004066 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003e86:	a201      	add	r2, pc, #4	@ (adr r2, 8003e8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e8c:	08003ee1 	.word	0x08003ee1
 8003e90:	08004067 	.word	0x08004067
 8003e94:	08004067 	.word	0x08004067
 8003e98:	08004067 	.word	0x08004067
 8003e9c:	08003f21 	.word	0x08003f21
 8003ea0:	08004067 	.word	0x08004067
 8003ea4:	08004067 	.word	0x08004067
 8003ea8:	08004067 	.word	0x08004067
 8003eac:	08003f63 	.word	0x08003f63
 8003eb0:	08004067 	.word	0x08004067
 8003eb4:	08004067 	.word	0x08004067
 8003eb8:	08004067 	.word	0x08004067
 8003ebc:	08003fa3 	.word	0x08003fa3
 8003ec0:	08004067 	.word	0x08004067
 8003ec4:	08004067 	.word	0x08004067
 8003ec8:	08004067 	.word	0x08004067
 8003ecc:	08003fe5 	.word	0x08003fe5
 8003ed0:	08004067 	.word	0x08004067
 8003ed4:	08004067 	.word	0x08004067
 8003ed8:	08004067 	.word	0x08004067
 8003edc:	08004025 	.word	0x08004025
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 f966 	bl	80041b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	699a      	ldr	r2, [r3, #24]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f042 0208 	orr.w	r2, r2, #8
 8003efa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699a      	ldr	r2, [r3, #24]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0204 	bic.w	r2, r2, #4
 8003f0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6999      	ldr	r1, [r3, #24]
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	619a      	str	r2, [r3, #24]
      break;
 8003f1e:	e0a5      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68b9      	ldr	r1, [r7, #8]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 f9d6 	bl	80042d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	699a      	ldr	r2, [r3, #24]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	699a      	ldr	r2, [r3, #24]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	6999      	ldr	r1, [r3, #24]
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	021a      	lsls	r2, r3, #8
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	430a      	orrs	r2, r1
 8003f5e:	619a      	str	r2, [r3, #24]
      break;
 8003f60:	e084      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 fa3f 	bl	80043ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	69da      	ldr	r2, [r3, #28]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f042 0208 	orr.w	r2, r2, #8
 8003f7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	69da      	ldr	r2, [r3, #28]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0204 	bic.w	r2, r2, #4
 8003f8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	69d9      	ldr	r1, [r3, #28]
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	691a      	ldr	r2, [r3, #16]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	61da      	str	r2, [r3, #28]
      break;
 8003fa0:	e064      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68b9      	ldr	r1, [r7, #8]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 faa7 	bl	80044fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	69da      	ldr	r2, [r3, #28]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	69da      	ldr	r2, [r3, #28]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	69d9      	ldr	r1, [r3, #28]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	021a      	lsls	r2, r3, #8
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	61da      	str	r2, [r3, #28]
      break;
 8003fe2:	e043      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 faf0 	bl	80045d0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f042 0208 	orr.w	r2, r2, #8
 8003ffe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0204 	bic.w	r2, r2, #4
 800400e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	691a      	ldr	r2, [r3, #16]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	430a      	orrs	r2, r1
 8004020:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004022:	e023      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68b9      	ldr	r1, [r7, #8]
 800402a:	4618      	mov	r0, r3
 800402c:	f000 fb34 	bl	8004698 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800403e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800404e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	021a      	lsls	r2, r3, #8
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	430a      	orrs	r2, r1
 8004062:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004064:	e002      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	75fb      	strb	r3, [r7, #23]
      break;
 800406a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004074:	7dfb      	ldrb	r3, [r7, #23]
}
 8004076:	4618      	mov	r0, r3
 8004078:	3718      	adds	r7, #24
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop

08004080 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a42      	ldr	r2, [pc, #264]	@ (800419c <TIM_Base_SetConfig+0x11c>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d00f      	beq.n	80040b8 <TIM_Base_SetConfig+0x38>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800409e:	d00b      	beq.n	80040b8 <TIM_Base_SetConfig+0x38>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a3f      	ldr	r2, [pc, #252]	@ (80041a0 <TIM_Base_SetConfig+0x120>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d007      	beq.n	80040b8 <TIM_Base_SetConfig+0x38>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a3e      	ldr	r2, [pc, #248]	@ (80041a4 <TIM_Base_SetConfig+0x124>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d003      	beq.n	80040b8 <TIM_Base_SetConfig+0x38>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a3d      	ldr	r2, [pc, #244]	@ (80041a8 <TIM_Base_SetConfig+0x128>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d108      	bne.n	80040ca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a33      	ldr	r2, [pc, #204]	@ (800419c <TIM_Base_SetConfig+0x11c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d01b      	beq.n	800410a <TIM_Base_SetConfig+0x8a>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040d8:	d017      	beq.n	800410a <TIM_Base_SetConfig+0x8a>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a30      	ldr	r2, [pc, #192]	@ (80041a0 <TIM_Base_SetConfig+0x120>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d013      	beq.n	800410a <TIM_Base_SetConfig+0x8a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a2f      	ldr	r2, [pc, #188]	@ (80041a4 <TIM_Base_SetConfig+0x124>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d00f      	beq.n	800410a <TIM_Base_SetConfig+0x8a>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a2e      	ldr	r2, [pc, #184]	@ (80041a8 <TIM_Base_SetConfig+0x128>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d00b      	beq.n	800410a <TIM_Base_SetConfig+0x8a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a2d      	ldr	r2, [pc, #180]	@ (80041ac <TIM_Base_SetConfig+0x12c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d007      	beq.n	800410a <TIM_Base_SetConfig+0x8a>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a2c      	ldr	r2, [pc, #176]	@ (80041b0 <TIM_Base_SetConfig+0x130>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d003      	beq.n	800410a <TIM_Base_SetConfig+0x8a>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a2b      	ldr	r2, [pc, #172]	@ (80041b4 <TIM_Base_SetConfig+0x134>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d108      	bne.n	800411c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004110:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	4313      	orrs	r3, r2
 800411a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	4313      	orrs	r3, r2
 8004128:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	689a      	ldr	r2, [r3, #8]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a16      	ldr	r2, [pc, #88]	@ (800419c <TIM_Base_SetConfig+0x11c>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d00f      	beq.n	8004168 <TIM_Base_SetConfig+0xe8>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a17      	ldr	r2, [pc, #92]	@ (80041a8 <TIM_Base_SetConfig+0x128>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d00b      	beq.n	8004168 <TIM_Base_SetConfig+0xe8>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a16      	ldr	r2, [pc, #88]	@ (80041ac <TIM_Base_SetConfig+0x12c>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d007      	beq.n	8004168 <TIM_Base_SetConfig+0xe8>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a15      	ldr	r2, [pc, #84]	@ (80041b0 <TIM_Base_SetConfig+0x130>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d003      	beq.n	8004168 <TIM_Base_SetConfig+0xe8>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a14      	ldr	r2, [pc, #80]	@ (80041b4 <TIM_Base_SetConfig+0x134>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d103      	bne.n	8004170 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	691a      	ldr	r2, [r3, #16]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b01      	cmp	r3, #1
 8004180:	d105      	bne.n	800418e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	f023 0201 	bic.w	r2, r3, #1
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	611a      	str	r2, [r3, #16]
  }
}
 800418e:	bf00      	nop
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	40012c00 	.word	0x40012c00
 80041a0:	40000400 	.word	0x40000400
 80041a4:	40000800 	.word	0x40000800
 80041a8:	40013400 	.word	0x40013400
 80041ac:	40014000 	.word	0x40014000
 80041b0:	40014400 	.word	0x40014400
 80041b4:	40014800 	.word	0x40014800

080041b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	f023 0201 	bic.w	r2, r3, #1
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f023 0303 	bic.w	r3, r3, #3
 80041f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f023 0302 	bic.w	r3, r3, #2
 8004204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	4313      	orrs	r3, r2
 800420e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a2c      	ldr	r2, [pc, #176]	@ (80042c4 <TIM_OC1_SetConfig+0x10c>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d00f      	beq.n	8004238 <TIM_OC1_SetConfig+0x80>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a2b      	ldr	r2, [pc, #172]	@ (80042c8 <TIM_OC1_SetConfig+0x110>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d00b      	beq.n	8004238 <TIM_OC1_SetConfig+0x80>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a2a      	ldr	r2, [pc, #168]	@ (80042cc <TIM_OC1_SetConfig+0x114>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d007      	beq.n	8004238 <TIM_OC1_SetConfig+0x80>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a29      	ldr	r2, [pc, #164]	@ (80042d0 <TIM_OC1_SetConfig+0x118>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d003      	beq.n	8004238 <TIM_OC1_SetConfig+0x80>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a28      	ldr	r2, [pc, #160]	@ (80042d4 <TIM_OC1_SetConfig+0x11c>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d10c      	bne.n	8004252 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f023 0308 	bic.w	r3, r3, #8
 800423e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4313      	orrs	r3, r2
 8004248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	f023 0304 	bic.w	r3, r3, #4
 8004250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a1b      	ldr	r2, [pc, #108]	@ (80042c4 <TIM_OC1_SetConfig+0x10c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00f      	beq.n	800427a <TIM_OC1_SetConfig+0xc2>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a1a      	ldr	r2, [pc, #104]	@ (80042c8 <TIM_OC1_SetConfig+0x110>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d00b      	beq.n	800427a <TIM_OC1_SetConfig+0xc2>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a19      	ldr	r2, [pc, #100]	@ (80042cc <TIM_OC1_SetConfig+0x114>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d007      	beq.n	800427a <TIM_OC1_SetConfig+0xc2>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a18      	ldr	r2, [pc, #96]	@ (80042d0 <TIM_OC1_SetConfig+0x118>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d003      	beq.n	800427a <TIM_OC1_SetConfig+0xc2>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a17      	ldr	r2, [pc, #92]	@ (80042d4 <TIM_OC1_SetConfig+0x11c>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d111      	bne.n	800429e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004280:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004288:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	693a      	ldr	r2, [r7, #16]
 8004290:	4313      	orrs	r3, r2
 8004292:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	699b      	ldr	r3, [r3, #24]
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	4313      	orrs	r3, r2
 800429c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	621a      	str	r2, [r3, #32]
}
 80042b8:	bf00      	nop
 80042ba:	371c      	adds	r7, #28
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr
 80042c4:	40012c00 	.word	0x40012c00
 80042c8:	40013400 	.word	0x40013400
 80042cc:	40014000 	.word	0x40014000
 80042d0:	40014400 	.word	0x40014400
 80042d4:	40014800 	.word	0x40014800

080042d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042d8:	b480      	push	{r7}
 80042da:	b087      	sub	sp, #28
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a1b      	ldr	r3, [r3, #32]
 80042e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	f023 0210 	bic.w	r2, r3, #16
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	699b      	ldr	r3, [r3, #24]
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800430a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004312:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	021b      	lsls	r3, r3, #8
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	4313      	orrs	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f023 0320 	bic.w	r3, r3, #32
 8004326:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	4313      	orrs	r3, r2
 8004332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a28      	ldr	r2, [pc, #160]	@ (80043d8 <TIM_OC2_SetConfig+0x100>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d003      	beq.n	8004344 <TIM_OC2_SetConfig+0x6c>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a27      	ldr	r2, [pc, #156]	@ (80043dc <TIM_OC2_SetConfig+0x104>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d10d      	bne.n	8004360 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800434a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	4313      	orrs	r3, r2
 8004356:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800435e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a1d      	ldr	r2, [pc, #116]	@ (80043d8 <TIM_OC2_SetConfig+0x100>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d00f      	beq.n	8004388 <TIM_OC2_SetConfig+0xb0>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a1c      	ldr	r2, [pc, #112]	@ (80043dc <TIM_OC2_SetConfig+0x104>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d00b      	beq.n	8004388 <TIM_OC2_SetConfig+0xb0>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a1b      	ldr	r2, [pc, #108]	@ (80043e0 <TIM_OC2_SetConfig+0x108>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d007      	beq.n	8004388 <TIM_OC2_SetConfig+0xb0>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a1a      	ldr	r2, [pc, #104]	@ (80043e4 <TIM_OC2_SetConfig+0x10c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d003      	beq.n	8004388 <TIM_OC2_SetConfig+0xb0>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a19      	ldr	r2, [pc, #100]	@ (80043e8 <TIM_OC2_SetConfig+0x110>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d113      	bne.n	80043b0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800438e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004396:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	693a      	ldr	r2, [r7, #16]
 80043b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	621a      	str	r2, [r3, #32]
}
 80043ca:	bf00      	nop
 80043cc:	371c      	adds	r7, #28
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	40012c00 	.word	0x40012c00
 80043dc:	40013400 	.word	0x40013400
 80043e0:	40014000 	.word	0x40014000
 80043e4:	40014400 	.word	0x40014400
 80043e8:	40014800 	.word	0x40014800

080043ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b087      	sub	sp, #28
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69db      	ldr	r3, [r3, #28]
 8004412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800441a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800441e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 0303 	bic.w	r3, r3, #3
 8004426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	4313      	orrs	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004438:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	021b      	lsls	r3, r3, #8
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	4313      	orrs	r3, r2
 8004444:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a27      	ldr	r2, [pc, #156]	@ (80044e8 <TIM_OC3_SetConfig+0xfc>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d003      	beq.n	8004456 <TIM_OC3_SetConfig+0x6a>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a26      	ldr	r2, [pc, #152]	@ (80044ec <TIM_OC3_SetConfig+0x100>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d10d      	bne.n	8004472 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800445c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	021b      	lsls	r3, r3, #8
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	4313      	orrs	r3, r2
 8004468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004470:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a1c      	ldr	r2, [pc, #112]	@ (80044e8 <TIM_OC3_SetConfig+0xfc>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d00f      	beq.n	800449a <TIM_OC3_SetConfig+0xae>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a1b      	ldr	r2, [pc, #108]	@ (80044ec <TIM_OC3_SetConfig+0x100>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d00b      	beq.n	800449a <TIM_OC3_SetConfig+0xae>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a1a      	ldr	r2, [pc, #104]	@ (80044f0 <TIM_OC3_SetConfig+0x104>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d007      	beq.n	800449a <TIM_OC3_SetConfig+0xae>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a19      	ldr	r2, [pc, #100]	@ (80044f4 <TIM_OC3_SetConfig+0x108>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d003      	beq.n	800449a <TIM_OC3_SetConfig+0xae>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a18      	ldr	r2, [pc, #96]	@ (80044f8 <TIM_OC3_SetConfig+0x10c>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d113      	bne.n	80044c2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80044a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	011b      	lsls	r3, r3, #4
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4313      	orrs	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	621a      	str	r2, [r3, #32]
}
 80044dc:	bf00      	nop
 80044de:	371c      	adds	r7, #28
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr
 80044e8:	40012c00 	.word	0x40012c00
 80044ec:	40013400 	.word	0x40013400
 80044f0:	40014000 	.word	0x40014000
 80044f4:	40014400 	.word	0x40014400
 80044f8:	40014800 	.word	0x40014800

080044fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b087      	sub	sp, #28
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6a1b      	ldr	r3, [r3, #32]
 800450a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	69db      	ldr	r3, [r3, #28]
 8004522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800452a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800452e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	021b      	lsls	r3, r3, #8
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	4313      	orrs	r3, r2
 8004542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800454a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	031b      	lsls	r3, r3, #12
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	4313      	orrs	r3, r2
 8004556:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a18      	ldr	r2, [pc, #96]	@ (80045bc <TIM_OC4_SetConfig+0xc0>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d00f      	beq.n	8004580 <TIM_OC4_SetConfig+0x84>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a17      	ldr	r2, [pc, #92]	@ (80045c0 <TIM_OC4_SetConfig+0xc4>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d00b      	beq.n	8004580 <TIM_OC4_SetConfig+0x84>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	4a16      	ldr	r2, [pc, #88]	@ (80045c4 <TIM_OC4_SetConfig+0xc8>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d007      	beq.n	8004580 <TIM_OC4_SetConfig+0x84>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4a15      	ldr	r2, [pc, #84]	@ (80045c8 <TIM_OC4_SetConfig+0xcc>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d003      	beq.n	8004580 <TIM_OC4_SetConfig+0x84>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a14      	ldr	r2, [pc, #80]	@ (80045cc <TIM_OC4_SetConfig+0xd0>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d109      	bne.n	8004594 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004586:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	019b      	lsls	r3, r3, #6
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	4313      	orrs	r3, r2
 8004592:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	621a      	str	r2, [r3, #32]
}
 80045ae:	bf00      	nop
 80045b0:	371c      	adds	r7, #28
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	40012c00 	.word	0x40012c00
 80045c0:	40013400 	.word	0x40013400
 80045c4:	40014000 	.word	0x40014000
 80045c8:	40014400 	.word	0x40014400
 80045cc:	40014800 	.word	0x40014800

080045d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b087      	sub	sp, #28
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004602:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68fa      	ldr	r2, [r7, #12]
 800460a:	4313      	orrs	r3, r2
 800460c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004614:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	041b      	lsls	r3, r3, #16
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	4313      	orrs	r3, r2
 8004620:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a17      	ldr	r2, [pc, #92]	@ (8004684 <TIM_OC5_SetConfig+0xb4>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d00f      	beq.n	800464a <TIM_OC5_SetConfig+0x7a>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a16      	ldr	r2, [pc, #88]	@ (8004688 <TIM_OC5_SetConfig+0xb8>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d00b      	beq.n	800464a <TIM_OC5_SetConfig+0x7a>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a15      	ldr	r2, [pc, #84]	@ (800468c <TIM_OC5_SetConfig+0xbc>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d007      	beq.n	800464a <TIM_OC5_SetConfig+0x7a>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a14      	ldr	r2, [pc, #80]	@ (8004690 <TIM_OC5_SetConfig+0xc0>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d003      	beq.n	800464a <TIM_OC5_SetConfig+0x7a>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a13      	ldr	r2, [pc, #76]	@ (8004694 <TIM_OC5_SetConfig+0xc4>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d109      	bne.n	800465e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004650:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	021b      	lsls	r3, r3, #8
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	621a      	str	r2, [r3, #32]
}
 8004678:	bf00      	nop
 800467a:	371c      	adds	r7, #28
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr
 8004684:	40012c00 	.word	0x40012c00
 8004688:	40013400 	.word	0x40013400
 800468c:	40014000 	.word	0x40014000
 8004690:	40014400 	.word	0x40014400
 8004694:	40014800 	.word	0x40014800

08004698 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004698:	b480      	push	{r7}
 800469a:	b087      	sub	sp, #28
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	021b      	lsls	r3, r3, #8
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	051b      	lsls	r3, r3, #20
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a18      	ldr	r2, [pc, #96]	@ (8004750 <TIM_OC6_SetConfig+0xb8>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00f      	beq.n	8004714 <TIM_OC6_SetConfig+0x7c>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a17      	ldr	r2, [pc, #92]	@ (8004754 <TIM_OC6_SetConfig+0xbc>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00b      	beq.n	8004714 <TIM_OC6_SetConfig+0x7c>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a16      	ldr	r2, [pc, #88]	@ (8004758 <TIM_OC6_SetConfig+0xc0>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d007      	beq.n	8004714 <TIM_OC6_SetConfig+0x7c>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a15      	ldr	r2, [pc, #84]	@ (800475c <TIM_OC6_SetConfig+0xc4>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d003      	beq.n	8004714 <TIM_OC6_SetConfig+0x7c>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a14      	ldr	r2, [pc, #80]	@ (8004760 <TIM_OC6_SetConfig+0xc8>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d109      	bne.n	8004728 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800471a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	029b      	lsls	r3, r3, #10
 8004722:	697a      	ldr	r2, [r7, #20]
 8004724:	4313      	orrs	r3, r2
 8004726:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	685a      	ldr	r2, [r3, #4]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	621a      	str	r2, [r3, #32]
}
 8004742:	bf00      	nop
 8004744:	371c      	adds	r7, #28
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
 800474e:	bf00      	nop
 8004750:	40012c00 	.word	0x40012c00
 8004754:	40013400 	.word	0x40013400
 8004758:	40014000 	.word	0x40014000
 800475c:	40014400 	.word	0x40014400
 8004760:	40014800 	.word	0x40014800

08004764 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004764:	b480      	push	{r7}
 8004766:	b087      	sub	sp, #28
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	f003 031f 	and.w	r3, r3, #31
 8004776:	2201      	movs	r2, #1
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6a1a      	ldr	r2, [r3, #32]
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	43db      	mvns	r3, r3
 8004786:	401a      	ands	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6a1a      	ldr	r2, [r3, #32]
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	f003 031f 	and.w	r3, r3, #31
 8004796:	6879      	ldr	r1, [r7, #4]
 8004798:	fa01 f303 	lsl.w	r3, r1, r3
 800479c:	431a      	orrs	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	621a      	str	r2, [r3, #32]
}
 80047a2:	bf00      	nop
 80047a4:	371c      	adds	r7, #28
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
	...

080047b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d101      	bne.n	80047c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047c4:	2302      	movs	r3, #2
 80047c6:	e063      	b.n	8004890 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a2b      	ldr	r2, [pc, #172]	@ (800489c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d004      	beq.n	80047fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a2a      	ldr	r2, [pc, #168]	@ (80048a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d108      	bne.n	800480e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004802:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	68fa      	ldr	r2, [r7, #12]
 800480a:	4313      	orrs	r3, r2
 800480c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004814:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	4313      	orrs	r3, r2
 800481e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68fa      	ldr	r2, [r7, #12]
 8004826:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a1b      	ldr	r2, [pc, #108]	@ (800489c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d018      	beq.n	8004864 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800483a:	d013      	beq.n	8004864 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a18      	ldr	r2, [pc, #96]	@ (80048a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d00e      	beq.n	8004864 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a17      	ldr	r2, [pc, #92]	@ (80048a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d009      	beq.n	8004864 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a12      	ldr	r2, [pc, #72]	@ (80048a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d004      	beq.n	8004864 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a13      	ldr	r2, [pc, #76]	@ (80048ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d10c      	bne.n	800487e <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800486a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	68ba      	ldr	r2, [r7, #8]
 8004872:	4313      	orrs	r3, r2
 8004874:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	68ba      	ldr	r2, [r7, #8]
 800487c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2201      	movs	r2, #1
 8004882:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3714      	adds	r7, #20
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr
 800489c:	40012c00 	.word	0x40012c00
 80048a0:	40013400 	.word	0x40013400
 80048a4:	40000400 	.word	0x40000400
 80048a8:	40000800 	.word	0x40000800
 80048ac:	40014000 	.word	0x40014000

080048b0 <malloc>:
 80048b0:	4b02      	ldr	r3, [pc, #8]	@ (80048bc <malloc+0xc>)
 80048b2:	4601      	mov	r1, r0
 80048b4:	6818      	ldr	r0, [r3, #0]
 80048b6:	f000 b825 	b.w	8004904 <_malloc_r>
 80048ba:	bf00      	nop
 80048bc:	20000124 	.word	0x20000124

080048c0 <sbrk_aligned>:
 80048c0:	b570      	push	{r4, r5, r6, lr}
 80048c2:	4e0f      	ldr	r6, [pc, #60]	@ (8004900 <sbrk_aligned+0x40>)
 80048c4:	460c      	mov	r4, r1
 80048c6:	6831      	ldr	r1, [r6, #0]
 80048c8:	4605      	mov	r5, r0
 80048ca:	b911      	cbnz	r1, 80048d2 <sbrk_aligned+0x12>
 80048cc:	f000 f8ce 	bl	8004a6c <_sbrk_r>
 80048d0:	6030      	str	r0, [r6, #0]
 80048d2:	4621      	mov	r1, r4
 80048d4:	4628      	mov	r0, r5
 80048d6:	f000 f8c9 	bl	8004a6c <_sbrk_r>
 80048da:	1c43      	adds	r3, r0, #1
 80048dc:	d103      	bne.n	80048e6 <sbrk_aligned+0x26>
 80048de:	f04f 34ff 	mov.w	r4, #4294967295
 80048e2:	4620      	mov	r0, r4
 80048e4:	bd70      	pop	{r4, r5, r6, pc}
 80048e6:	1cc4      	adds	r4, r0, #3
 80048e8:	f024 0403 	bic.w	r4, r4, #3
 80048ec:	42a0      	cmp	r0, r4
 80048ee:	d0f8      	beq.n	80048e2 <sbrk_aligned+0x22>
 80048f0:	1a21      	subs	r1, r4, r0
 80048f2:	4628      	mov	r0, r5
 80048f4:	f000 f8ba 	bl	8004a6c <_sbrk_r>
 80048f8:	3001      	adds	r0, #1
 80048fa:	d1f2      	bne.n	80048e2 <sbrk_aligned+0x22>
 80048fc:	e7ef      	b.n	80048de <sbrk_aligned+0x1e>
 80048fe:	bf00      	nop
 8004900:	20000350 	.word	0x20000350

08004904 <_malloc_r>:
 8004904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004908:	1ccd      	adds	r5, r1, #3
 800490a:	f025 0503 	bic.w	r5, r5, #3
 800490e:	3508      	adds	r5, #8
 8004910:	2d0c      	cmp	r5, #12
 8004912:	bf38      	it	cc
 8004914:	250c      	movcc	r5, #12
 8004916:	2d00      	cmp	r5, #0
 8004918:	4606      	mov	r6, r0
 800491a:	db01      	blt.n	8004920 <_malloc_r+0x1c>
 800491c:	42a9      	cmp	r1, r5
 800491e:	d904      	bls.n	800492a <_malloc_r+0x26>
 8004920:	230c      	movs	r3, #12
 8004922:	6033      	str	r3, [r6, #0]
 8004924:	2000      	movs	r0, #0
 8004926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800492a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a00 <_malloc_r+0xfc>
 800492e:	f000 f869 	bl	8004a04 <__malloc_lock>
 8004932:	f8d8 3000 	ldr.w	r3, [r8]
 8004936:	461c      	mov	r4, r3
 8004938:	bb44      	cbnz	r4, 800498c <_malloc_r+0x88>
 800493a:	4629      	mov	r1, r5
 800493c:	4630      	mov	r0, r6
 800493e:	f7ff ffbf 	bl	80048c0 <sbrk_aligned>
 8004942:	1c43      	adds	r3, r0, #1
 8004944:	4604      	mov	r4, r0
 8004946:	d158      	bne.n	80049fa <_malloc_r+0xf6>
 8004948:	f8d8 4000 	ldr.w	r4, [r8]
 800494c:	4627      	mov	r7, r4
 800494e:	2f00      	cmp	r7, #0
 8004950:	d143      	bne.n	80049da <_malloc_r+0xd6>
 8004952:	2c00      	cmp	r4, #0
 8004954:	d04b      	beq.n	80049ee <_malloc_r+0xea>
 8004956:	6823      	ldr	r3, [r4, #0]
 8004958:	4639      	mov	r1, r7
 800495a:	4630      	mov	r0, r6
 800495c:	eb04 0903 	add.w	r9, r4, r3
 8004960:	f000 f884 	bl	8004a6c <_sbrk_r>
 8004964:	4581      	cmp	r9, r0
 8004966:	d142      	bne.n	80049ee <_malloc_r+0xea>
 8004968:	6821      	ldr	r1, [r4, #0]
 800496a:	1a6d      	subs	r5, r5, r1
 800496c:	4629      	mov	r1, r5
 800496e:	4630      	mov	r0, r6
 8004970:	f7ff ffa6 	bl	80048c0 <sbrk_aligned>
 8004974:	3001      	adds	r0, #1
 8004976:	d03a      	beq.n	80049ee <_malloc_r+0xea>
 8004978:	6823      	ldr	r3, [r4, #0]
 800497a:	442b      	add	r3, r5
 800497c:	6023      	str	r3, [r4, #0]
 800497e:	f8d8 3000 	ldr.w	r3, [r8]
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	bb62      	cbnz	r2, 80049e0 <_malloc_r+0xdc>
 8004986:	f8c8 7000 	str.w	r7, [r8]
 800498a:	e00f      	b.n	80049ac <_malloc_r+0xa8>
 800498c:	6822      	ldr	r2, [r4, #0]
 800498e:	1b52      	subs	r2, r2, r5
 8004990:	d420      	bmi.n	80049d4 <_malloc_r+0xd0>
 8004992:	2a0b      	cmp	r2, #11
 8004994:	d917      	bls.n	80049c6 <_malloc_r+0xc2>
 8004996:	1961      	adds	r1, r4, r5
 8004998:	42a3      	cmp	r3, r4
 800499a:	6025      	str	r5, [r4, #0]
 800499c:	bf18      	it	ne
 800499e:	6059      	strne	r1, [r3, #4]
 80049a0:	6863      	ldr	r3, [r4, #4]
 80049a2:	bf08      	it	eq
 80049a4:	f8c8 1000 	streq.w	r1, [r8]
 80049a8:	5162      	str	r2, [r4, r5]
 80049aa:	604b      	str	r3, [r1, #4]
 80049ac:	4630      	mov	r0, r6
 80049ae:	f000 f82f 	bl	8004a10 <__malloc_unlock>
 80049b2:	f104 000b 	add.w	r0, r4, #11
 80049b6:	1d23      	adds	r3, r4, #4
 80049b8:	f020 0007 	bic.w	r0, r0, #7
 80049bc:	1ac2      	subs	r2, r0, r3
 80049be:	bf1c      	itt	ne
 80049c0:	1a1b      	subne	r3, r3, r0
 80049c2:	50a3      	strne	r3, [r4, r2]
 80049c4:	e7af      	b.n	8004926 <_malloc_r+0x22>
 80049c6:	6862      	ldr	r2, [r4, #4]
 80049c8:	42a3      	cmp	r3, r4
 80049ca:	bf0c      	ite	eq
 80049cc:	f8c8 2000 	streq.w	r2, [r8]
 80049d0:	605a      	strne	r2, [r3, #4]
 80049d2:	e7eb      	b.n	80049ac <_malloc_r+0xa8>
 80049d4:	4623      	mov	r3, r4
 80049d6:	6864      	ldr	r4, [r4, #4]
 80049d8:	e7ae      	b.n	8004938 <_malloc_r+0x34>
 80049da:	463c      	mov	r4, r7
 80049dc:	687f      	ldr	r7, [r7, #4]
 80049de:	e7b6      	b.n	800494e <_malloc_r+0x4a>
 80049e0:	461a      	mov	r2, r3
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	42a3      	cmp	r3, r4
 80049e6:	d1fb      	bne.n	80049e0 <_malloc_r+0xdc>
 80049e8:	2300      	movs	r3, #0
 80049ea:	6053      	str	r3, [r2, #4]
 80049ec:	e7de      	b.n	80049ac <_malloc_r+0xa8>
 80049ee:	230c      	movs	r3, #12
 80049f0:	6033      	str	r3, [r6, #0]
 80049f2:	4630      	mov	r0, r6
 80049f4:	f000 f80c 	bl	8004a10 <__malloc_unlock>
 80049f8:	e794      	b.n	8004924 <_malloc_r+0x20>
 80049fa:	6005      	str	r5, [r0, #0]
 80049fc:	e7d6      	b.n	80049ac <_malloc_r+0xa8>
 80049fe:	bf00      	nop
 8004a00:	20000354 	.word	0x20000354

08004a04 <__malloc_lock>:
 8004a04:	4801      	ldr	r0, [pc, #4]	@ (8004a0c <__malloc_lock+0x8>)
 8004a06:	f000 b86b 	b.w	8004ae0 <__retarget_lock_acquire_recursive>
 8004a0a:	bf00      	nop
 8004a0c:	20000494 	.word	0x20000494

08004a10 <__malloc_unlock>:
 8004a10:	4801      	ldr	r0, [pc, #4]	@ (8004a18 <__malloc_unlock+0x8>)
 8004a12:	f000 b866 	b.w	8004ae2 <__retarget_lock_release_recursive>
 8004a16:	bf00      	nop
 8004a18:	20000494 	.word	0x20000494

08004a1c <siprintf>:
 8004a1c:	b40e      	push	{r1, r2, r3}
 8004a1e:	b500      	push	{lr}
 8004a20:	b09c      	sub	sp, #112	@ 0x70
 8004a22:	ab1d      	add	r3, sp, #116	@ 0x74
 8004a24:	9002      	str	r0, [sp, #8]
 8004a26:	9006      	str	r0, [sp, #24]
 8004a28:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004a2c:	4809      	ldr	r0, [pc, #36]	@ (8004a54 <siprintf+0x38>)
 8004a2e:	9107      	str	r1, [sp, #28]
 8004a30:	9104      	str	r1, [sp, #16]
 8004a32:	4909      	ldr	r1, [pc, #36]	@ (8004a58 <siprintf+0x3c>)
 8004a34:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a38:	9105      	str	r1, [sp, #20]
 8004a3a:	6800      	ldr	r0, [r0, #0]
 8004a3c:	9301      	str	r3, [sp, #4]
 8004a3e:	a902      	add	r1, sp, #8
 8004a40:	f000 f8f6 	bl	8004c30 <_svfiprintf_r>
 8004a44:	9b02      	ldr	r3, [sp, #8]
 8004a46:	2200      	movs	r2, #0
 8004a48:	701a      	strb	r2, [r3, #0]
 8004a4a:	b01c      	add	sp, #112	@ 0x70
 8004a4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a50:	b003      	add	sp, #12
 8004a52:	4770      	bx	lr
 8004a54:	20000124 	.word	0x20000124
 8004a58:	ffff0208 	.word	0xffff0208

08004a5c <memset>:
 8004a5c:	4402      	add	r2, r0
 8004a5e:	4603      	mov	r3, r0
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d100      	bne.n	8004a66 <memset+0xa>
 8004a64:	4770      	bx	lr
 8004a66:	f803 1b01 	strb.w	r1, [r3], #1
 8004a6a:	e7f9      	b.n	8004a60 <memset+0x4>

08004a6c <_sbrk_r>:
 8004a6c:	b538      	push	{r3, r4, r5, lr}
 8004a6e:	4d06      	ldr	r5, [pc, #24]	@ (8004a88 <_sbrk_r+0x1c>)
 8004a70:	2300      	movs	r3, #0
 8004a72:	4604      	mov	r4, r0
 8004a74:	4608      	mov	r0, r1
 8004a76:	602b      	str	r3, [r5, #0]
 8004a78:	f7fd f928 	bl	8001ccc <_sbrk>
 8004a7c:	1c43      	adds	r3, r0, #1
 8004a7e:	d102      	bne.n	8004a86 <_sbrk_r+0x1a>
 8004a80:	682b      	ldr	r3, [r5, #0]
 8004a82:	b103      	cbz	r3, 8004a86 <_sbrk_r+0x1a>
 8004a84:	6023      	str	r3, [r4, #0]
 8004a86:	bd38      	pop	{r3, r4, r5, pc}
 8004a88:	20000490 	.word	0x20000490

08004a8c <__errno>:
 8004a8c:	4b01      	ldr	r3, [pc, #4]	@ (8004a94 <__errno+0x8>)
 8004a8e:	6818      	ldr	r0, [r3, #0]
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	20000124 	.word	0x20000124

08004a98 <__libc_init_array>:
 8004a98:	b570      	push	{r4, r5, r6, lr}
 8004a9a:	4d0d      	ldr	r5, [pc, #52]	@ (8004ad0 <__libc_init_array+0x38>)
 8004a9c:	4c0d      	ldr	r4, [pc, #52]	@ (8004ad4 <__libc_init_array+0x3c>)
 8004a9e:	1b64      	subs	r4, r4, r5
 8004aa0:	10a4      	asrs	r4, r4, #2
 8004aa2:	2600      	movs	r6, #0
 8004aa4:	42a6      	cmp	r6, r4
 8004aa6:	d109      	bne.n	8004abc <__libc_init_array+0x24>
 8004aa8:	4d0b      	ldr	r5, [pc, #44]	@ (8004ad8 <__libc_init_array+0x40>)
 8004aaa:	4c0c      	ldr	r4, [pc, #48]	@ (8004adc <__libc_init_array+0x44>)
 8004aac:	f000 fba8 	bl	8005200 <_init>
 8004ab0:	1b64      	subs	r4, r4, r5
 8004ab2:	10a4      	asrs	r4, r4, #2
 8004ab4:	2600      	movs	r6, #0
 8004ab6:	42a6      	cmp	r6, r4
 8004ab8:	d105      	bne.n	8004ac6 <__libc_init_array+0x2e>
 8004aba:	bd70      	pop	{r4, r5, r6, pc}
 8004abc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ac0:	4798      	blx	r3
 8004ac2:	3601      	adds	r6, #1
 8004ac4:	e7ee      	b.n	8004aa4 <__libc_init_array+0xc>
 8004ac6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aca:	4798      	blx	r3
 8004acc:	3601      	adds	r6, #1
 8004ace:	e7f2      	b.n	8004ab6 <__libc_init_array+0x1e>
 8004ad0:	0800573c 	.word	0x0800573c
 8004ad4:	0800573c 	.word	0x0800573c
 8004ad8:	0800573c 	.word	0x0800573c
 8004adc:	08005740 	.word	0x08005740

08004ae0 <__retarget_lock_acquire_recursive>:
 8004ae0:	4770      	bx	lr

08004ae2 <__retarget_lock_release_recursive>:
 8004ae2:	4770      	bx	lr

08004ae4 <_free_r>:
 8004ae4:	b538      	push	{r3, r4, r5, lr}
 8004ae6:	4605      	mov	r5, r0
 8004ae8:	2900      	cmp	r1, #0
 8004aea:	d041      	beq.n	8004b70 <_free_r+0x8c>
 8004aec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004af0:	1f0c      	subs	r4, r1, #4
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	bfb8      	it	lt
 8004af6:	18e4      	addlt	r4, r4, r3
 8004af8:	f7ff ff84 	bl	8004a04 <__malloc_lock>
 8004afc:	4a1d      	ldr	r2, [pc, #116]	@ (8004b74 <_free_r+0x90>)
 8004afe:	6813      	ldr	r3, [r2, #0]
 8004b00:	b933      	cbnz	r3, 8004b10 <_free_r+0x2c>
 8004b02:	6063      	str	r3, [r4, #4]
 8004b04:	6014      	str	r4, [r2, #0]
 8004b06:	4628      	mov	r0, r5
 8004b08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b0c:	f7ff bf80 	b.w	8004a10 <__malloc_unlock>
 8004b10:	42a3      	cmp	r3, r4
 8004b12:	d908      	bls.n	8004b26 <_free_r+0x42>
 8004b14:	6820      	ldr	r0, [r4, #0]
 8004b16:	1821      	adds	r1, r4, r0
 8004b18:	428b      	cmp	r3, r1
 8004b1a:	bf01      	itttt	eq
 8004b1c:	6819      	ldreq	r1, [r3, #0]
 8004b1e:	685b      	ldreq	r3, [r3, #4]
 8004b20:	1809      	addeq	r1, r1, r0
 8004b22:	6021      	streq	r1, [r4, #0]
 8004b24:	e7ed      	b.n	8004b02 <_free_r+0x1e>
 8004b26:	461a      	mov	r2, r3
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	b10b      	cbz	r3, 8004b30 <_free_r+0x4c>
 8004b2c:	42a3      	cmp	r3, r4
 8004b2e:	d9fa      	bls.n	8004b26 <_free_r+0x42>
 8004b30:	6811      	ldr	r1, [r2, #0]
 8004b32:	1850      	adds	r0, r2, r1
 8004b34:	42a0      	cmp	r0, r4
 8004b36:	d10b      	bne.n	8004b50 <_free_r+0x6c>
 8004b38:	6820      	ldr	r0, [r4, #0]
 8004b3a:	4401      	add	r1, r0
 8004b3c:	1850      	adds	r0, r2, r1
 8004b3e:	4283      	cmp	r3, r0
 8004b40:	6011      	str	r1, [r2, #0]
 8004b42:	d1e0      	bne.n	8004b06 <_free_r+0x22>
 8004b44:	6818      	ldr	r0, [r3, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	6053      	str	r3, [r2, #4]
 8004b4a:	4408      	add	r0, r1
 8004b4c:	6010      	str	r0, [r2, #0]
 8004b4e:	e7da      	b.n	8004b06 <_free_r+0x22>
 8004b50:	d902      	bls.n	8004b58 <_free_r+0x74>
 8004b52:	230c      	movs	r3, #12
 8004b54:	602b      	str	r3, [r5, #0]
 8004b56:	e7d6      	b.n	8004b06 <_free_r+0x22>
 8004b58:	6820      	ldr	r0, [r4, #0]
 8004b5a:	1821      	adds	r1, r4, r0
 8004b5c:	428b      	cmp	r3, r1
 8004b5e:	bf04      	itt	eq
 8004b60:	6819      	ldreq	r1, [r3, #0]
 8004b62:	685b      	ldreq	r3, [r3, #4]
 8004b64:	6063      	str	r3, [r4, #4]
 8004b66:	bf04      	itt	eq
 8004b68:	1809      	addeq	r1, r1, r0
 8004b6a:	6021      	streq	r1, [r4, #0]
 8004b6c:	6054      	str	r4, [r2, #4]
 8004b6e:	e7ca      	b.n	8004b06 <_free_r+0x22>
 8004b70:	bd38      	pop	{r3, r4, r5, pc}
 8004b72:	bf00      	nop
 8004b74:	20000354 	.word	0x20000354

08004b78 <__ssputs_r>:
 8004b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b7c:	688e      	ldr	r6, [r1, #8]
 8004b7e:	461f      	mov	r7, r3
 8004b80:	42be      	cmp	r6, r7
 8004b82:	680b      	ldr	r3, [r1, #0]
 8004b84:	4682      	mov	sl, r0
 8004b86:	460c      	mov	r4, r1
 8004b88:	4690      	mov	r8, r2
 8004b8a:	d82d      	bhi.n	8004be8 <__ssputs_r+0x70>
 8004b8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004b90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004b94:	d026      	beq.n	8004be4 <__ssputs_r+0x6c>
 8004b96:	6965      	ldr	r5, [r4, #20]
 8004b98:	6909      	ldr	r1, [r1, #16]
 8004b9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b9e:	eba3 0901 	sub.w	r9, r3, r1
 8004ba2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ba6:	1c7b      	adds	r3, r7, #1
 8004ba8:	444b      	add	r3, r9
 8004baa:	106d      	asrs	r5, r5, #1
 8004bac:	429d      	cmp	r5, r3
 8004bae:	bf38      	it	cc
 8004bb0:	461d      	movcc	r5, r3
 8004bb2:	0553      	lsls	r3, r2, #21
 8004bb4:	d527      	bpl.n	8004c06 <__ssputs_r+0x8e>
 8004bb6:	4629      	mov	r1, r5
 8004bb8:	f7ff fea4 	bl	8004904 <_malloc_r>
 8004bbc:	4606      	mov	r6, r0
 8004bbe:	b360      	cbz	r0, 8004c1a <__ssputs_r+0xa2>
 8004bc0:	6921      	ldr	r1, [r4, #16]
 8004bc2:	464a      	mov	r2, r9
 8004bc4:	f000 fad8 	bl	8005178 <memcpy>
 8004bc8:	89a3      	ldrh	r3, [r4, #12]
 8004bca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004bce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bd2:	81a3      	strh	r3, [r4, #12]
 8004bd4:	6126      	str	r6, [r4, #16]
 8004bd6:	6165      	str	r5, [r4, #20]
 8004bd8:	444e      	add	r6, r9
 8004bda:	eba5 0509 	sub.w	r5, r5, r9
 8004bde:	6026      	str	r6, [r4, #0]
 8004be0:	60a5      	str	r5, [r4, #8]
 8004be2:	463e      	mov	r6, r7
 8004be4:	42be      	cmp	r6, r7
 8004be6:	d900      	bls.n	8004bea <__ssputs_r+0x72>
 8004be8:	463e      	mov	r6, r7
 8004bea:	6820      	ldr	r0, [r4, #0]
 8004bec:	4632      	mov	r2, r6
 8004bee:	4641      	mov	r1, r8
 8004bf0:	f000 faa8 	bl	8005144 <memmove>
 8004bf4:	68a3      	ldr	r3, [r4, #8]
 8004bf6:	1b9b      	subs	r3, r3, r6
 8004bf8:	60a3      	str	r3, [r4, #8]
 8004bfa:	6823      	ldr	r3, [r4, #0]
 8004bfc:	4433      	add	r3, r6
 8004bfe:	6023      	str	r3, [r4, #0]
 8004c00:	2000      	movs	r0, #0
 8004c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c06:	462a      	mov	r2, r5
 8004c08:	f000 fac4 	bl	8005194 <_realloc_r>
 8004c0c:	4606      	mov	r6, r0
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	d1e0      	bne.n	8004bd4 <__ssputs_r+0x5c>
 8004c12:	6921      	ldr	r1, [r4, #16]
 8004c14:	4650      	mov	r0, sl
 8004c16:	f7ff ff65 	bl	8004ae4 <_free_r>
 8004c1a:	230c      	movs	r3, #12
 8004c1c:	f8ca 3000 	str.w	r3, [sl]
 8004c20:	89a3      	ldrh	r3, [r4, #12]
 8004c22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c26:	81a3      	strh	r3, [r4, #12]
 8004c28:	f04f 30ff 	mov.w	r0, #4294967295
 8004c2c:	e7e9      	b.n	8004c02 <__ssputs_r+0x8a>
	...

08004c30 <_svfiprintf_r>:
 8004c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c34:	4698      	mov	r8, r3
 8004c36:	898b      	ldrh	r3, [r1, #12]
 8004c38:	061b      	lsls	r3, r3, #24
 8004c3a:	b09d      	sub	sp, #116	@ 0x74
 8004c3c:	4607      	mov	r7, r0
 8004c3e:	460d      	mov	r5, r1
 8004c40:	4614      	mov	r4, r2
 8004c42:	d510      	bpl.n	8004c66 <_svfiprintf_r+0x36>
 8004c44:	690b      	ldr	r3, [r1, #16]
 8004c46:	b973      	cbnz	r3, 8004c66 <_svfiprintf_r+0x36>
 8004c48:	2140      	movs	r1, #64	@ 0x40
 8004c4a:	f7ff fe5b 	bl	8004904 <_malloc_r>
 8004c4e:	6028      	str	r0, [r5, #0]
 8004c50:	6128      	str	r0, [r5, #16]
 8004c52:	b930      	cbnz	r0, 8004c62 <_svfiprintf_r+0x32>
 8004c54:	230c      	movs	r3, #12
 8004c56:	603b      	str	r3, [r7, #0]
 8004c58:	f04f 30ff 	mov.w	r0, #4294967295
 8004c5c:	b01d      	add	sp, #116	@ 0x74
 8004c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c62:	2340      	movs	r3, #64	@ 0x40
 8004c64:	616b      	str	r3, [r5, #20]
 8004c66:	2300      	movs	r3, #0
 8004c68:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c6a:	2320      	movs	r3, #32
 8004c6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c70:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c74:	2330      	movs	r3, #48	@ 0x30
 8004c76:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004e14 <_svfiprintf_r+0x1e4>
 8004c7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004c7e:	f04f 0901 	mov.w	r9, #1
 8004c82:	4623      	mov	r3, r4
 8004c84:	469a      	mov	sl, r3
 8004c86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c8a:	b10a      	cbz	r2, 8004c90 <_svfiprintf_r+0x60>
 8004c8c:	2a25      	cmp	r2, #37	@ 0x25
 8004c8e:	d1f9      	bne.n	8004c84 <_svfiprintf_r+0x54>
 8004c90:	ebba 0b04 	subs.w	fp, sl, r4
 8004c94:	d00b      	beq.n	8004cae <_svfiprintf_r+0x7e>
 8004c96:	465b      	mov	r3, fp
 8004c98:	4622      	mov	r2, r4
 8004c9a:	4629      	mov	r1, r5
 8004c9c:	4638      	mov	r0, r7
 8004c9e:	f7ff ff6b 	bl	8004b78 <__ssputs_r>
 8004ca2:	3001      	adds	r0, #1
 8004ca4:	f000 80a7 	beq.w	8004df6 <_svfiprintf_r+0x1c6>
 8004ca8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004caa:	445a      	add	r2, fp
 8004cac:	9209      	str	r2, [sp, #36]	@ 0x24
 8004cae:	f89a 3000 	ldrb.w	r3, [sl]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	f000 809f 	beq.w	8004df6 <_svfiprintf_r+0x1c6>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	f04f 32ff 	mov.w	r2, #4294967295
 8004cbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004cc2:	f10a 0a01 	add.w	sl, sl, #1
 8004cc6:	9304      	str	r3, [sp, #16]
 8004cc8:	9307      	str	r3, [sp, #28]
 8004cca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004cce:	931a      	str	r3, [sp, #104]	@ 0x68
 8004cd0:	4654      	mov	r4, sl
 8004cd2:	2205      	movs	r2, #5
 8004cd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cd8:	484e      	ldr	r0, [pc, #312]	@ (8004e14 <_svfiprintf_r+0x1e4>)
 8004cda:	f7fb fa89 	bl	80001f0 <memchr>
 8004cde:	9a04      	ldr	r2, [sp, #16]
 8004ce0:	b9d8      	cbnz	r0, 8004d1a <_svfiprintf_r+0xea>
 8004ce2:	06d0      	lsls	r0, r2, #27
 8004ce4:	bf44      	itt	mi
 8004ce6:	2320      	movmi	r3, #32
 8004ce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004cec:	0711      	lsls	r1, r2, #28
 8004cee:	bf44      	itt	mi
 8004cf0:	232b      	movmi	r3, #43	@ 0x2b
 8004cf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004cf6:	f89a 3000 	ldrb.w	r3, [sl]
 8004cfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cfc:	d015      	beq.n	8004d2a <_svfiprintf_r+0xfa>
 8004cfe:	9a07      	ldr	r2, [sp, #28]
 8004d00:	4654      	mov	r4, sl
 8004d02:	2000      	movs	r0, #0
 8004d04:	f04f 0c0a 	mov.w	ip, #10
 8004d08:	4621      	mov	r1, r4
 8004d0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d0e:	3b30      	subs	r3, #48	@ 0x30
 8004d10:	2b09      	cmp	r3, #9
 8004d12:	d94b      	bls.n	8004dac <_svfiprintf_r+0x17c>
 8004d14:	b1b0      	cbz	r0, 8004d44 <_svfiprintf_r+0x114>
 8004d16:	9207      	str	r2, [sp, #28]
 8004d18:	e014      	b.n	8004d44 <_svfiprintf_r+0x114>
 8004d1a:	eba0 0308 	sub.w	r3, r0, r8
 8004d1e:	fa09 f303 	lsl.w	r3, r9, r3
 8004d22:	4313      	orrs	r3, r2
 8004d24:	9304      	str	r3, [sp, #16]
 8004d26:	46a2      	mov	sl, r4
 8004d28:	e7d2      	b.n	8004cd0 <_svfiprintf_r+0xa0>
 8004d2a:	9b03      	ldr	r3, [sp, #12]
 8004d2c:	1d19      	adds	r1, r3, #4
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	9103      	str	r1, [sp, #12]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	bfbb      	ittet	lt
 8004d36:	425b      	neglt	r3, r3
 8004d38:	f042 0202 	orrlt.w	r2, r2, #2
 8004d3c:	9307      	strge	r3, [sp, #28]
 8004d3e:	9307      	strlt	r3, [sp, #28]
 8004d40:	bfb8      	it	lt
 8004d42:	9204      	strlt	r2, [sp, #16]
 8004d44:	7823      	ldrb	r3, [r4, #0]
 8004d46:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d48:	d10a      	bne.n	8004d60 <_svfiprintf_r+0x130>
 8004d4a:	7863      	ldrb	r3, [r4, #1]
 8004d4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d4e:	d132      	bne.n	8004db6 <_svfiprintf_r+0x186>
 8004d50:	9b03      	ldr	r3, [sp, #12]
 8004d52:	1d1a      	adds	r2, r3, #4
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	9203      	str	r2, [sp, #12]
 8004d58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d5c:	3402      	adds	r4, #2
 8004d5e:	9305      	str	r3, [sp, #20]
 8004d60:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004e24 <_svfiprintf_r+0x1f4>
 8004d64:	7821      	ldrb	r1, [r4, #0]
 8004d66:	2203      	movs	r2, #3
 8004d68:	4650      	mov	r0, sl
 8004d6a:	f7fb fa41 	bl	80001f0 <memchr>
 8004d6e:	b138      	cbz	r0, 8004d80 <_svfiprintf_r+0x150>
 8004d70:	9b04      	ldr	r3, [sp, #16]
 8004d72:	eba0 000a 	sub.w	r0, r0, sl
 8004d76:	2240      	movs	r2, #64	@ 0x40
 8004d78:	4082      	lsls	r2, r0
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	3401      	adds	r4, #1
 8004d7e:	9304      	str	r3, [sp, #16]
 8004d80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d84:	4824      	ldr	r0, [pc, #144]	@ (8004e18 <_svfiprintf_r+0x1e8>)
 8004d86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004d8a:	2206      	movs	r2, #6
 8004d8c:	f7fb fa30 	bl	80001f0 <memchr>
 8004d90:	2800      	cmp	r0, #0
 8004d92:	d036      	beq.n	8004e02 <_svfiprintf_r+0x1d2>
 8004d94:	4b21      	ldr	r3, [pc, #132]	@ (8004e1c <_svfiprintf_r+0x1ec>)
 8004d96:	bb1b      	cbnz	r3, 8004de0 <_svfiprintf_r+0x1b0>
 8004d98:	9b03      	ldr	r3, [sp, #12]
 8004d9a:	3307      	adds	r3, #7
 8004d9c:	f023 0307 	bic.w	r3, r3, #7
 8004da0:	3308      	adds	r3, #8
 8004da2:	9303      	str	r3, [sp, #12]
 8004da4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004da6:	4433      	add	r3, r6
 8004da8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004daa:	e76a      	b.n	8004c82 <_svfiprintf_r+0x52>
 8004dac:	fb0c 3202 	mla	r2, ip, r2, r3
 8004db0:	460c      	mov	r4, r1
 8004db2:	2001      	movs	r0, #1
 8004db4:	e7a8      	b.n	8004d08 <_svfiprintf_r+0xd8>
 8004db6:	2300      	movs	r3, #0
 8004db8:	3401      	adds	r4, #1
 8004dba:	9305      	str	r3, [sp, #20]
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	f04f 0c0a 	mov.w	ip, #10
 8004dc2:	4620      	mov	r0, r4
 8004dc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004dc8:	3a30      	subs	r2, #48	@ 0x30
 8004dca:	2a09      	cmp	r2, #9
 8004dcc:	d903      	bls.n	8004dd6 <_svfiprintf_r+0x1a6>
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0c6      	beq.n	8004d60 <_svfiprintf_r+0x130>
 8004dd2:	9105      	str	r1, [sp, #20]
 8004dd4:	e7c4      	b.n	8004d60 <_svfiprintf_r+0x130>
 8004dd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8004dda:	4604      	mov	r4, r0
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e7f0      	b.n	8004dc2 <_svfiprintf_r+0x192>
 8004de0:	ab03      	add	r3, sp, #12
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	462a      	mov	r2, r5
 8004de6:	4b0e      	ldr	r3, [pc, #56]	@ (8004e20 <_svfiprintf_r+0x1f0>)
 8004de8:	a904      	add	r1, sp, #16
 8004dea:	4638      	mov	r0, r7
 8004dec:	f3af 8000 	nop.w
 8004df0:	1c42      	adds	r2, r0, #1
 8004df2:	4606      	mov	r6, r0
 8004df4:	d1d6      	bne.n	8004da4 <_svfiprintf_r+0x174>
 8004df6:	89ab      	ldrh	r3, [r5, #12]
 8004df8:	065b      	lsls	r3, r3, #25
 8004dfa:	f53f af2d 	bmi.w	8004c58 <_svfiprintf_r+0x28>
 8004dfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e00:	e72c      	b.n	8004c5c <_svfiprintf_r+0x2c>
 8004e02:	ab03      	add	r3, sp, #12
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	462a      	mov	r2, r5
 8004e08:	4b05      	ldr	r3, [pc, #20]	@ (8004e20 <_svfiprintf_r+0x1f0>)
 8004e0a:	a904      	add	r1, sp, #16
 8004e0c:	4638      	mov	r0, r7
 8004e0e:	f000 f879 	bl	8004f04 <_printf_i>
 8004e12:	e7ed      	b.n	8004df0 <_svfiprintf_r+0x1c0>
 8004e14:	08005700 	.word	0x08005700
 8004e18:	0800570a 	.word	0x0800570a
 8004e1c:	00000000 	.word	0x00000000
 8004e20:	08004b79 	.word	0x08004b79
 8004e24:	08005706 	.word	0x08005706

08004e28 <_printf_common>:
 8004e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e2c:	4616      	mov	r6, r2
 8004e2e:	4698      	mov	r8, r3
 8004e30:	688a      	ldr	r2, [r1, #8]
 8004e32:	690b      	ldr	r3, [r1, #16]
 8004e34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	bfb8      	it	lt
 8004e3c:	4613      	movlt	r3, r2
 8004e3e:	6033      	str	r3, [r6, #0]
 8004e40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e44:	4607      	mov	r7, r0
 8004e46:	460c      	mov	r4, r1
 8004e48:	b10a      	cbz	r2, 8004e4e <_printf_common+0x26>
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	6033      	str	r3, [r6, #0]
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	0699      	lsls	r1, r3, #26
 8004e52:	bf42      	ittt	mi
 8004e54:	6833      	ldrmi	r3, [r6, #0]
 8004e56:	3302      	addmi	r3, #2
 8004e58:	6033      	strmi	r3, [r6, #0]
 8004e5a:	6825      	ldr	r5, [r4, #0]
 8004e5c:	f015 0506 	ands.w	r5, r5, #6
 8004e60:	d106      	bne.n	8004e70 <_printf_common+0x48>
 8004e62:	f104 0a19 	add.w	sl, r4, #25
 8004e66:	68e3      	ldr	r3, [r4, #12]
 8004e68:	6832      	ldr	r2, [r6, #0]
 8004e6a:	1a9b      	subs	r3, r3, r2
 8004e6c:	42ab      	cmp	r3, r5
 8004e6e:	dc26      	bgt.n	8004ebe <_printf_common+0x96>
 8004e70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e74:	6822      	ldr	r2, [r4, #0]
 8004e76:	3b00      	subs	r3, #0
 8004e78:	bf18      	it	ne
 8004e7a:	2301      	movne	r3, #1
 8004e7c:	0692      	lsls	r2, r2, #26
 8004e7e:	d42b      	bmi.n	8004ed8 <_printf_common+0xb0>
 8004e80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004e84:	4641      	mov	r1, r8
 8004e86:	4638      	mov	r0, r7
 8004e88:	47c8      	blx	r9
 8004e8a:	3001      	adds	r0, #1
 8004e8c:	d01e      	beq.n	8004ecc <_printf_common+0xa4>
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	6922      	ldr	r2, [r4, #16]
 8004e92:	f003 0306 	and.w	r3, r3, #6
 8004e96:	2b04      	cmp	r3, #4
 8004e98:	bf02      	ittt	eq
 8004e9a:	68e5      	ldreq	r5, [r4, #12]
 8004e9c:	6833      	ldreq	r3, [r6, #0]
 8004e9e:	1aed      	subeq	r5, r5, r3
 8004ea0:	68a3      	ldr	r3, [r4, #8]
 8004ea2:	bf0c      	ite	eq
 8004ea4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ea8:	2500      	movne	r5, #0
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	bfc4      	itt	gt
 8004eae:	1a9b      	subgt	r3, r3, r2
 8004eb0:	18ed      	addgt	r5, r5, r3
 8004eb2:	2600      	movs	r6, #0
 8004eb4:	341a      	adds	r4, #26
 8004eb6:	42b5      	cmp	r5, r6
 8004eb8:	d11a      	bne.n	8004ef0 <_printf_common+0xc8>
 8004eba:	2000      	movs	r0, #0
 8004ebc:	e008      	b.n	8004ed0 <_printf_common+0xa8>
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	4652      	mov	r2, sl
 8004ec2:	4641      	mov	r1, r8
 8004ec4:	4638      	mov	r0, r7
 8004ec6:	47c8      	blx	r9
 8004ec8:	3001      	adds	r0, #1
 8004eca:	d103      	bne.n	8004ed4 <_printf_common+0xac>
 8004ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ed4:	3501      	adds	r5, #1
 8004ed6:	e7c6      	b.n	8004e66 <_printf_common+0x3e>
 8004ed8:	18e1      	adds	r1, r4, r3
 8004eda:	1c5a      	adds	r2, r3, #1
 8004edc:	2030      	movs	r0, #48	@ 0x30
 8004ede:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004ee2:	4422      	add	r2, r4
 8004ee4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004ee8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004eec:	3302      	adds	r3, #2
 8004eee:	e7c7      	b.n	8004e80 <_printf_common+0x58>
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	4622      	mov	r2, r4
 8004ef4:	4641      	mov	r1, r8
 8004ef6:	4638      	mov	r0, r7
 8004ef8:	47c8      	blx	r9
 8004efa:	3001      	adds	r0, #1
 8004efc:	d0e6      	beq.n	8004ecc <_printf_common+0xa4>
 8004efe:	3601      	adds	r6, #1
 8004f00:	e7d9      	b.n	8004eb6 <_printf_common+0x8e>
	...

08004f04 <_printf_i>:
 8004f04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f08:	7e0f      	ldrb	r7, [r1, #24]
 8004f0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f0c:	2f78      	cmp	r7, #120	@ 0x78
 8004f0e:	4691      	mov	r9, r2
 8004f10:	4680      	mov	r8, r0
 8004f12:	460c      	mov	r4, r1
 8004f14:	469a      	mov	sl, r3
 8004f16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f1a:	d807      	bhi.n	8004f2c <_printf_i+0x28>
 8004f1c:	2f62      	cmp	r7, #98	@ 0x62
 8004f1e:	d80a      	bhi.n	8004f36 <_printf_i+0x32>
 8004f20:	2f00      	cmp	r7, #0
 8004f22:	f000 80d2 	beq.w	80050ca <_printf_i+0x1c6>
 8004f26:	2f58      	cmp	r7, #88	@ 0x58
 8004f28:	f000 80b9 	beq.w	800509e <_printf_i+0x19a>
 8004f2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f34:	e03a      	b.n	8004fac <_printf_i+0xa8>
 8004f36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f3a:	2b15      	cmp	r3, #21
 8004f3c:	d8f6      	bhi.n	8004f2c <_printf_i+0x28>
 8004f3e:	a101      	add	r1, pc, #4	@ (adr r1, 8004f44 <_printf_i+0x40>)
 8004f40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f44:	08004f9d 	.word	0x08004f9d
 8004f48:	08004fb1 	.word	0x08004fb1
 8004f4c:	08004f2d 	.word	0x08004f2d
 8004f50:	08004f2d 	.word	0x08004f2d
 8004f54:	08004f2d 	.word	0x08004f2d
 8004f58:	08004f2d 	.word	0x08004f2d
 8004f5c:	08004fb1 	.word	0x08004fb1
 8004f60:	08004f2d 	.word	0x08004f2d
 8004f64:	08004f2d 	.word	0x08004f2d
 8004f68:	08004f2d 	.word	0x08004f2d
 8004f6c:	08004f2d 	.word	0x08004f2d
 8004f70:	080050b1 	.word	0x080050b1
 8004f74:	08004fdb 	.word	0x08004fdb
 8004f78:	0800506b 	.word	0x0800506b
 8004f7c:	08004f2d 	.word	0x08004f2d
 8004f80:	08004f2d 	.word	0x08004f2d
 8004f84:	080050d3 	.word	0x080050d3
 8004f88:	08004f2d 	.word	0x08004f2d
 8004f8c:	08004fdb 	.word	0x08004fdb
 8004f90:	08004f2d 	.word	0x08004f2d
 8004f94:	08004f2d 	.word	0x08004f2d
 8004f98:	08005073 	.word	0x08005073
 8004f9c:	6833      	ldr	r3, [r6, #0]
 8004f9e:	1d1a      	adds	r2, r3, #4
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	6032      	str	r2, [r6, #0]
 8004fa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004fac:	2301      	movs	r3, #1
 8004fae:	e09d      	b.n	80050ec <_printf_i+0x1e8>
 8004fb0:	6833      	ldr	r3, [r6, #0]
 8004fb2:	6820      	ldr	r0, [r4, #0]
 8004fb4:	1d19      	adds	r1, r3, #4
 8004fb6:	6031      	str	r1, [r6, #0]
 8004fb8:	0606      	lsls	r6, r0, #24
 8004fba:	d501      	bpl.n	8004fc0 <_printf_i+0xbc>
 8004fbc:	681d      	ldr	r5, [r3, #0]
 8004fbe:	e003      	b.n	8004fc8 <_printf_i+0xc4>
 8004fc0:	0645      	lsls	r5, r0, #25
 8004fc2:	d5fb      	bpl.n	8004fbc <_printf_i+0xb8>
 8004fc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004fc8:	2d00      	cmp	r5, #0
 8004fca:	da03      	bge.n	8004fd4 <_printf_i+0xd0>
 8004fcc:	232d      	movs	r3, #45	@ 0x2d
 8004fce:	426d      	negs	r5, r5
 8004fd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fd4:	4859      	ldr	r0, [pc, #356]	@ (800513c <_printf_i+0x238>)
 8004fd6:	230a      	movs	r3, #10
 8004fd8:	e011      	b.n	8004ffe <_printf_i+0xfa>
 8004fda:	6821      	ldr	r1, [r4, #0]
 8004fdc:	6833      	ldr	r3, [r6, #0]
 8004fde:	0608      	lsls	r0, r1, #24
 8004fe0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004fe4:	d402      	bmi.n	8004fec <_printf_i+0xe8>
 8004fe6:	0649      	lsls	r1, r1, #25
 8004fe8:	bf48      	it	mi
 8004fea:	b2ad      	uxthmi	r5, r5
 8004fec:	2f6f      	cmp	r7, #111	@ 0x6f
 8004fee:	4853      	ldr	r0, [pc, #332]	@ (800513c <_printf_i+0x238>)
 8004ff0:	6033      	str	r3, [r6, #0]
 8004ff2:	bf14      	ite	ne
 8004ff4:	230a      	movne	r3, #10
 8004ff6:	2308      	moveq	r3, #8
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ffe:	6866      	ldr	r6, [r4, #4]
 8005000:	60a6      	str	r6, [r4, #8]
 8005002:	2e00      	cmp	r6, #0
 8005004:	bfa2      	ittt	ge
 8005006:	6821      	ldrge	r1, [r4, #0]
 8005008:	f021 0104 	bicge.w	r1, r1, #4
 800500c:	6021      	strge	r1, [r4, #0]
 800500e:	b90d      	cbnz	r5, 8005014 <_printf_i+0x110>
 8005010:	2e00      	cmp	r6, #0
 8005012:	d04b      	beq.n	80050ac <_printf_i+0x1a8>
 8005014:	4616      	mov	r6, r2
 8005016:	fbb5 f1f3 	udiv	r1, r5, r3
 800501a:	fb03 5711 	mls	r7, r3, r1, r5
 800501e:	5dc7      	ldrb	r7, [r0, r7]
 8005020:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005024:	462f      	mov	r7, r5
 8005026:	42bb      	cmp	r3, r7
 8005028:	460d      	mov	r5, r1
 800502a:	d9f4      	bls.n	8005016 <_printf_i+0x112>
 800502c:	2b08      	cmp	r3, #8
 800502e:	d10b      	bne.n	8005048 <_printf_i+0x144>
 8005030:	6823      	ldr	r3, [r4, #0]
 8005032:	07df      	lsls	r7, r3, #31
 8005034:	d508      	bpl.n	8005048 <_printf_i+0x144>
 8005036:	6923      	ldr	r3, [r4, #16]
 8005038:	6861      	ldr	r1, [r4, #4]
 800503a:	4299      	cmp	r1, r3
 800503c:	bfde      	ittt	le
 800503e:	2330      	movle	r3, #48	@ 0x30
 8005040:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005044:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005048:	1b92      	subs	r2, r2, r6
 800504a:	6122      	str	r2, [r4, #16]
 800504c:	f8cd a000 	str.w	sl, [sp]
 8005050:	464b      	mov	r3, r9
 8005052:	aa03      	add	r2, sp, #12
 8005054:	4621      	mov	r1, r4
 8005056:	4640      	mov	r0, r8
 8005058:	f7ff fee6 	bl	8004e28 <_printf_common>
 800505c:	3001      	adds	r0, #1
 800505e:	d14a      	bne.n	80050f6 <_printf_i+0x1f2>
 8005060:	f04f 30ff 	mov.w	r0, #4294967295
 8005064:	b004      	add	sp, #16
 8005066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800506a:	6823      	ldr	r3, [r4, #0]
 800506c:	f043 0320 	orr.w	r3, r3, #32
 8005070:	6023      	str	r3, [r4, #0]
 8005072:	4833      	ldr	r0, [pc, #204]	@ (8005140 <_printf_i+0x23c>)
 8005074:	2778      	movs	r7, #120	@ 0x78
 8005076:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800507a:	6823      	ldr	r3, [r4, #0]
 800507c:	6831      	ldr	r1, [r6, #0]
 800507e:	061f      	lsls	r7, r3, #24
 8005080:	f851 5b04 	ldr.w	r5, [r1], #4
 8005084:	d402      	bmi.n	800508c <_printf_i+0x188>
 8005086:	065f      	lsls	r7, r3, #25
 8005088:	bf48      	it	mi
 800508a:	b2ad      	uxthmi	r5, r5
 800508c:	6031      	str	r1, [r6, #0]
 800508e:	07d9      	lsls	r1, r3, #31
 8005090:	bf44      	itt	mi
 8005092:	f043 0320 	orrmi.w	r3, r3, #32
 8005096:	6023      	strmi	r3, [r4, #0]
 8005098:	b11d      	cbz	r5, 80050a2 <_printf_i+0x19e>
 800509a:	2310      	movs	r3, #16
 800509c:	e7ac      	b.n	8004ff8 <_printf_i+0xf4>
 800509e:	4827      	ldr	r0, [pc, #156]	@ (800513c <_printf_i+0x238>)
 80050a0:	e7e9      	b.n	8005076 <_printf_i+0x172>
 80050a2:	6823      	ldr	r3, [r4, #0]
 80050a4:	f023 0320 	bic.w	r3, r3, #32
 80050a8:	6023      	str	r3, [r4, #0]
 80050aa:	e7f6      	b.n	800509a <_printf_i+0x196>
 80050ac:	4616      	mov	r6, r2
 80050ae:	e7bd      	b.n	800502c <_printf_i+0x128>
 80050b0:	6833      	ldr	r3, [r6, #0]
 80050b2:	6825      	ldr	r5, [r4, #0]
 80050b4:	6961      	ldr	r1, [r4, #20]
 80050b6:	1d18      	adds	r0, r3, #4
 80050b8:	6030      	str	r0, [r6, #0]
 80050ba:	062e      	lsls	r6, r5, #24
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	d501      	bpl.n	80050c4 <_printf_i+0x1c0>
 80050c0:	6019      	str	r1, [r3, #0]
 80050c2:	e002      	b.n	80050ca <_printf_i+0x1c6>
 80050c4:	0668      	lsls	r0, r5, #25
 80050c6:	d5fb      	bpl.n	80050c0 <_printf_i+0x1bc>
 80050c8:	8019      	strh	r1, [r3, #0]
 80050ca:	2300      	movs	r3, #0
 80050cc:	6123      	str	r3, [r4, #16]
 80050ce:	4616      	mov	r6, r2
 80050d0:	e7bc      	b.n	800504c <_printf_i+0x148>
 80050d2:	6833      	ldr	r3, [r6, #0]
 80050d4:	1d1a      	adds	r2, r3, #4
 80050d6:	6032      	str	r2, [r6, #0]
 80050d8:	681e      	ldr	r6, [r3, #0]
 80050da:	6862      	ldr	r2, [r4, #4]
 80050dc:	2100      	movs	r1, #0
 80050de:	4630      	mov	r0, r6
 80050e0:	f7fb f886 	bl	80001f0 <memchr>
 80050e4:	b108      	cbz	r0, 80050ea <_printf_i+0x1e6>
 80050e6:	1b80      	subs	r0, r0, r6
 80050e8:	6060      	str	r0, [r4, #4]
 80050ea:	6863      	ldr	r3, [r4, #4]
 80050ec:	6123      	str	r3, [r4, #16]
 80050ee:	2300      	movs	r3, #0
 80050f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050f4:	e7aa      	b.n	800504c <_printf_i+0x148>
 80050f6:	6923      	ldr	r3, [r4, #16]
 80050f8:	4632      	mov	r2, r6
 80050fa:	4649      	mov	r1, r9
 80050fc:	4640      	mov	r0, r8
 80050fe:	47d0      	blx	sl
 8005100:	3001      	adds	r0, #1
 8005102:	d0ad      	beq.n	8005060 <_printf_i+0x15c>
 8005104:	6823      	ldr	r3, [r4, #0]
 8005106:	079b      	lsls	r3, r3, #30
 8005108:	d413      	bmi.n	8005132 <_printf_i+0x22e>
 800510a:	68e0      	ldr	r0, [r4, #12]
 800510c:	9b03      	ldr	r3, [sp, #12]
 800510e:	4298      	cmp	r0, r3
 8005110:	bfb8      	it	lt
 8005112:	4618      	movlt	r0, r3
 8005114:	e7a6      	b.n	8005064 <_printf_i+0x160>
 8005116:	2301      	movs	r3, #1
 8005118:	4632      	mov	r2, r6
 800511a:	4649      	mov	r1, r9
 800511c:	4640      	mov	r0, r8
 800511e:	47d0      	blx	sl
 8005120:	3001      	adds	r0, #1
 8005122:	d09d      	beq.n	8005060 <_printf_i+0x15c>
 8005124:	3501      	adds	r5, #1
 8005126:	68e3      	ldr	r3, [r4, #12]
 8005128:	9903      	ldr	r1, [sp, #12]
 800512a:	1a5b      	subs	r3, r3, r1
 800512c:	42ab      	cmp	r3, r5
 800512e:	dcf2      	bgt.n	8005116 <_printf_i+0x212>
 8005130:	e7eb      	b.n	800510a <_printf_i+0x206>
 8005132:	2500      	movs	r5, #0
 8005134:	f104 0619 	add.w	r6, r4, #25
 8005138:	e7f5      	b.n	8005126 <_printf_i+0x222>
 800513a:	bf00      	nop
 800513c:	08005711 	.word	0x08005711
 8005140:	08005722 	.word	0x08005722

08005144 <memmove>:
 8005144:	4288      	cmp	r0, r1
 8005146:	b510      	push	{r4, lr}
 8005148:	eb01 0402 	add.w	r4, r1, r2
 800514c:	d902      	bls.n	8005154 <memmove+0x10>
 800514e:	4284      	cmp	r4, r0
 8005150:	4623      	mov	r3, r4
 8005152:	d807      	bhi.n	8005164 <memmove+0x20>
 8005154:	1e43      	subs	r3, r0, #1
 8005156:	42a1      	cmp	r1, r4
 8005158:	d008      	beq.n	800516c <memmove+0x28>
 800515a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800515e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005162:	e7f8      	b.n	8005156 <memmove+0x12>
 8005164:	4402      	add	r2, r0
 8005166:	4601      	mov	r1, r0
 8005168:	428a      	cmp	r2, r1
 800516a:	d100      	bne.n	800516e <memmove+0x2a>
 800516c:	bd10      	pop	{r4, pc}
 800516e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005172:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005176:	e7f7      	b.n	8005168 <memmove+0x24>

08005178 <memcpy>:
 8005178:	440a      	add	r2, r1
 800517a:	4291      	cmp	r1, r2
 800517c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005180:	d100      	bne.n	8005184 <memcpy+0xc>
 8005182:	4770      	bx	lr
 8005184:	b510      	push	{r4, lr}
 8005186:	f811 4b01 	ldrb.w	r4, [r1], #1
 800518a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800518e:	4291      	cmp	r1, r2
 8005190:	d1f9      	bne.n	8005186 <memcpy+0xe>
 8005192:	bd10      	pop	{r4, pc}

08005194 <_realloc_r>:
 8005194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005198:	4680      	mov	r8, r0
 800519a:	4615      	mov	r5, r2
 800519c:	460c      	mov	r4, r1
 800519e:	b921      	cbnz	r1, 80051aa <_realloc_r+0x16>
 80051a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051a4:	4611      	mov	r1, r2
 80051a6:	f7ff bbad 	b.w	8004904 <_malloc_r>
 80051aa:	b92a      	cbnz	r2, 80051b8 <_realloc_r+0x24>
 80051ac:	f7ff fc9a 	bl	8004ae4 <_free_r>
 80051b0:	2400      	movs	r4, #0
 80051b2:	4620      	mov	r0, r4
 80051b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051b8:	f000 f81a 	bl	80051f0 <_malloc_usable_size_r>
 80051bc:	4285      	cmp	r5, r0
 80051be:	4606      	mov	r6, r0
 80051c0:	d802      	bhi.n	80051c8 <_realloc_r+0x34>
 80051c2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80051c6:	d8f4      	bhi.n	80051b2 <_realloc_r+0x1e>
 80051c8:	4629      	mov	r1, r5
 80051ca:	4640      	mov	r0, r8
 80051cc:	f7ff fb9a 	bl	8004904 <_malloc_r>
 80051d0:	4607      	mov	r7, r0
 80051d2:	2800      	cmp	r0, #0
 80051d4:	d0ec      	beq.n	80051b0 <_realloc_r+0x1c>
 80051d6:	42b5      	cmp	r5, r6
 80051d8:	462a      	mov	r2, r5
 80051da:	4621      	mov	r1, r4
 80051dc:	bf28      	it	cs
 80051de:	4632      	movcs	r2, r6
 80051e0:	f7ff ffca 	bl	8005178 <memcpy>
 80051e4:	4621      	mov	r1, r4
 80051e6:	4640      	mov	r0, r8
 80051e8:	f7ff fc7c 	bl	8004ae4 <_free_r>
 80051ec:	463c      	mov	r4, r7
 80051ee:	e7e0      	b.n	80051b2 <_realloc_r+0x1e>

080051f0 <_malloc_usable_size_r>:
 80051f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051f4:	1f18      	subs	r0, r3, #4
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	bfbc      	itt	lt
 80051fa:	580b      	ldrlt	r3, [r1, r0]
 80051fc:	18c0      	addlt	r0, r0, r3
 80051fe:	4770      	bx	lr

08005200 <_init>:
 8005200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005202:	bf00      	nop
 8005204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005206:	bc08      	pop	{r3}
 8005208:	469e      	mov	lr, r3
 800520a:	4770      	bx	lr

0800520c <_fini>:
 800520c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800520e:	bf00      	nop
 8005210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005212:	bc08      	pop	{r3}
 8005214:	469e      	mov	lr, r3
 8005216:	4770      	bx	lr
