{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511832968124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511832968124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 20:36:07 2017 " "Processing started: Mon Nov 27 20:36:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511832968124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832968124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dont_kill -c dont_kill " "Command: quartus_map --read_settings_files=on --write_settings_files=off dont_kill -c dont_kill" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832968124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511832968453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511832968453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../sequence_drawing_module/vga_adapter/vga_pll.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../sequence_drawing_module/vga_adapter/vga_controller.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../sequence_drawing_module/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../sequence_drawing_module/vga_adapter/vga_adapter.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_sequence_drawing.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_sequence_drawing.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sequence_drawing " "Found entity 1: VGA_sequence_drawing" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_SEQUENCE_DATAPATH " "Found entity 2: VGA_SEQUENCE_DATAPATH" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_SEQUENCE_CONTROL " "Found entity 3: VGA_SEQUENCE_CONTROL" {  } { { "../sequence_drawing_module/VGA_sequence_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_sequence_drawing.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_score.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_score " "Found entity 1: VGA_score" {  } { { "../sequence_drawing_module/VGA_score.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_score_drawing " "Found entity 2: VGA_score_drawing" {  } { { "../sequence_drawing_module/VGA_score.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_score.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""} { "Info" "ISGN_ENTITY_NAME" "3 control_draw " "Found entity 3: control_draw" {  } { { "../sequence_drawing_module/VGA_score.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_score.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath_draw " "Found entity 4: datapath_draw" {  } { { "../sequence_drawing_module/VGA_score.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_score.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/vga_character_drawing.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/vga_character_drawing.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_character_drawing " "Found entity 1: VGA_character_drawing" {  } { { "../sequence_drawing_module/VGA_character_drawing.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_character_drawing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/datapath_sequence.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/datapath_sequence.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_sequence " "Found entity 1: datapath_sequence" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""} { "Info" "ISGN_ENTITY_NAME" "2 char_coordinate " "Found entity 2: char_coordinate" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_colour " "Found entity 3: char_colour" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""} { "Info" "ISGN_ENTITY_NAME" "4 pixel_decoder " "Found entity 4: pixel_decoder" {  } { { "../sequence_drawing_module/datapath_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_sequence.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978564 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "datapath_draw datapath_draw.v(1) " "Verilog HDL error at datapath_draw.v(1): module \"datapath_draw\" cannot be declared more than once" {  } { { "../sequence_drawing_module/datapath_draw.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/datapath_draw.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "datapath_draw VGA_score.v(278) " "HDL info at VGA_score.v(278): see declaration for object \"datapath_draw\"" {  } { { "../sequence_drawing_module/VGA_score.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_score.v" 278 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/datapath_draw.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/datapath_draw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/control_sequence.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/control_sequence.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_sequence " "Found entity 1: control_sequence" {  } { { "../sequence_drawing_module/control_sequence.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/control_sequence.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "control_draw control_draw.v(8) " "Verilog HDL error at control_draw.v(8): module \"control_draw\" cannot be declared more than once" {  } { { "../sequence_drawing_module/control_draw.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/control_draw.v" 8 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "control_draw VGA_score.v(171) " "HDL info at VGA_score.v(171): see declaration for object \"control_draw\"" {  } { { "../sequence_drawing_module/VGA_score.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/sequence_drawing_module/VGA_score.v" 171 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/sequence_drawing_module/control_draw.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/carso/documents/github/dont_kill/sequence_drawing_module/control_draw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/timer_3s.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/timer_3s.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_3s " "Found entity 1: timer_3s" {  } { { "../timer_3s.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/timer_3s.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "../PS2_Controller.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/keyboard_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/keyboard_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Reader " "Found entity 1: Keyboard_Reader" {  } { { "../Keyboard_Reader.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(231) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(231): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(235) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(235): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 235 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(239) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(239): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 239 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(243) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(243): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 243 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(247) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(247): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 247 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(251) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(251): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 251 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(255) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(255): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 255 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(259) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(259): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 259 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(263) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(263): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 263 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(267) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(267): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 267 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(271) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(271): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 271 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(275) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(275): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 275 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(279) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(279): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 279 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Keyboard_Parser_Modifier.v(283) " "Verilog HDL Expression warning at Keyboard_Parser_Modifier.v(283): truncated literal to match 4 bits" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 283 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/keyboard_parser_modifier.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/carso/documents/github/dont_kill/keyboard_parser_modifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Parser_Modifier " "Found entity 1: Keyboard_Parser_Modifier" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""} { "Info" "ISGN_ENTITY_NAME" "2 Keyboard_Input_Shift " "Found entity 2: Keyboard_Input_Shift" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""} { "Info" "ISGN_ENTITY_NAME" "3 next_level " "Found entity 3: next_level" {  } { { "../Keyboard_Parser_Modifier.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Keyboard_Parser_Modifier.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "../hex_decoder.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "../Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carso/documents/github/dont_kill/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carso/documents/github/dont_kill/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "../Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/carso/Documents/GitHub/dont_kill/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511832978580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978580 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511832978689 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 27 20:36:18 2017 " "Processing ended: Mon Nov 27 20:36:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511832978689 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511832978689 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511832978689 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511832978689 ""}
