module siginput(
 input [1:0] testmode,//00,01,10,11åˆ†åˆ«ä»£è¡¨4ç§é¢‘ç‡ï¼Œåˆ†åˆ«ä¸?3125ï¼?6250ï¼?50ï¼?12500Hzï¼Œä½¿ç”¨SW1~SW0æ¥æ§åˆ?
 input sysclk,//ç³»ç»Ÿæ—¶é’Ÿ100M
 output sigin1//è¾“å‡ºå¾…æµ‹ä¿¡å·
 );
reg[20:0] state;
reg[20:0] divide;
reg sigin;
assign sigin1=sigin;
always@(*)
begin
case(testmode[1:0])
2'b00:divide=21'd32000;//3125Hz,åˆ†é¢‘æ¯”ä¸º32000
2'b01:divide=21'd16000;//6250Hzï¼Œåˆ†é¢‘æ¯”ä¸?16000
2'b10:divide=21'd2000000;//50Hz,åˆ†é¢‘æ¯”ä¸º2000000
2'b11:divide=21'd8000;//12500Hzï¼Œåˆ†é¢‘æ¯”ä¸?8000
endcase
end
always@(posedge sysclk)//æŒ‰divideåˆ†é¢‘
begin
if(state==0)
sigin=~sigin;
state=state+21'd2;
if(state==divide)
state=21'b0;
end
endmodule
