INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'dmg_72_a855b3c96ef0620d'...
Applying external generics to 'dmg_72_a855b3c96ef0620d'...
Delivering associated files for 'dmg_72_a855b3c96ef0620d'...
Delivering EJava files for 'dmg_72_a855b3c96ef0620d'...
Generating implementation netlist for 'dmg_72_a855b3c96ef0620d'...
INFO:sim - Pre-processing HDL files for 'dmg_72_a855b3c96ef0620d'...
Running synthesis for 'dmg_72_a855b3c96ef0620d'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_72_a855b3c96ef0620d'...
Writing VHDL behavioral simulation model for 'dmg_72_a855b3c96ef0620d'...
WARNING:sim - Overwriting existing file
   C:/Users/Adithya/AppData/Local/Temp/sysgentmp-Adithya/cg_wk/cf987f8191d3922b9
   /tmp/_cg/dmg_72_a855b3c96ef0620d/doc/dist_mem_gen_v7_2_vinfo.html with file
   from view xilinx_documentation
Delivered 2 files into directory
C:/Users/Adithya/AppData/Local/Temp/sysgentmp-Adithya/cg_wk/cf987f8191d3922b9/tm
p/_cg/dmg_72_a855b3c96ef0620d
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dmg_72_a855b3c96ef0620d'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
