// Seed: 884152767
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input supply0 id_3,
    input supply1 id_4
    , id_12,
    input supply0 id_5,
    input tri0 id_6,
    input supply0 id_7#(.id_13(1'b0)),
    output tri id_8,
    input tri id_9,
    output wor id_10
);
  assign id_12 = id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output tri id_2,
    input supply0 id_3
);
  always $signed(13);
  ;
  reg id_5;
  always begin : LABEL_0
    id_5 = id_5;
  end
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1
  );
endmodule
