regmap	,	V_3
uinfo	,	V_160
savesub	,	V_204
IEC958_AES3_CON_FS_48000	,	V_90
spdif_irq_uq_err	,	F_10
"isr: Rx FIFO resync\n"	,	L_18
dev	,	V_9
REG_SPDIF_STCSCL	,	V_61
qsub	,	V_178
ARRAY_SIZE	,	F_63
unlikely	,	F_8
SRCD_CD_USER_OFFSET	,	V_194
scr	,	V_109
REG_SPDIF_STCSCH	,	V_60
REG_SPDIF_SRU	,	V_23
SCR_TXFIFO_AUTOSYNC	,	V_118
active	,	V_111
sysclk	,	V_190
SCR_LOW_POWER	,	V_137
"no irq for node %s\n"	,	L_45
"set sample rate to %dHz for %dHz playback\n"	,	L_29
REG_SPDIF_SRL	,	V_200
"isr: receiver found illegal symbol\n"	,	L_4
size	,	V_18
REG_SPDIF_SRQ	,	V_26
"RxRate: %lld\n"	,	L_36
of_node	,	V_219
REG_SPDIF_SRR	,	V_201
SIE_INTR_FOR	,	F_39
SCR_TXSEL_NORMAL	,	V_120
fsl_spdif_component	,	V_239
IEC958_AES3_CON_FS	,	V_100
FSL_SPDIF_RXFIFO_WML	,	V_236
uvalue	,	V_164
INT_VAL_NOGOOD	,	V_39
SNDRV_PCM_TRIGGER_STOP	,	V_154
"STCSCL: 0x%06x\n"	,	L_22
snd_kcontrol	,	V_157
EBUSY	,	V_56
gainsel	,	V_63
spbaclk	,	V_113
spdif_softreset	,	F_14
irq	,	V_32
i	,	V_110
spdif_set_cstatus	,	F_18
qpos	,	V_24
platform_device	,	V_4
"use rxtx%d as tx clock source for %dHz sample rate\n"	,	L_39
devm_regmap_init_mmio_clk	,	F_78
spdif_set_sample_rate	,	F_24
fsl_spdif_pb_put	,	F_44
subcode	,	V_27
dev_dbg	,	F_3
fsl_spdif_suspend	,	F_86
reg	,	V_20
fsl_spdif_regmap_config	,	V_229
iec958	,	V_166
"isr: cstatus new\n"	,	L_12
ret	,	V_84
res	,	V_221
spdif_set_rx_clksrc	,	F_21
"regmap init failed\n"	,	L_44
count	,	V_162
STC_TXCLK_ALL_EN	,	V_101
devm_snd_soc_register_component	,	F_84
spin_unlock_irqrestore	,	F_48
STC_SYSCLK_DF_MASK	,	V_105
SNDRV_PCM_STREAM_PLAYBACK	,	V_117
platform_get_resource	,	F_76
snd_ctl_elem_info	,	V_159
SPDIF_TXRATE_48000	,	V_89
SCR_TXFIFO_CTRL_NORMAL	,	V_119
SCR_RXFIFO_OFF	,	V_138
spdif_intr_status_clear	,	F_11
rate	,	V_80
"use txclk df %d for %dHz sample rate\n"	,	L_40
sis	,	V_34
busclk_freq	,	V_184
STC_TXCLK_SRC_MAX	,	V_96
rate_actual	,	V_210
SRPC_CLKSRC_SEL_OFFSET	,	V_188
SCR_SOFT_RESET	,	V_55
snd_soc_dai_init_dma_data	,	F_61
"rxtx%d"	,	L_37
SCR_DMA_xX_EN	,	F_40
"no core clock in devicetree\n"	,	L_49
REG_SPDIF_SIS	,	V_30
ENOMEM	,	V_225
dev_get_drvdata	,	F_87
val2	,	V_29
spdif_irq_dpll_lock	,	F_1
REG_SPDIF_SIC	,	V_31
"isr: Rx dpll %s \n"	,	L_1
SNDRV_CTL_ELEM_TYPE_BOOLEAN	,	V_179
csfs	,	V_78
tmp	,	V_216
IEC958_AES1_CON_DIGDIGCONV_ID	,	V_233
SCR_RXFIFO_CTL_MASK	,	V_134
REG_SPDIF_SIE	,	V_11
SCR_RXFIFO_AUTOSYNC	,	V_131
clk	,	V_81
IEC958_AES3_CON_FS_192000	,	V_94
dma_params_rx	,	V_197
index	,	V_206
params	,	V_141
is_sysclk	,	V_208
IRQ_HANDLED	,	V_52
GAINSEL_MULTI_MAX	,	V_67
cmd	,	V_147
STC_TXCLK_DF_MASK	,	V_104
status	,	V_167
SPDIF_UBITS_SIZE	,	V_22
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_156
"isr: U/Q Channel framing error\n"	,	L_9
txclk_df	,	V_82
kcontrol	,	V_158
srpc_dpll_locked	,	V_189
"imx_pcm_dma_init failed: %d\n"	,	L_55
cycle	,	V_53
arate	,	V_214
stream	,	V_116
INT_UQ_ERR	,	V_46
"unsupported sample rate %d\n"	,	L_23
"actual clock rate = %ld\n"	,	L_28
SCR_RXFIFO_FSEL_IF8	,	V_130
STC_TXCLK_ALL_EN_MASK	,	V_102
fsl_spdif_usync_get	,	F_58
err	,	V_115
max	,	V_181
STC_SYSCLK_DF	,	F_30
dma_params_tx	,	V_196
"could not claim irq %u\n"	,	L_46
err_spbaclk	,	V_114
fsl_spdif_qget	,	F_50
"isr: Tx FIFO resync\n"	,	L_11
upos	,	V_21
pdev	,	V_5
"failed to soft reset\n"	,	L_32
u32	,	T_1
params_rate	,	F_37
locked	,	V_6
fsl_spdif_startup	,	F_31
txrate	,	V_107
"expected clock rate = %d\n"	,	L_27
SCR_USRC_SEL_MASK	,	V_126
fsl_spdif_usync_put	,	F_59
"isr: U/Q Channel sync found\n"	,	L_8
"isr: U Channel receive register overrun\n"	,	L_15
INT_RXFIFO_FUL	,	V_51
spin_lock_irqsave	,	F_47
clk_is_match	,	F_68
txclk_src	,	V_95
DEFAULT_RXCLK_SRC	,	V_230
"isr: Rx FIFO under/overrun\n"	,	L_17
phaseconf	,	V_186
devm_kzalloc	,	F_74
np	,	V_218
cstatus	,	V_58
spdif_priv	,	V_2
SRPC_CLKSRC_SEL_SET	,	F_22
fsl_spdif_rxrate_get	,	F_56
REG_SPDIF_SCR	,	V_54
coreclk	,	V_112
"no spba clock in devicetree\n"	,	L_51
fsl_spdif_qinfo	,	F_49
fsl_spdif_rxrate_info	,	F_53
INT_BIT_ERR	,	V_40
SRCD_CD_USER	,	V_193
SPDIF_TXRATE_96000	,	V_91
fsl_spdif_info	,	F_41
imx_pcm_dma_init	,	F_85
STC_TXCLK_SPDIF_ROOT	,	V_97
dev_name	,	F_75
regcache_sync	,	F_17
STC_TXCLK_SRC_SET	,	F_28
ucontrol	,	V_168
"spba"	,	L_50
dev_warn	,	F_81
SCR_TXFIFO_AUTOSYNC_MASK	,	V_123
u64	,	T_4
fsl_spdif_hw_params	,	F_36
spdif_mixer_control	,	V_14
bytes	,	V_176
SNDRV_PCM_TRIGGER_SUSPEND	,	V_155
SCR_RXFIFO_OFF_MASK	,	V_135
IS_ERR	,	F_33
devm_request_irq	,	F_80
snd_pcm_hw_params	,	V_140
spin_lock_init	,	F_82
"isr: Q Channel receive register overrun\n"	,	L_16
SCR_RXFIFO_AUTOSYNC_MASK	,	V_133
fsl_spdif_volatile_reg	,	F_65
fsl_spdif_vbit_get	,	F_52
"rxtx5"	,	L_47
"failed to register DAI: %d\n"	,	L_54
IEC958_AES3_CON_CLOCK_1000PPM	,	V_145
dmaen	,	V_150
"isr: Tx FIFO empty\n"	,	L_19
"failed to enable core clock\n"	,	L_30
gainsel_multi	,	V_191
FSL_SPDIF_TXFIFO_WML	,	V_235
REG_SPDIF_SRCSL	,	V_171
stc	,	V_79
"%s: set sample rate failed: %d\n"	,	L_33
REG_SPDIF_SRCSH	,	V_170
"no rxtx%d clock in devicetree\n"	,	L_38
"use sysclk df %d for %dHz sample rate\n"	,	L_41
regmap_read	,	F_2
fsl_spdif_shutdown	,	F_35
"core"	,	L_43
do_div	,	F_55
fsl_spdif_usync_info	,	F_57
fsl_spdif_dai	,	V_227
IEC958_AES0_CON_NOT_COPYRIGHT	,	V_231
fsl_spdif_resume	,	F_89
SRPC_GAINSEL_SET	,	F_23
GFP_KERNEL	,	V_224
SPDIF_TXRATE_MAX	,	V_128
device	,	V_199
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_153
devid	,	V_33
spdif_gainsel	,	V_62
sub	,	V_211
maxburst	,	V_234
ctrl	,	V_15
SCR_USRC_SEL_CHIP	,	V_121
device_node	,	V_217
SNDRV_PCM_TRIGGER_START	,	V_151
intr	,	V_149
min	,	V_180
pos	,	V_17
spdif_private	,	V_195
disable_txclk	,	V_129
substream	,	V_72
"isr: validity flag no good\n"	,	L_13
devm_ioremap_resource	,	F_77
u8	,	T_3
rtd	,	V_75
"isr: Tx FIFO under/overrun\n"	,	L_10
sysclk_dfmin	,	V_212
spdif_write_channel_status	,	F_19
regs	,	V_222
INT_LOSS_LOCK	,	V_49
"BusclkFreq: %lld\n"	,	L_35
regmap_update_bits	,	F_5
fsl_spdif_capture_get	,	F_45
REG_SPDIF_SRFM	,	V_187
"tx clock source is out of range\n"	,	L_24
snd_kcontrol_chip	,	F_43
"isr: %c Channel receive register full\n"	,	L_6
txclk	,	V_99
tx	,	V_148
__iomem	,	T_5
fsl_spdif_control	,	V_16
"rxtx1"	,	L_52
SCR_TXFIFO_FSEL_IF8	,	V_122
INT_TXFIFO_RESYNC	,	V_37
clksrc	,	V_64
SPDIF_TXRATE_44100	,	V_87
"unsupported channel name\n"	,	L_5
snd_ctl_elem_value	,	V_163
INT_RXFIFO_RESYNC	,	V_48
platform_get_irq	,	F_79
"the best rate for %dHz sample rate is %dHz\n"	,	L_42
SCR_RXFIFO_CTL_ZERO	,	V_139
INT_DPLL_LOCKED	,	V_35
"User bit receivce buffer overflow\n"	,	L_7
cpu_dai	,	V_77
IEC958_AES3_CON_FS_32000	,	V_86
clk_get_rate	,	F_27
INT_SYM_ERR	,	V_12
name	,	V_13
fsl_spdif_trigger	,	F_38
idx	,	V_174
"the txclk_df can't be zero\n"	,	L_25
dev_set_drvdata	,	F_83
INT_CNEW	,	V_38
IEC958_AES3_CON_FS_44100	,	V_88
dpll_locked	,	V_10
dev_err	,	F_7
fsl_spdif_txclk_caldiv	,	F_67
ready_buf	,	V_28
fsl_spdif_probe_txclk	,	F_70
"no sys clock (rxtx5) in devicetree\n"	,	L_48
fsl_spdif_subcode_get	,	F_46
regmap_write	,	F_12
fsl_spdif_probe	,	F_73
SNDRV_CTL_ELEM_TYPE_INTEGER	,	V_182
REG_SPDIF_SRCD	,	V_192
SCR_TXFIFO_FSEL_MASK	,	V_127
mask	,	V_57
devm_clk_get	,	F_71
SPDIF_TXRATE_32000	,	V_85
"failed to enable spba clock\n"	,	L_31
start	,	V_238
clk_disable_unprepare	,	F_34
spdif_isr	,	F_13
ctl_lock	,	V_173
fsl_spdif_dai_probe	,	F_60
IEC958_AES3_CON_CLOCK	,	V_144
SRPC_DPLL_LOCKED	,	V_8
snd_pcm_substream	,	V_71
SCR_TXSEL_MASK	,	V_125
cpu_dai_drv	,	V_226
spdif_irq_uqrx_full	,	F_6
"FreqMeas: %d\n"	,	L_34
spdif_irq_sym_error	,	F_4
clk_set_bypass	,	V_98
"STCSCH: 0x%06x\n"	,	L_21
"isr: receiver found parity bit error\n"	,	L_14
val	,	V_19
ch_status	,	V_59
"no rxtx1 clock in devicetree\n"	,	L_53
rxclk_src	,	V_65
SNDRV_PCM_TRIGGER_RESUME	,	V_152
tmpval64	,	V_183
INT_TXFIFO_UNOV	,	V_36
__func__	,	V_143
SRPC_CLKSRC_SEL_MASK	,	V_69
SPDIF_TXRATE_192000	,	V_93
INT_QRX_OV	,	V_44
freqmeas	,	V_185
ENODEV	,	V_223
INT_TX_EM	,	V_50
"failed to set tx clock rate\n"	,	L_26
REG_SPDIF_SRPC	,	V_7
snd_soc_pcm_runtime	,	V_74
private_data	,	V_76
regcache_cache_only	,	F_88
flags	,	V_172
INT_UQ_SYNC	,	V_45
out	,	V_215
fsl_spdif_writeable_reg	,	F_66
clk_round_rate	,	F_69
clk_prepare_enable	,	F_32
fsl_spdif_vbit_info	,	F_51
INT_QRX_FUL	,	V_43
sysclk_df	,	V_83
rxclk	,	V_136
bitrev8	,	F_20
EAGAIN	,	V_169
INT_URX_OV	,	V_42
EINVAL	,	V_68
fsl_spdif_pb_get	,	F_42
sample_rate	,	V_73
spdif_txrate	,	V_205
sysclk_dfmax	,	V_213
INT_RXFIFO_UNOV	,	V_47
spdif_irq_uq_sync	,	F_9
data	,	V_177
spdif_get_rxclk_rate	,	F_54
"isr: Rx FIFO full\n"	,	L_20
dai	,	V_142
SCR_TXFIFO_CTRL_MASK	,	V_124
fsl_spdif_readable_reg	,	F_64
regcache_cache_bypass	,	F_15
SRPC_GAINSEL_MASK	,	V_70
regcache_mark_dirty	,	F_16
IEC958_AES3_CON_FS_96000	,	V_92
rate_ideal	,	V_209
resource	,	V_220
SPDIF_DEFAULT_GAINSEL	,	V_146
PTR_ERR	,	F_72
STC_TXCLK_SRC_MASK	,	V_103
snd_soc_add_dai_controls	,	F_62
SRPC_CLKSRC_MAX	,	V_66
SPDIF_QSUB_SIZE	,	V_25
clk_set_rate	,	F_26
REG_SPDIF_STC	,	V_106
fsl_spdif_priv	,	V_1
fsl_spdif_ctrls	,	V_198
IORESOURCE_MEM	,	V_228
addr	,	V_237
value	,	V_165
"loss lock"	,	L_3
IEC958_AES0_CON_EMPHASIS_5015	,	V_232
IMX_SPDIF_DMABUF_SIZE	,	V_240
irqreturn_t	,	T_2
SNDRV_CTL_ELEM_TYPE_IEC958	,	V_161
SNDRV_CTL_ELEM_TYPE_BYTES	,	V_175
regcache_srpc	,	V_241
"locked"	,	L_2
snd_soc_dai_get_drvdata	,	F_25
STC_TXCLK_DF	,	F_29
SCR_RXFIFO_FSEL_MASK	,	V_132
snd_soc_dai	,	V_108
REG_SPDIF_STL	,	V_202
round	,	V_207
INT_URX_FUL	,	V_41
REG_SPDIF_STR	,	V_203
