

================================================================
== Vivado HLS Report for 'iiccomm2'
================================================================
* Date:           Wed Aug  8 11:50:02 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm2
* Solution:       iiccomm2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     890|   1196|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    312|
|Register         |        -|      -|     146|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    1036|   1516|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |iiccomm2_AXILiteS_s_axi_U  |iiccomm2_AXILiteS_s_axi  |        0|      0|  378|  616|
    |iiccomm2_iic_V_m_axi_U     |iiccomm2_iic_V_m_axi     |        2|      0|  512|  580|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  890| 1196|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |ap_block_state10_io  |    or    |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|   8|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  177|         40|    1|         40|
    |ap_sig_ioackin_iic_V_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_iic_V_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_iic_V_WREADY   |    9|          2|    1|          2|
    |iic_V_ARADDR                  |   21|          4|   32|        128|
    |iic_V_AWADDR                  |   21|          4|   32|        128|
    |iic_V_WDATA                   |   21|          4|   32|        128|
    |iic_V_blk_n_AR                |    9|          2|    1|          2|
    |iic_V_blk_n_AW                |    9|          2|    1|          2|
    |iic_V_blk_n_B                 |    9|          2|    1|          2|
    |iic_V_blk_n_R                 |    9|          2|    1|          2|
    |iic_V_blk_n_W                 |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  312|         68|  105|        440|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  39|   0|   39|          0|
    |ap_reg_ioackin_ctrl_reg_outValue_V_dummy_ack    |   1|   0|    1|          0|
    |ap_reg_ioackin_empty_pirq_outValue_V_dummy_ack  |   1|   0|    1|          0|
    |ap_reg_ioackin_full_pirq_outValue_V_dummy_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_V_ARREADY                    |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_V_AWREADY                    |   1|   0|    1|          0|
    |ap_reg_ioackin_iic_V_WREADY                     |   1|   0|    1|          0|
    |ap_reg_ioackin_stat_reg_outValue1_V_dummy_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_stat_reg_outValue2_V_dummy_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_stat_reg_outValue3_V_dummy_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_stat_reg_outValue4_V_dummy_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_tx_fifo_outValue_V_dummy_ack     |   1|   0|    1|          0|
    |iic_V_addr_2_read_reg_276                       |  32|   0|   32|          0|
    |iic_V_addr_4_read_reg_296                       |  32|   0|   32|          0|
    |iic_V_addr_read_reg_259                         |  32|   0|   32|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 146|   0|  146|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   iiccomm2   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   iiccomm2   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   iiccomm2   | return value |
|m_axi_iic_V_AWVALID     | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWREADY     |  in |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWADDR      | out |   32|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWID        | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWLEN       | out |    8|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWSIZE      | out |    3|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWBURST     | out |    2|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWLOCK      | out |    2|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWCACHE     | out |    4|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWPROT      | out |    3|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWQOS       | out |    4|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWREGION    | out |    4|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_AWUSER      | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_WVALID      | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_WREADY      |  in |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_WDATA       | out |   32|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_WSTRB       | out |    4|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_WLAST       | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_WID         | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_WUSER       | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARVALID     | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARREADY     |  in |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARADDR      | out |   32|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARID        | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARLEN       | out |    8|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARSIZE      | out |    3|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARBURST     | out |    2|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARLOCK      | out |    2|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARCACHE     | out |    4|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARPROT      | out |    3|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARQOS       | out |    4|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARREGION    | out |    4|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_ARUSER      | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_RVALID      |  in |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_RREADY      | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_RDATA       |  in |   32|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_RLAST       |  in |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_RID         |  in |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_RUSER       |  in |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_RRESP       |  in |    2|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_BVALID      |  in |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_BREADY      | out |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_BRESP       |  in |    2|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_BID         |  in |    1|    m_axi   |     iic_V    |    pointer   |
|m_axi_iic_V_BUSER       |  in |    1|    m_axi   |     iic_V    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%iic_V_addr = getelementptr i32* %iic_V, i64 268436552"
ST_1 : Operation 41 [7/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 42 [6/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 43 [5/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 44 [4/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 45 [3/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 46 [2/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 47 [1/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 48 [1/1] (3.50ns)   --->   "%iic_V_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 49 [1/1] (3.50ns)   --->   "%iic_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 50 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %empty_pirq_outValue_V, i32 %iic_V_addr_read)" [iiccomm2.cpp:71]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 51 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr, i32 15, i4 -1)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 52 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %full_pirq_outValue_V, i32 15)" [iiccomm2.cpp:76]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%iic_V_addr_1 = getelementptr i32* %iic_V, i64 268436544"
ST_10 : Operation 54 [1/1] (3.50ns)   --->   "%iic_V_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr_1, i32 1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 55 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %ctrl_reg_outValue_V, i32 1)" [iiccomm2.cpp:84]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 56 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %tx_fifo_outValue_V, i32 492)" [iiccomm2.cpp:96]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 11> : 3.50ns
ST_11 : Operation 57 [5/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 58 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr_1, i32 1, i4 -1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 59 [4/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 60 [5/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 61 [3/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 62 [4/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 63 [2/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 64 [3/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 65 [1/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm2.cpp:74]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 66 [2/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 67 [1/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm2.cpp:82]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%iic_V_addr_2 = getelementptr i32* %iic_V, i64 268436545"
ST_17 : Operation 69 [7/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 70 [6/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 71 [5/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 72 [4/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 73 [3/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 74 [2/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 75 [1/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 76 [1/1] (3.50ns)   --->   "%iic_V_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr_2)" [iiccomm2.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 77 [1/1] (0.00ns)   --->   "%iic_V_addr_3 = getelementptr i32* %iic_V, i64 268436546"
ST_24 : Operation 78 [1/1] (3.50ns)   --->   "%iic_V_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr_3, i32 1)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 79 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue1_V, i32 %iic_V_addr_2_read)" [iiccomm2.cpp:88]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 80 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue2_V, i32 %iic_V_addr_2_read)" [iiccomm2.cpp:100]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 81 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue3_V, i32 %iic_V_addr_2_read)" [iiccomm2.cpp:107]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 82 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr_3, i32 493, i4 -1)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 83 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue4_V, i32 %iic_V_addr_2_read)" [iiccomm2.cpp:115]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 26> : 3.50ns
ST_26 : Operation 84 [5/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 85 [4/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 86 [3/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 87 [2/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 88 [1/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm2.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 89 [1/1] (0.00ns)   --->   "%iic_V_addr_4 = getelementptr i32* %iic_V, i64 268436547"
ST_31 : Operation 90 [7/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 91 [6/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 3.50ns
ST_33 : Operation 92 [5/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 93 [4/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 94 [3/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 95 [2/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 96 [1/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 97 [1/1] (3.50ns)   --->   "%iic_V_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr_4)" [iiccomm2.cpp:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 1.00ns
ST_39 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic_V), !map !29"
ST_39 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue1_V), !map !35"
ST_39 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue2_V), !map !39"
ST_39 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue3_V), !map !43"
ST_39 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue4_V), !map !47"
ST_39 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_reg_outValue_V), !map !51"
ST_39 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %empty_pirq_outValue_V), !map !55"
ST_39 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %full_pirq_outValue_V), !map !59"
ST_39 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue_V), !map !63"
ST_39 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_fifo_outValue_V), !map !67"
ST_39 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @iiccomm2_str) nounwind"
ST_39 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:54]
ST_39 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic_V, [6 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"
ST_39 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue1_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:58]
ST_39 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue2_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:59]
ST_39 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue3_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:60]
ST_39 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue4_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:61]
ST_39 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_pirq_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:62]
ST_39 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %full_pirq_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:63]
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rx_fifo_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:64]
ST_39 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:65]
ST_39 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_reg_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [iiccomm2.cpp:66]
ST_39 : Operation 120 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %rx_fifo_outValue_V, i32 %iic_V_addr_4_read)" [iiccomm2.cpp:119]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_39 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [iiccomm2.cpp:121]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ stat_reg_outValue1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stat_reg_outValue2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stat_reg_outValue3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stat_reg_outValue4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ctrl_reg_outValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ empty_pirq_outValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ full_pirq_outValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tx_fifo_outValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rx_fifo_outValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iic_V_addr        (getelementptr) [ 0011111111111111000000000000000000000000]
iic_V_load_req    (readreq      ) [ 0000000000000000000000000000000000000000]
iic_V_addr_read   (read         ) [ 0000000001100000000000000000000000000000]
iic_V_addr_req    (writereq     ) [ 0000000000000000000000000000000000000000]
StgValue_50       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_51       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_52       (write        ) [ 0000000000000000000000000000000000000000]
iic_V_addr_1      (getelementptr) [ 0000000000011111100000000000000000000000]
iic_V_addr_1_req  (writereq     ) [ 0000000000000000000000000000000000000000]
StgValue_55       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_56       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_58       (write        ) [ 0000000000000000000000000000000000000000]
iic_V_addr_resp   (writeresp    ) [ 0000000000000000000000000000000000000000]
iic_V_addr_1_resp (writeresp    ) [ 0000000000000000000000000000000000000000]
iic_V_addr_2      (getelementptr) [ 0000000000000000001111111000000000000000]
iic_V_load_1_req  (readreq      ) [ 0000000000000000000000000000000000000000]
iic_V_addr_2_read (read         ) [ 0000000000000000000000000100000000000000]
iic_V_addr_3      (getelementptr) [ 0000000000000000000000000111111000000000]
iic_V_addr_3_req  (writereq     ) [ 0000000000000000000000000000000000000000]
StgValue_79       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_80       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_81       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_82       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_83       (write        ) [ 0000000000000000000000000000000000000000]
iic_V_addr_3_resp (writeresp    ) [ 0000000000000000000000000000000000000000]
iic_V_addr_4      (getelementptr) [ 0000000000000000000000000000000011111110]
iic_V_load_2_req  (readreq      ) [ 0000000000000000000000000000000000000000]
iic_V_addr_4_read (read         ) [ 0000000000000000000000000000000000000001]
StgValue_98       (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_99       (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_100      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_101      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_102      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_103      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_104      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_105      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_106      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_107      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_108      (spectopmodule) [ 0000000000000000000000000000000000000000]
StgValue_109      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_110      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_111      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_112      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_113      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_114      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_115      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_116      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_117      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_118      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_119      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_120      (write        ) [ 0000000000000000000000000000000000000000]
StgValue_121      (ret          ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stat_reg_outValue1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stat_reg_outValue2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stat_reg_outValue3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stat_reg_outValue4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctrl_reg_outValue_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl_reg_outValue_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty_pirq_outValue_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_pirq_outValue_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="full_pirq_outValue_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_pirq_outValue_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_fifo_outValue_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_outValue_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rx_fifo_outValue_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_outValue_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iiccomm2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_writeresp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_V_load_req/1 iic_V_addr_req/9 iic_V_addr_resp/11 "/>
</bind>
</comp>

<comp id="77" class="1004" name="iic_V_addr_read_read_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="7"/>
<pin id="80" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_V_addr_read/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_50_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="2"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/10 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_51_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="9"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/10 "/>
</bind>
</comp>

<comp id="99" class="1004" name="StgValue_52_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_52/10 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_writeresp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_V_addr_1_req/10 iic_V_addr_1_resp/12 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_55_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/10 "/>
</bind>
</comp>

<comp id="122" class="1004" name="StgValue_56_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="StgValue_58_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="0" index="3" bw="1" slack="0"/>
<pin id="136" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/11 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_readreq_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_V_load_1_req/17 "/>
</bind>
</comp>

<comp id="148" class="1004" name="iic_V_addr_2_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="7"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_V_addr_2_read/24 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_writeresp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_V_addr_3_req/24 iic_V_addr_3_resp/26 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_79_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_79/25 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_80_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_80/25 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_81_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/25 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_82_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="0" index="3" bw="1" slack="0"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_82/25 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_83_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_83/25 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_readreq_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_V_load_2_req/31 "/>
</bind>
</comp>

<comp id="205" class="1004" name="iic_V_addr_4_read_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="7"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_V_addr_4_read/38 "/>
</bind>
</comp>

<comp id="210" class="1004" name="StgValue_120_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_120/39 "/>
</bind>
</comp>

<comp id="217" class="1004" name="iic_V_addr_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="iic_V_addr_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr_1/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="iic_V_addr_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr_2/17 "/>
</bind>
</comp>

<comp id="238" class="1004" name="iic_V_addr_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr_3/24 "/>
</bind>
</comp>

<comp id="245" class="1004" name="iic_V_addr_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr_4/31 "/>
</bind>
</comp>

<comp id="252" class="1005" name="iic_V_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="iic_V_addr_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2"/>
<pin id="261" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iic_V_addr_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="iic_V_addr_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="iic_V_addr_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="iic_V_addr_2_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_2_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="iic_V_addr_3_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="iic_V_addr_4_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="iic_V_addr_4_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="217" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="238" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="255"><net_src comp="217" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="262"><net_src comp="77" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="267"><net_src comp="224" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="273"><net_src comp="231" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="279"><net_src comp="148" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="287"><net_src comp="238" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="293"><net_src comp="245" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="299"><net_src comp="205" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="210" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iic_V | {9 10 11 12 13 14 15 16 24 25 26 27 28 29 30 }
	Port: stat_reg_outValue1_V | {25 }
	Port: stat_reg_outValue2_V | {25 }
	Port: stat_reg_outValue3_V | {25 }
	Port: stat_reg_outValue4_V | {25 }
	Port: ctrl_reg_outValue_V | {10 }
	Port: empty_pirq_outValue_V | {10 }
	Port: full_pirq_outValue_V | {10 }
	Port: tx_fifo_outValue_V | {10 }
	Port: rx_fifo_outValue_V | {39 }
 - Input state : 
	Port: iiccomm2 : iic_V | {1 2 3 4 5 6 7 8 17 18 19 20 21 22 23 24 31 32 33 34 35 36 37 38 }
  - Chain level:
	State 1
		iic_V_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		iic_V_addr_1_req : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		iic_V_load_1_req : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		iic_V_addr_3_req : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		iic_V_load_2_req : 1
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|
| Operation|        Functional Unit        |
|----------|-------------------------------|
|          |      grp_writeresp_fu_70      |
| writeresp|      grp_writeresp_fu_107     |
|          |      grp_writeresp_fu_153     |
|----------|-------------------------------|
|          |   iic_V_addr_read_read_fu_77  |
|   read   | iic_V_addr_2_read_read_fu_148 |
|          | iic_V_addr_4_read_read_fu_205 |
|----------|-------------------------------|
|          |    StgValue_50_write_fu_83    |
|          |    StgValue_51_write_fu_90    |
|          |    StgValue_52_write_fu_99    |
|          |    StgValue_55_write_fu_114   |
|          |    StgValue_56_write_fu_122   |
|   write  |    StgValue_58_write_fu_131   |
|          |    StgValue_79_write_fu_160   |
|          |    StgValue_80_write_fu_167   |
|          |    StgValue_81_write_fu_174   |
|          |    StgValue_82_write_fu_181   |
|          |    StgValue_83_write_fu_190   |
|          |   StgValue_120_write_fu_210   |
|----------|-------------------------------|
|  readreq |       grp_readreq_fu_141      |
|          |       grp_readreq_fu_198      |
|----------|-------------------------------|
|   Total  |                               |
|----------|-------------------------------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   iic_V_addr_1_reg_264  |   32   |
|iic_V_addr_2_read_reg_276|   32   |
|   iic_V_addr_2_reg_270  |   32   |
|   iic_V_addr_3_reg_284  |   32   |
|iic_V_addr_4_read_reg_296|   32   |
|   iic_V_addr_4_reg_290  |   32   |
| iic_V_addr_read_reg_259 |   32   |
|    iic_V_addr_reg_252   |   32   |
+-------------------------+--------+
|          Total          |   256  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_70 |  p0  |   3  |   1  |    3   |
|  grp_writeresp_fu_70 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_107 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_107 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_141  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_153 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_153 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_198  |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   327  || 14.1977 ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   45   |
|  Register |    -   |   256  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   256  |   45   |
+-----------+--------+--------+--------+
