

================================================================
== Vitis HLS Report for 'seidel'
================================================================
* Date:           Mon May  5 03:22:06 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        seidel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.394 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  34588161|  34588161|  0.173 sec|  0.173 sec|  34588162|  34588162|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                           |                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81  |seidel_Pipeline_VITIS_LOOP_12_3  |     7323|     7323|  36.615 us|  36.615 us|  7323|  7323|       no|
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                  |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2  |  34588160|  34588160|      7328|          -|          -|  4720|        no|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln2 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:2]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tsteps"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tsteps, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln8 = store i13 0, i13 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:8]   --->   Operation 16 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln8 = store i7 1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:8]   --->   Operation 17 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_12_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:8]   --->   Operation 18 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:8]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.64ns)   --->   "%icmp_ln8 = icmp_eq  i13 %indvar_flatten_load, i13 4720" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:8]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.75ns)   --->   "%add_ln8 = add i13 %indvar_flatten_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:8]   --->   Operation 21 'add' 'add_ln8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc66, void %for.end68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:10]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp_eq  i7 %i_load, i7 119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:10]   --->   Operation 24 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.30ns)   --->   "%select_ln4 = select i1 %icmp_ln10, i7 1, i7 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 25 'select' 'select_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln4, i7 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %select_ln4, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 27 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i10 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 28 'zext' 'tmp_1_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%empty_10 = sub i14 %tmp, i14 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 29 'sub' 'empty_10' <Predicate = (!icmp_ln8)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln10 = store i13 %add_ln8, i13 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:10]   --->   Operation 30 'store' 'store_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:17]   --->   Operation 31 'ret' 'ret_ln17' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 32 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %p_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 33 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.98ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 34 'load' 'A_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 35 [1/2] (2.98ns)   --->   "%A_load = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 35 'load' 'A_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 36 [1/1] (0.70ns)   --->   "%empty_11 = add i7 %select_ln4, i7 127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 36 'add' 'empty_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_11, i7 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 37 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_11, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 38 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i10 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 39 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.76ns)   --->   "%sub_ln13 = sub i14 %tmp_2, i14 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 40 'sub' 'sub_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.70ns)   --->   "%indvars_iv_next16 = add i7 %select_ln4, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 41 'add' 'indvars_iv_next16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %indvars_iv_next16, i7 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 42 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %indvars_iv_next16, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 43 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13_11 = zext i10 %tmp_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 44 'zext' 'zext_ln13_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.76ns)   --->   "%sub_ln13_1 = sub i14 %tmp_4, i14 %zext_ln13_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13]   --->   Operation 45 'sub' 'sub_ln13_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty_12 = bitcast i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 46 'bitcast' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.76ns)   --->   "%call_ln4 = call void @seidel_Pipeline_VITIS_LOOP_12_3, i64 %empty_12, i14 %sub_ln13, i64 %A, i14 %empty_10, i14 %sub_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 47 'call' 'call_ln4' <Predicate = true> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln10 = store i7 %indvars_iv_next16, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:10]   --->   Operation 48 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4720, i64 4720, i64 4720"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:5]   --->   Operation 51 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln4 = call void @seidel_Pipeline_VITIS_LOOP_12_3, i64 %empty_12, i14 %sub_ln13, i64 %A, i14 %empty_10, i14 %sub_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4]   --->   Operation 52 'call' 'call_ln4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_12_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:10]   --->   Operation 53 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tsteps]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 0111111]
indvar_flatten      (alloca           ) [ 0111111]
spectopmodule_ln2   (spectopmodule    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
store_ln8           (store            ) [ 0000000]
store_ln8           (store            ) [ 0000000]
br_ln8              (br               ) [ 0000000]
indvar_flatten_load (load             ) [ 0000000]
icmp_ln8            (icmp             ) [ 0011111]
add_ln8             (add              ) [ 0000000]
br_ln8              (br               ) [ 0000000]
i_load              (load             ) [ 0000000]
icmp_ln10           (icmp             ) [ 0000000]
select_ln4          (select           ) [ 0001110]
tmp                 (bitconcatenate   ) [ 0000000]
tmp_1               (bitconcatenate   ) [ 0000000]
tmp_1_cast          (zext             ) [ 0000000]
empty_10            (sub              ) [ 0001111]
store_ln10          (store            ) [ 0000000]
ret_ln17            (ret              ) [ 0000000]
p_cast              (zext             ) [ 0000000]
A_addr              (getelementptr    ) [ 0000100]
A_load              (load             ) [ 0000010]
empty_11            (add              ) [ 0000000]
tmp_2               (bitconcatenate   ) [ 0000000]
tmp_3               (bitconcatenate   ) [ 0000000]
zext_ln13           (zext             ) [ 0000000]
sub_ln13            (sub              ) [ 0000001]
indvars_iv_next16   (add              ) [ 0000000]
tmp_4               (bitconcatenate   ) [ 0000000]
tmp_5               (bitconcatenate   ) [ 0000000]
zext_ln13_11        (zext             ) [ 0000000]
sub_ln13_1          (sub              ) [ 0000001]
empty_12            (bitcast          ) [ 0000001]
store_ln10          (store            ) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
specloopname_ln5    (specloopname     ) [ 0000000]
call_ln4            (call             ) [ 0000000]
br_ln10             (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tsteps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsteps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seidel_Pipeline_VITIS_LOOP_12_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_1_VITIS_LOOP_10_2_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="A_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="14" slack="0"/>
<pin id="72" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="14" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="0"/>
<pin id="84" dir="0" index="2" bw="14" slack="0"/>
<pin id="85" dir="0" index="3" bw="64" slack="0"/>
<pin id="86" dir="0" index="4" bw="14" slack="3"/>
<pin id="87" dir="0" index="5" bw="14" slack="0"/>
<pin id="88" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln4/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln8_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="13" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln8_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="indvar_flatten_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="13" slack="1"/>
<pin id="103" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="13" slack="0"/>
<pin id="106" dir="0" index="1" bw="13" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln8_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="13" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="1"/>
<pin id="118" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln10_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="select_ln4_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="7" slack="0"/>
<pin id="129" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="7" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="7" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_1_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="empty_10_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_10/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln10_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="0"/>
<pin id="161" dir="0" index="1" bw="13" slack="1"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="14" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_11_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="3"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_11/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="7" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln13_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sub_ln13_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="14" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="0"/>
<pin id="196" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="indvars_iv_next16_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="3"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next16/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_5_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln13_11_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_11/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sub_ln13_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="0"/>
<pin id="227" dir="0" index="1" bw="10" slack="0"/>
<pin id="228" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_1/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_12_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_12/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln10_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="4"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="248" class="1005" name="indvar_flatten_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="0"/>
<pin id="250" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="258" class="1005" name="select_ln4_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="3"/>
<pin id="260" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="select_ln4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="empty_10_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="1"/>
<pin id="266" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty_10 "/>
</bind>
</comp>

<comp id="270" class="1005" name="A_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="1"/>
<pin id="272" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="A_load_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="280" class="1005" name="sub_ln13_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="1"/>
<pin id="282" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13 "/>
</bind>
</comp>

<comp id="285" class="1005" name="sub_ln13_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="1"/>
<pin id="287" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="empty_12_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="44" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="116" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="125" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="125" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="133" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="110" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="168" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="173" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="2"/><net_sink comp="81" pin=2"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="200" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="205" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="2"/><net_sink comp="81" pin=5"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="240"><net_src comp="200" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="60" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="251"><net_src comp="64" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="261"><net_src comp="125" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="267"><net_src comp="153" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="81" pin=4"/></net>

<net id="273"><net_src comp="68" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="278"><net_src comp="75" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="283"><net_src comp="193" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="288"><net_src comp="225" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="81" pin=5"/></net>

<net id="293"><net_src comp="232" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="81" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {5 6 }
 - Input state : 
	Port: seidel : A | {3 4 5 6 }
  - Chain level:
	State 1
		store_ln8 : 1
		store_ln8 : 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		icmp_ln10 : 1
		select_ln4 : 2
		tmp : 3
		tmp_1 : 3
		tmp_1_cast : 4
		empty_10 : 5
		store_ln10 : 2
	State 3
		A_addr : 1
		A_load : 2
	State 4
	State 5
		tmp_2 : 1
		tmp_3 : 1
		zext_ln13 : 2
		sub_ln13 : 3
		tmp_4 : 1
		tmp_5 : 1
		zext_ln13_11 : 2
		sub_ln13_1 : 3
		call_ln4 : 4
		store_ln10 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   call   | grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81 |    3    | 2.08114 |   2176  |   1253  |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              empty_10_fu_153              |    0    |    0    |    0    |    21   |
|    sub   |              sub_ln13_fu_193              |    0    |    0    |    0    |    21   |
|          |             sub_ln13_1_fu_225             |    0    |    0    |    0    |    21   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |               add_ln8_fu_110              |    0    |    0    |    0    |    20   |
|    add   |              empty_11_fu_168              |    0    |    0    |    0    |    14   |
|          |          indvars_iv_next16_fu_200         |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln8_fu_104              |    0    |    0    |    0    |    12   |
|          |              icmp_ln10_fu_119             |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  select  |             select_ln4_fu_125             |    0    |    0    |    0    |    7    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_fu_133                |    0    |    0    |    0    |    0    |
|          |                tmp_1_fu_141               |    0    |    0    |    0    |    0    |
|bitconcatenate|                tmp_2_fu_173               |    0    |    0    |    0    |    0    |
|          |                tmp_3_fu_181               |    0    |    0    |    0    |    0    |
|          |                tmp_4_fu_205               |    0    |    0    |    0    |    0    |
|          |                tmp_5_fu_213               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             tmp_1_cast_fu_149             |    0    |    0    |    0    |    0    |
|   zext   |               p_cast_fu_164               |    0    |    0    |    0    |    0    |
|          |              zext_ln13_fu_189             |    0    |    0    |    0    |    0    |
|          |            zext_ln13_11_fu_221            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    3    | 2.08114 |   2176  |   1393  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_270    |   14   |
|    A_load_reg_275    |   64   |
|   empty_10_reg_264   |   14   |
|   empty_12_reg_290   |   64   |
|       i_reg_241      |    7   |
|indvar_flatten_reg_248|   13   |
|  select_ln4_reg_258  |    7   |
|  sub_ln13_1_reg_285  |   14   |
|   sub_ln13_reg_280   |   14   |
+----------------------+--------+
|         Total        |   211  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_75             |  p0  |   2  |  14  |   28   ||    9    |
| grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81 |  p1  |   2  |  64  |   128  ||    9    |
| grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81 |  p2  |   2  |  14  |   28   ||    9    |
| grp_seidel_Pipeline_VITIS_LOOP_12_3_fu_81 |  p5  |   2  |  14  |   28   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   212  ||  1.548  ||    36   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    2   |  2176  |  1393  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   211  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |  2387  |  1429  |
+-----------+--------+--------+--------+--------+
