/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_memc_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 3:33p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 12:02:21 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_memc_1.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 3:33p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_1_H__
#define BCHP_MEMC_1_H__

/***************************************************************************
 *MEMC_1 - Memory Controller 1 Core Registers
 ***************************************************************************/
#define BCHP_MEMC_1_CORE_REV_ID                  0x00c04000 /* Memory-Controller-Core  Revision ID Register. */
#define BCHP_MEMC_1_CLIENT_INFO_0                0x00c04004 /* Client Programming register for client 0 */
#define BCHP_MEMC_1_CLIENT_INFO_1                0x00c04008 /* Client Programming register for client 1 */
#define BCHP_MEMC_1_CLIENT_INFO_2                0x00c0400c /* Client Programming register for client 2 */
#define BCHP_MEMC_1_CLIENT_INFO_3                0x00c04010 /* Client Programming register for client 3 */
#define BCHP_MEMC_1_CLIENT_INFO_4                0x00c04014 /* Client Programming register for client 4 */
#define BCHP_MEMC_1_CLIENT_INFO_5                0x00c04018 /* Client Programming register for client 5 */
#define BCHP_MEMC_1_CLIENT_INFO_6                0x00c0401c /* Client Programming register for client 6 */
#define BCHP_MEMC_1_CLIENT_INFO_7                0x00c04020 /* Client Programming register for client 7 */
#define BCHP_MEMC_1_CLIENT_INFO_8                0x00c04024 /* Client Programming register for client 8 */
#define BCHP_MEMC_1_CLIENT_INFO_9                0x00c04028 /* Client Programming register for client 9 */
#define BCHP_MEMC_1_CLIENT_INFO_10               0x00c0402c /* Client Programming register for client 10 */
#define BCHP_MEMC_1_CLIENT_INFO_11               0x00c04030 /* Client Programming register for client 11 */
#define BCHP_MEMC_1_CLIENT_INFO_12               0x00c04034 /* Client Programming register for client 12 */
#define BCHP_MEMC_1_CLIENT_INFO_13               0x00c04038 /* Client Programming register for client 13 */
#define BCHP_MEMC_1_CLIENT_INFO_14               0x00c0403c /* Client Programming register for client 14 */
#define BCHP_MEMC_1_CLIENT_INFO_15               0x00c04040 /* Client Programming register for client 15 */
#define BCHP_MEMC_1_MSA_MODE                     0x00c04044 /* Memory Controller Memory-Soft-Access Mode Control Register */
#define BCHP_MEMC_1_MSA_STATUS                   0x00c04048 /* Memory Controller MSA Status Register */
#define BCHP_MEMC_1_MSA_CMD_TYPE                 0x00c0404c /* Memory Controller SCB Command Type Register */
#define BCHP_MEMC_1_MSA_CMD_ADDR                 0x00c04050 /* Memory Controller SCB Address Register */
#define BCHP_MEMC_1_MSA_WR_DATA0                 0x00c04054 /* Memory Controller MSA Write Data-0 Register */
#define BCHP_MEMC_1_MSA_WR_DATA1                 0x00c04058 /* Memory Controller MSA Write Data-1 Register */
#define BCHP_MEMC_1_MSA_WR_DATA2                 0x00c0405c /* Memory Controller MSA Write Data-2 Register */
#define BCHP_MEMC_1_MSA_WR_DATA3                 0x00c04060 /* Memory Controller MSA Write Data-3 Register */
#define BCHP_MEMC_1_MSA_WR_DATA4                 0x00c04064 /* Memory Controller MSA Write Data-4 Register */
#define BCHP_MEMC_1_MSA_WR_DATA5                 0x00c04068 /* Memory Controller MSA Write Data-5 Register */
#define BCHP_MEMC_1_MSA_WR_DATA6                 0x00c0406c /* Memory Controller MSA Write Data-6 Register */
#define BCHP_MEMC_1_MSA_WR_DATA7                 0x00c04070 /* Memory Controller MSA Write Data-7 Register */
#define BCHP_MEMC_1_MSA_DQM                      0x00c04074 /* Memory Controller MSA DQM Register */
#define BCHP_MEMC_1_MSA_DALL                     0x00c04078 /* Memory Controller MSA Block Write Data Register */
#define BCHP_MEMC_1_MSA_RD_DATA0                 0x00c0407c /* Memory Controller MSA Read Data-0 Register */
#define BCHP_MEMC_1_MSA_RD_DATA1                 0x00c04080 /* Memory Controller MSA Read Data-1 Register */
#define BCHP_MEMC_1_MSA_RD_DATA2                 0x00c04084 /* Memory Controller MSA Read Data-2 Register */
#define BCHP_MEMC_1_MSA_RD_DATA3                 0x00c04088 /* Memory Controller MSA Read Data-3 Register */
#define BCHP_MEMC_1_MSA_RD_DATA4                 0x00c0408c /* Memory Controller MSA Read Data-4 Register */
#define BCHP_MEMC_1_MSA_RD_DATA5                 0x00c04090 /* Memory Controller MSA Read Data-5 Register */
#define BCHP_MEMC_1_MSA_RD_DATA6                 0x00c04094 /* Memory Controller MSA Read Data-6 Register */
#define BCHP_MEMC_1_MSA_RD_DATA7                 0x00c04098 /* Memory Controller MSA Read Data-7 Register */
#define BCHP_MEMC_1_MSA_RD_DATA_CLR              0x00c0409c /* MSA read data clear register. */
#define BCHP_MEMC_1_ARB_WINNER                   0x00c040a0 /* SCB-Arbitration Winner. */
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_INFO         0x00c040a4 /* MEMC State Machine Timeout Interrupt Information */
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_WRITE_CLEAR  0x00c040a8 /* MEMC State Machine timeout interrupt write clear register */
#define BCHP_MEMC_1_NOREQ_INTR_INFO              0x00c040ac /* MEMC Premature Request Withdrawl Intterupt Information */
#define BCHP_MEMC_1_NOREQ_INTR_WRITE_CLEAR       0x00c040b0 /* MEMC No Request interrupt write clear register */
#define BCHP_MEMC_1_CMD_INTR_INFO                0x00c040b4 /* MEMC Illegal Command Interrupt Information */
#define BCHP_MEMC_1_CMD_INTR_WRITE_CLEAR         0x00c040b8 /* MEMC Command interrupt write clear register */
#define BCHP_MEMC_1_NMB_INTR_INFO                0x00c040bc /* MEMC Illegal NMB Interrupt Information */
#define BCHP_MEMC_1_NMB_INTR_WRITE_CLEAR         0x00c040c0 /* MEMC Illegal NMB interrupt write clear register */
#define BCHP_MEMC_1_START_ADDR_INTR_INFO         0x00c040c4 /* MEMC Illegal Start Address Interrupt Information */
#define BCHP_MEMC_1_START_ADDR_INTR_WRITE_CLEAR  0x00c040c8 /* MEMC Illegal Start Addr interrupt write clear register */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0    0x00c040cc /* PFRI Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_1    0x00c040d0 /* PFRI Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_1_PFRI_VIOLATION_INFO_WRITE_CLEAR 0x00c040d4 /* PFRI violation info write clear register */
#define BCHP_MEMC_1_REQ_MASK                     0x00c040d8 /* Request Mask register for Clients 0 to 15 */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE          0x00c040dc /* Mode of the SCB command trace FIFO */
#define BCHP_MEMC_1_CMD_TRACE_INFO_0             0x00c040e0 /* Current command and corresponding winner client ID at MEMC or start addr incase  of PFRI. */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_0             0x00c040e4 /* Start Address corresponding to current SCB command at MEMC or end addr incase of PFRI */
#define BCHP_MEMC_1_CMD_TRACE_INFO_1             0x00c040e8 /* Previous command and corresponding winner client ID at MEMC or start addr incase of PFRI */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_1             0x00c040ec /* Start Address corresponding to previous SCB command at MEMC or end addr incase of PFRI */
#define BCHP_MEMC_1_CMD_TRACE_INFO_2             0x00c040f0 /* Command and client ID corresponding winner that occured two commands earlier or start addr incase of PFRI. */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_2             0x00c040f4 /* Start Address corresponding to SCB command that occured two commands earlier or end addr incase of PFRI */
#define BCHP_MEMC_1_CMD_TRACE_INFO_3             0x00c040f8 /* Command and client ID corresponding winner that occured three commands earlier or start addr incase of PFRI. */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_3             0x00c040fc /* Start Address corresponding to SCB command that occured three commands earlier or end addr incase of PFRI. */
#define BCHP_MEMC_1_RTS_ERR                      0x00c04100 /* RTS Deadline miss register for Clients 0 to 15 */
#define BCHP_MEMC_1_RTS_ERR_INFO_WRITE_CLEAR     0x00c04104 /* MEMC RTS_ERR_INFO write clear register */
#define BCHP_MEMC_1_TP_ADRS                      0x00c04108 /* Test Port Address Register */
#define BCHP_MEMC_1_TP_READ_DATA                 0x00c0410c /* Test Port Data Read Register */
#define BCHP_MEMC_1_ARC_0_CNTRL                  0x00c04110 /* Mode/Control register for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_LOW         0x00c04114 /* Lower Address of the memory range for Address Range Checker (ARC)-0. */
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_HIGH        0x00c04118 /* Higher Address of the memory range for Address Range Checker (ARC)-0. */
#define BCHP_MEMC_1_ARC_0_READ_RIGHTS_LOW        0x00c0411c /* Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_1_ARC_0_WRITE_RIGHTS_LOW       0x00c04120 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_START_ADDR 0x00c04124 /* Violating Command Start Address for Address Range Checker (ARC)-0 . */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_END_ADDR 0x00c04128 /* Violating Command End Address for Address Range Checker (ARC)-0 . */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD     0x00c0412c /* Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 . */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CLEAR   0x00c04130 /* ARCH0 violation info write clear register */
#define BCHP_MEMC_1_ARC_1_CNTRL                  0x00c04134 /* Mode/Control register for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_LOW         0x00c04138 /* Lower Address of the memory range for Address Range Checker (ARC)-1. */
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_HIGH        0x00c0413c /* Higher Address of the memory range for Address Range Checker (ARC)-1. */
#define BCHP_MEMC_1_ARC_1_READ_RIGHTS_LOW        0x00c04140 /* Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_1_ARC_1_WRITE_RIGHTS_LOW       0x00c04144 /* Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_START_ADDR 0x00c04148 /* Violating Command Start Address for Address Range Checker (ARC)-1 . */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_END_ADDR 0x00c0414c /* Violating Command End Address for Address Range Checker (ARC)-1 . */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD     0x00c04150 /* Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 . */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CLEAR   0x00c04154 /* ARCH1 violation info write clear register */
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL            0x00c04158 /* Custom Logic BIST Control Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_DATARD_SEED     0x00c0415c /* Custom Logic BIST Read Data seed register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SEED            0x00c04160 /* Custom Logic BIST Seed Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC0        0x00c04164 /* Custom Logic BIST CRC0 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC1        0x00c04168 /* Custom Logic BIST CRC1 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC2        0x00c0416c /* Custom Logic BIST CRC2 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC3        0x00c04170 /* Custom Logic BIST CRC3 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC4        0x00c04174 /* Custom Logic BIST CRC4 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC5        0x00c04178 /* Custom Logic BIST CRC5 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC6        0x00c0417c /* Custom Logic BIST CRC6 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC7        0x00c04180 /* Custom Logic BIST CRC7 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC8        0x00c04184 /* Custom Logic BIST CRC8 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC9        0x00c04188 /* Custom Logic BIST CRC9 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC10       0x00c0418c /* Custom Logic BIST CRC10 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC11       0x00c04190 /* Custom Logic BIST CRC11 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC12       0x00c04194 /* Custom Logic BIST CRC12 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC13       0x00c04198 /* Custom Logic BIST CRC13 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC14       0x00c0419c /* Custom Logic BIST CRC14 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC15       0x00c041a0 /* Custom Logic BIST CRC15 Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_DQM_CRC         0x00c041a4 /* Custom Logic BIST DQM Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_ADDR_CNTRL_CRC  0x00c041a8 /* Custom Logic BIST DQM Register */
#define BCHP_MEMC_1_CUSTOM_LBIST_STATUS          0x00c041ac /* Custom Logic BIST Status Register */
#define BCHP_MEMC_1_SPARE                        0x00c041b0 /* Spare Register. */

/***************************************************************************
 *CORE_REV_ID - Memory-Controller-Core  Revision ID Register.
 ***************************************************************************/
/* MEMC_1 :: CORE_REV_ID :: reserved0 [31:08] */
#define BCHP_MEMC_1_CORE_REV_ID_reserved0_MASK                     0xffffff00
#define BCHP_MEMC_1_CORE_REV_ID_reserved0_SHIFT                    8

/* MEMC_1 :: CORE_REV_ID :: MAJOR_ID [07:04] */
#define BCHP_MEMC_1_CORE_REV_ID_MAJOR_ID_MASK                      0x000000f0
#define BCHP_MEMC_1_CORE_REV_ID_MAJOR_ID_SHIFT                     4

/* MEMC_1 :: CORE_REV_ID :: MINOR_ID [03:00] */
#define BCHP_MEMC_1_CORE_REV_ID_MINOR_ID_MASK                      0x0000000f
#define BCHP_MEMC_1_CORE_REV_ID_MINOR_ID_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_0 - Client Programming register for client 0
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_0 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_0_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_0_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_0 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_0_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_0_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_0 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_0_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_0_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_0 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_0_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_0_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_0 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_0_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_0_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_0 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_0_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_0_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_1 - Client Programming register for client 1
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_1 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_1_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_1_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_1 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_1_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_1_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_1 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_1_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_1_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_1 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_1_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_1_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_1 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_1_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_1_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_1 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_1_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_1_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_2 - Client Programming register for client 2
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_2 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_2_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_2_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_2 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_2_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_2_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_2 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_2_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_2_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_2 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_2_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_2_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_2 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_2_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_2_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_2 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_2_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_2_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_3 - Client Programming register for client 3
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_3 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_3_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_3_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_3 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_3_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_3_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_3 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_3_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_3_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_3 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_3_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_3_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_3 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_3_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_3_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_3 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_3_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_3_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_4 - Client Programming register for client 4
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_4 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_4_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_4_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_4 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_4_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_4_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_4 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_4_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_4_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_4 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_4_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_4_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_4 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_4_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_4_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_4 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_4_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_4_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_5 - Client Programming register for client 5
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_5 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_5_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_5_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_5 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_5_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_5_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_5 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_5_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_5_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_5 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_5_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_5_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_5 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_5_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_5_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_5 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_5_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_5_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_6 - Client Programming register for client 6
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_6 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_6_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_6_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_6 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_6_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_6_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_6 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_6_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_6_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_6 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_6_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_6_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_6 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_6_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_6_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_6 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_6_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_6_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_7 - Client Programming register for client 7
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_7 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_7_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_7_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_7 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_7_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_7_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_7 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_7_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_7_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_7 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_7_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_7_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_7 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_7_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_7_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_7 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_7_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_7_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_8 - Client Programming register for client 8
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_8 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_8_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_8_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_8 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_8_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_8_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_8 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_8_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_8_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_8 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_8_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_8_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_8 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_8_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_8_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_8 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_8_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_8_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_9 - Client Programming register for client 9
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_9 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_9_reserved0_MASK                   0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_9_reserved0_SHIFT                  21

/* MEMC_1 :: CLIENT_INFO_9 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_9_BO_VAL_MASK                      0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_9_BO_VAL_SHIFT                     8

/* MEMC_1 :: CLIENT_INFO_9 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_9_reserved1_MASK                   0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_9_reserved1_SHIFT                  7

/* MEMC_1 :: CLIENT_INFO_9 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_9_RR_EN_MASK                       0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_9_RR_EN_SHIFT                      6

/* MEMC_1 :: CLIENT_INFO_9 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_9_reserved2_MASK                   0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_9_reserved2_SHIFT                  4

/* MEMC_1 :: CLIENT_INFO_9 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_9_PR_TAG_MASK                      0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_9_PR_TAG_SHIFT                     0

/***************************************************************************
 *CLIENT_INFO_10 - Client Programming register for client 10
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_10 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_10_reserved0_MASK                  0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_10_reserved0_SHIFT                 21

/* MEMC_1 :: CLIENT_INFO_10 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_10_BO_VAL_MASK                     0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_10_BO_VAL_SHIFT                    8

/* MEMC_1 :: CLIENT_INFO_10 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_10_reserved1_MASK                  0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_10_reserved1_SHIFT                 7

/* MEMC_1 :: CLIENT_INFO_10 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_10_RR_EN_MASK                      0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_10_RR_EN_SHIFT                     6

/* MEMC_1 :: CLIENT_INFO_10 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_10_reserved2_MASK                  0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_10_reserved2_SHIFT                 4

/* MEMC_1 :: CLIENT_INFO_10 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_10_PR_TAG_MASK                     0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_10_PR_TAG_SHIFT                    0

/***************************************************************************
 *CLIENT_INFO_11 - Client Programming register for client 11
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_11 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_11_reserved0_MASK                  0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_11_reserved0_SHIFT                 21

/* MEMC_1 :: CLIENT_INFO_11 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_11_BO_VAL_MASK                     0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_11_BO_VAL_SHIFT                    8

/* MEMC_1 :: CLIENT_INFO_11 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_11_reserved1_MASK                  0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_11_reserved1_SHIFT                 7

/* MEMC_1 :: CLIENT_INFO_11 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_11_RR_EN_MASK                      0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_11_RR_EN_SHIFT                     6

/* MEMC_1 :: CLIENT_INFO_11 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_11_reserved2_MASK                  0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_11_reserved2_SHIFT                 4

/* MEMC_1 :: CLIENT_INFO_11 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_11_PR_TAG_MASK                     0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_11_PR_TAG_SHIFT                    0

/***************************************************************************
 *CLIENT_INFO_12 - Client Programming register for client 12
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_12 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_12_reserved0_MASK                  0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_12_reserved0_SHIFT                 21

/* MEMC_1 :: CLIENT_INFO_12 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_12_BO_VAL_MASK                     0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_12_BO_VAL_SHIFT                    8

/* MEMC_1 :: CLIENT_INFO_12 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_12_reserved1_MASK                  0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_12_reserved1_SHIFT                 7

/* MEMC_1 :: CLIENT_INFO_12 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_12_RR_EN_MASK                      0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_12_RR_EN_SHIFT                     6

/* MEMC_1 :: CLIENT_INFO_12 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_12_reserved2_MASK                  0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_12_reserved2_SHIFT                 4

/* MEMC_1 :: CLIENT_INFO_12 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_12_PR_TAG_MASK                     0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_12_PR_TAG_SHIFT                    0

/***************************************************************************
 *CLIENT_INFO_13 - Client Programming register for client 13
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_13 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_13_reserved0_MASK                  0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_13_reserved0_SHIFT                 21

/* MEMC_1 :: CLIENT_INFO_13 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_13_BO_VAL_MASK                     0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_13_BO_VAL_SHIFT                    8

/* MEMC_1 :: CLIENT_INFO_13 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_13_reserved1_MASK                  0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_13_reserved1_SHIFT                 7

/* MEMC_1 :: CLIENT_INFO_13 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_13_RR_EN_MASK                      0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_13_RR_EN_SHIFT                     6

/* MEMC_1 :: CLIENT_INFO_13 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_13_reserved2_MASK                  0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_13_reserved2_SHIFT                 4

/* MEMC_1 :: CLIENT_INFO_13 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_13_PR_TAG_MASK                     0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_13_PR_TAG_SHIFT                    0

/***************************************************************************
 *CLIENT_INFO_14 - Client Programming register for client 14
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_14 :: reserved0 [31:21] */
#define BCHP_MEMC_1_CLIENT_INFO_14_reserved0_MASK                  0xffe00000
#define BCHP_MEMC_1_CLIENT_INFO_14_reserved0_SHIFT                 21

/* MEMC_1 :: CLIENT_INFO_14 :: BO_VAL [20:08] */
#define BCHP_MEMC_1_CLIENT_INFO_14_BO_VAL_MASK                     0x001fff00
#define BCHP_MEMC_1_CLIENT_INFO_14_BO_VAL_SHIFT                    8

/* MEMC_1 :: CLIENT_INFO_14 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_14_reserved1_MASK                  0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_14_reserved1_SHIFT                 7

/* MEMC_1 :: CLIENT_INFO_14 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_14_RR_EN_MASK                      0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_14_RR_EN_SHIFT                     6

/* MEMC_1 :: CLIENT_INFO_14 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_14_reserved2_MASK                  0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_14_reserved2_SHIFT                 4

/* MEMC_1 :: CLIENT_INFO_14 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_14_PR_TAG_MASK                     0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_14_PR_TAG_SHIFT                    0

/***************************************************************************
 *CLIENT_INFO_15 - Client Programming register for client 15
 ***************************************************************************/
/* MEMC_1 :: CLIENT_INFO_15 :: reserved0 [31:26] */
#define BCHP_MEMC_1_CLIENT_INFO_15_reserved0_MASK                  0xfc000000
#define BCHP_MEMC_1_CLIENT_INFO_15_reserved0_SHIFT                 26

/* MEMC_1 :: CLIENT_INFO_15 :: REF_CLUST [25:24] */
#define BCHP_MEMC_1_CLIENT_INFO_15_REF_CLUST_MASK                  0x03000000
#define BCHP_MEMC_1_CLIENT_INFO_15_REF_CLUST_SHIFT                 24

/* MEMC_1 :: CLIENT_INFO_15 :: REF_PRD [23:08] */
#define BCHP_MEMC_1_CLIENT_INFO_15_REF_PRD_MASK                    0x00ffff00
#define BCHP_MEMC_1_CLIENT_INFO_15_REF_PRD_SHIFT                   8

/* MEMC_1 :: CLIENT_INFO_15 :: reserved1 [07:07] */
#define BCHP_MEMC_1_CLIENT_INFO_15_reserved1_MASK                  0x00000080
#define BCHP_MEMC_1_CLIENT_INFO_15_reserved1_SHIFT                 7

/* MEMC_1 :: CLIENT_INFO_15 :: RR_EN [06:06] */
#define BCHP_MEMC_1_CLIENT_INFO_15_RR_EN_MASK                      0x00000040
#define BCHP_MEMC_1_CLIENT_INFO_15_RR_EN_SHIFT                     6

/* MEMC_1 :: CLIENT_INFO_15 :: reserved2 [05:04] */
#define BCHP_MEMC_1_CLIENT_INFO_15_reserved2_MASK                  0x00000030
#define BCHP_MEMC_1_CLIENT_INFO_15_reserved2_SHIFT                 4

/* MEMC_1 :: CLIENT_INFO_15 :: PR_TAG [03:00] */
#define BCHP_MEMC_1_CLIENT_INFO_15_PR_TAG_MASK                     0x0000000f
#define BCHP_MEMC_1_CLIENT_INFO_15_PR_TAG_SHIFT                    0

/***************************************************************************
 *MSA_MODE - Memory Controller Memory-Soft-Access Mode Control Register
 ***************************************************************************/
/* MEMC_1 :: MSA_MODE :: reserved0 [31:03] */
#define BCHP_MEMC_1_MSA_MODE_reserved0_MASK                        0xfffffff8
#define BCHP_MEMC_1_MSA_MODE_reserved0_SHIFT                       3

/* MEMC_1 :: MSA_MODE :: CHKSM_RD [02:02] */
#define BCHP_MEMC_1_MSA_MODE_CHKSM_RD_MASK                         0x00000004
#define BCHP_MEMC_1_MSA_MODE_CHKSM_RD_SHIFT                        2

/* MEMC_1 :: MSA_MODE :: PRBS_DQM [01:01] */
#define BCHP_MEMC_1_MSA_MODE_PRBS_DQM_MASK                         0x00000002
#define BCHP_MEMC_1_MSA_MODE_PRBS_DQM_SHIFT                        1

/* MEMC_1 :: MSA_MODE :: PRBS_WR [00:00] */
#define BCHP_MEMC_1_MSA_MODE_PRBS_WR_MASK                          0x00000001
#define BCHP_MEMC_1_MSA_MODE_PRBS_WR_SHIFT                         0

/***************************************************************************
 *MSA_STATUS - Memory Controller MSA Status Register
 ***************************************************************************/
/* MEMC_1 :: MSA_STATUS :: reserved0 [31:07] */
#define BCHP_MEMC_1_MSA_STATUS_reserved0_MASK                      0xffffff80
#define BCHP_MEMC_1_MSA_STATUS_reserved0_SHIFT                     7

/* MEMC_1 :: MSA_STATUS :: FIFO_FULL [06:06] */
#define BCHP_MEMC_1_MSA_STATUS_FIFO_FULL_MASK                      0x00000040
#define BCHP_MEMC_1_MSA_STATUS_FIFO_FULL_SHIFT                     6

/* MEMC_1 :: MSA_STATUS :: FIFO_EMPTY [05:05] */
#define BCHP_MEMC_1_MSA_STATUS_FIFO_EMPTY_MASK                     0x00000020
#define BCHP_MEMC_1_MSA_STATUS_FIFO_EMPTY_SHIFT                    5

/* MEMC_1 :: MSA_STATUS :: T_LOCK [04:04] */
#define BCHP_MEMC_1_MSA_STATUS_T_LOCK_MASK                         0x00000010
#define BCHP_MEMC_1_MSA_STATUS_T_LOCK_SHIFT                        4

/* MEMC_1 :: MSA_STATUS :: BUSY [03:03] */
#define BCHP_MEMC_1_MSA_STATUS_BUSY_MASK                           0x00000008
#define BCHP_MEMC_1_MSA_STATUS_BUSY_SHIFT                          3

/* MEMC_1 :: MSA_STATUS :: CHKSM_RD [02:02] */
#define BCHP_MEMC_1_MSA_STATUS_CHKSM_RD_MASK                       0x00000004
#define BCHP_MEMC_1_MSA_STATUS_CHKSM_RD_SHIFT                      2

/* MEMC_1 :: MSA_STATUS :: PRBS_DQM [01:01] */
#define BCHP_MEMC_1_MSA_STATUS_PRBS_DQM_MASK                       0x00000002
#define BCHP_MEMC_1_MSA_STATUS_PRBS_DQM_SHIFT                      1

/* MEMC_1 :: MSA_STATUS :: PRBS_WR [00:00] */
#define BCHP_MEMC_1_MSA_STATUS_PRBS_WR_MASK                        0x00000001
#define BCHP_MEMC_1_MSA_STATUS_PRBS_WR_SHIFT                       0

/***************************************************************************
 *MSA_CMD_TYPE - Memory Controller SCB Command Type Register
 ***************************************************************************/
/* MEMC_1 :: MSA_CMD_TYPE :: reserved0 [31:22] */
#define BCHP_MEMC_1_MSA_CMD_TYPE_reserved0_MASK                    0xffc00000
#define BCHP_MEMC_1_MSA_CMD_TYPE_reserved0_SHIFT                   22

/* MEMC_1 :: MSA_CMD_TYPE :: NMB [21:12] */
#define BCHP_MEMC_1_MSA_CMD_TYPE_NMB_MASK                          0x003ff000
#define BCHP_MEMC_1_MSA_CMD_TYPE_NMB_SHIFT                         12

/* MEMC_1 :: MSA_CMD_TYPE :: reserved1 [11:09] */
#define BCHP_MEMC_1_MSA_CMD_TYPE_reserved1_MASK                    0x00000e00
#define BCHP_MEMC_1_MSA_CMD_TYPE_reserved1_SHIFT                   9

/* MEMC_1 :: MSA_CMD_TYPE :: REQ_TYPE [08:00] */
#define BCHP_MEMC_1_MSA_CMD_TYPE_REQ_TYPE_MASK                     0x000001ff
#define BCHP_MEMC_1_MSA_CMD_TYPE_REQ_TYPE_SHIFT                    0

/***************************************************************************
 *MSA_CMD_ADDR - Memory Controller SCB Address Register
 ***************************************************************************/
/* MEMC_1 :: MSA_CMD_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_1_MSA_CMD_ADDR_reserved0_MASK                    0xe0000000
#define BCHP_MEMC_1_MSA_CMD_ADDR_reserved0_SHIFT                   29

/* MEMC_1 :: MSA_CMD_ADDR :: ADDR [28:00] */
#define BCHP_MEMC_1_MSA_CMD_ADDR_ADDR_MASK                         0x1fffffff
#define BCHP_MEMC_1_MSA_CMD_ADDR_ADDR_SHIFT                        0

/***************************************************************************
 *MSA_WR_DATA0 - Memory Controller MSA Write Data-0 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_WR_DATA0 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_WR_DATA0_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_WR_DATA0_Data_SHIFT                        0

/***************************************************************************
 *MSA_WR_DATA1 - Memory Controller MSA Write Data-1 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_WR_DATA1 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_WR_DATA1_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_WR_DATA1_Data_SHIFT                        0

/***************************************************************************
 *MSA_WR_DATA2 - Memory Controller MSA Write Data-2 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_WR_DATA2 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_WR_DATA2_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_WR_DATA2_Data_SHIFT                        0

/***************************************************************************
 *MSA_WR_DATA3 - Memory Controller MSA Write Data-3 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_WR_DATA3 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_WR_DATA3_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_WR_DATA3_Data_SHIFT                        0

/***************************************************************************
 *MSA_WR_DATA4 - Memory Controller MSA Write Data-4 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_WR_DATA4 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_WR_DATA4_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_WR_DATA4_Data_SHIFT                        0

/***************************************************************************
 *MSA_WR_DATA5 - Memory Controller MSA Write Data-5 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_WR_DATA5 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_WR_DATA5_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_WR_DATA5_Data_SHIFT                        0

/***************************************************************************
 *MSA_WR_DATA6 - Memory Controller MSA Write Data-6 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_WR_DATA6 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_WR_DATA6_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_WR_DATA6_Data_SHIFT                        0

/***************************************************************************
 *MSA_WR_DATA7 - Memory Controller MSA Write Data-7 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_WR_DATA7 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_WR_DATA7_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_WR_DATA7_Data_SHIFT                        0

/***************************************************************************
 *MSA_DQM - Memory Controller MSA DQM Register
 ***************************************************************************/
/* MEMC_1 :: MSA_DQM :: MSA_Data [31:00] */
#define BCHP_MEMC_1_MSA_DQM_MSA_Data_MASK                          0xffffffff
#define BCHP_MEMC_1_MSA_DQM_MSA_Data_SHIFT                         0

/***************************************************************************
 *MSA_DALL - Memory Controller MSA Block Write Data Register
 ***************************************************************************/
/* MEMC_1 :: MSA_DALL :: Data [31:00] */
#define BCHP_MEMC_1_MSA_DALL_Data_MASK                             0xffffffff
#define BCHP_MEMC_1_MSA_DALL_Data_SHIFT                            0

/***************************************************************************
 *MSA_RD_DATA0 - Memory Controller MSA Read Data-0 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_RD_DATA0 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_RD_DATA0_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_RD_DATA0_Data_SHIFT                        0

/***************************************************************************
 *MSA_RD_DATA1 - Memory Controller MSA Read Data-1 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_RD_DATA1 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_RD_DATA1_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_RD_DATA1_Data_SHIFT                        0

/***************************************************************************
 *MSA_RD_DATA2 - Memory Controller MSA Read Data-2 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_RD_DATA2 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_RD_DATA2_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_RD_DATA2_Data_SHIFT                        0

/***************************************************************************
 *MSA_RD_DATA3 - Memory Controller MSA Read Data-3 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_RD_DATA3 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_RD_DATA3_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_RD_DATA3_Data_SHIFT                        0

/***************************************************************************
 *MSA_RD_DATA4 - Memory Controller MSA Read Data-4 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_RD_DATA4 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_RD_DATA4_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_RD_DATA4_Data_SHIFT                        0

/***************************************************************************
 *MSA_RD_DATA5 - Memory Controller MSA Read Data-5 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_RD_DATA5 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_RD_DATA5_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_RD_DATA5_Data_SHIFT                        0

/***************************************************************************
 *MSA_RD_DATA6 - Memory Controller MSA Read Data-6 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_RD_DATA6 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_RD_DATA6_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_RD_DATA6_Data_SHIFT                        0

/***************************************************************************
 *MSA_RD_DATA7 - Memory Controller MSA Read Data-7 Register
 ***************************************************************************/
/* MEMC_1 :: MSA_RD_DATA7 :: Data [31:00] */
#define BCHP_MEMC_1_MSA_RD_DATA7_Data_MASK                         0xffffffff
#define BCHP_MEMC_1_MSA_RD_DATA7_Data_SHIFT                        0

/***************************************************************************
 *MSA_RD_DATA_CLR - MSA read data clear register.
 ***************************************************************************/
/* MEMC_1 :: MSA_RD_DATA_CLR :: reserved0 [31:01] */
#define BCHP_MEMC_1_MSA_RD_DATA_CLR_reserved0_MASK                 0xfffffffe
#define BCHP_MEMC_1_MSA_RD_DATA_CLR_reserved0_SHIFT                1

/* MEMC_1 :: MSA_RD_DATA_CLR :: CLR_REGS [00:00] */
#define BCHP_MEMC_1_MSA_RD_DATA_CLR_CLR_REGS_MASK                  0x00000001
#define BCHP_MEMC_1_MSA_RD_DATA_CLR_CLR_REGS_SHIFT                 0

/***************************************************************************
 *ARB_WINNER - SCB-Arbitration Winner.
 ***************************************************************************/
/* MEMC_1 :: ARB_WINNER :: reserved0 [31:04] */
#define BCHP_MEMC_1_ARB_WINNER_reserved0_MASK                      0xfffffff0
#define BCHP_MEMC_1_ARB_WINNER_reserved0_SHIFT                     4

/* MEMC_1 :: ARB_WINNER :: CLIENT_ID [03:00] */
#define BCHP_MEMC_1_ARB_WINNER_CLIENT_ID_MASK                      0x0000000f
#define BCHP_MEMC_1_ARB_WINNER_CLIENT_ID_SHIFT                     0

/***************************************************************************
 *SM_TIMEOUT_INTR_INFO - MEMC State Machine Timeout Interrupt Information
 ***************************************************************************/
/* MEMC_1 :: SM_TIMEOUT_INTR_INFO :: reserved0 [31:08] */
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_INFO_reserved0_MASK            0xffffff00
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_INFO_reserved0_SHIFT           8

/* MEMC_1 :: SM_TIMEOUT_INTR_INFO :: STATE [07:00] */
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_INFO_STATE_MASK                0x000000ff
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_INFO_STATE_SHIFT               0

/***************************************************************************
 *SM_TIMEOUT_INTR_WRITE_CLEAR - MEMC State Machine timeout interrupt write clear register
 ***************************************************************************/
/* MEMC_1 :: SM_TIMEOUT_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_WRITE_CLEAR_reserved0_MASK     0xfffffffe
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_WRITE_CLEAR_reserved0_SHIFT    1

/* MEMC_1 :: SM_TIMEOUT_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK   0x00000001
#define BCHP_MEMC_1_SM_TIMEOUT_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT  0

/***************************************************************************
 *NOREQ_INTR_INFO - MEMC Premature Request Withdrawl Intterupt Information
 ***************************************************************************/
/* MEMC_1 :: NOREQ_INTR_INFO :: reserved0 [31:04] */
#define BCHP_MEMC_1_NOREQ_INTR_INFO_reserved0_MASK                 0xfffffff0
#define BCHP_MEMC_1_NOREQ_INTR_INFO_reserved0_SHIFT                4

/* MEMC_1 :: NOREQ_INTR_INFO :: CLIENTID [03:00] */
#define BCHP_MEMC_1_NOREQ_INTR_INFO_CLIENTID_MASK                  0x0000000f
#define BCHP_MEMC_1_NOREQ_INTR_INFO_CLIENTID_SHIFT                 0

/***************************************************************************
 *NOREQ_INTR_WRITE_CLEAR - MEMC No Request interrupt write clear register
 ***************************************************************************/
/* MEMC_1 :: NOREQ_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_1_NOREQ_INTR_WRITE_CLEAR_reserved0_MASK          0xfffffffe
#define BCHP_MEMC_1_NOREQ_INTR_WRITE_CLEAR_reserved0_SHIFT         1

/* MEMC_1 :: NOREQ_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_1_NOREQ_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK        0x00000001
#define BCHP_MEMC_1_NOREQ_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT       0

/***************************************************************************
 *CMD_INTR_INFO - MEMC Illegal Command Interrupt Information
 ***************************************************************************/
/* MEMC_1 :: CMD_INTR_INFO :: reserved0 [31:25] */
#define BCHP_MEMC_1_CMD_INTR_INFO_reserved0_MASK                   0xfe000000
#define BCHP_MEMC_1_CMD_INTR_INFO_reserved0_SHIFT                  25

/* MEMC_1 :: CMD_INTR_INFO :: REQ_TYPE [24:16] */
#define BCHP_MEMC_1_CMD_INTR_INFO_REQ_TYPE_MASK                    0x01ff0000
#define BCHP_MEMC_1_CMD_INTR_INFO_REQ_TYPE_SHIFT                   16

/* MEMC_1 :: CMD_INTR_INFO :: reserved1 [15:04] */
#define BCHP_MEMC_1_CMD_INTR_INFO_reserved1_MASK                   0x0000fff0
#define BCHP_MEMC_1_CMD_INTR_INFO_reserved1_SHIFT                  4

/* MEMC_1 :: CMD_INTR_INFO :: CLIENTID [03:00] */
#define BCHP_MEMC_1_CMD_INTR_INFO_CLIENTID_MASK                    0x0000000f
#define BCHP_MEMC_1_CMD_INTR_INFO_CLIENTID_SHIFT                   0

/***************************************************************************
 *CMD_INTR_WRITE_CLEAR - MEMC Command interrupt write clear register
 ***************************************************************************/
/* MEMC_1 :: CMD_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_1_CMD_INTR_WRITE_CLEAR_reserved0_MASK            0xfffffffe
#define BCHP_MEMC_1_CMD_INTR_WRITE_CLEAR_reserved0_SHIFT           1

/* MEMC_1 :: CMD_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_1_CMD_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK          0x00000001
#define BCHP_MEMC_1_CMD_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT         0

/***************************************************************************
 *NMB_INTR_INFO - MEMC Illegal NMB Interrupt Information
 ***************************************************************************/
/* MEMC_1 :: NMB_INTR_INFO :: reserved0 [31:28] */
#define BCHP_MEMC_1_NMB_INTR_INFO_reserved0_MASK                   0xf0000000
#define BCHP_MEMC_1_NMB_INTR_INFO_reserved0_SHIFT                  28

/* MEMC_1 :: NMB_INTR_INFO :: CLIENTID [27:24] */
#define BCHP_MEMC_1_NMB_INTR_INFO_CLIENTID_MASK                    0x0f000000
#define BCHP_MEMC_1_NMB_INTR_INFO_CLIENTID_SHIFT                   24

/* MEMC_1 :: NMB_INTR_INFO :: reserved1 [23:22] */
#define BCHP_MEMC_1_NMB_INTR_INFO_reserved1_MASK                   0x00c00000
#define BCHP_MEMC_1_NMB_INTR_INFO_reserved1_SHIFT                  22

/* MEMC_1 :: NMB_INTR_INFO :: NMB [21:12] */
#define BCHP_MEMC_1_NMB_INTR_INFO_NMB_MASK                         0x003ff000
#define BCHP_MEMC_1_NMB_INTR_INFO_NMB_SHIFT                        12

/* MEMC_1 :: NMB_INTR_INFO :: reserved2 [11:09] */
#define BCHP_MEMC_1_NMB_INTR_INFO_reserved2_MASK                   0x00000e00
#define BCHP_MEMC_1_NMB_INTR_INFO_reserved2_SHIFT                  9

/* MEMC_1 :: NMB_INTR_INFO :: REQ_TYPE [08:00] */
#define BCHP_MEMC_1_NMB_INTR_INFO_REQ_TYPE_MASK                    0x000001ff
#define BCHP_MEMC_1_NMB_INTR_INFO_REQ_TYPE_SHIFT                   0

/***************************************************************************
 *NMB_INTR_WRITE_CLEAR - MEMC Illegal NMB interrupt write clear register
 ***************************************************************************/
/* MEMC_1 :: NMB_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_1_NMB_INTR_WRITE_CLEAR_reserved0_MASK            0xfffffffe
#define BCHP_MEMC_1_NMB_INTR_WRITE_CLEAR_reserved0_SHIFT           1

/* MEMC_1 :: NMB_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_1_NMB_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK          0x00000001
#define BCHP_MEMC_1_NMB_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT         0

/***************************************************************************
 *START_ADDR_INTR_INFO - MEMC Illegal Start Address Interrupt Information
 ***************************************************************************/
/* MEMC_1 :: START_ADDR_INTR_INFO :: reserved0 [31:25] */
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_reserved0_MASK            0xfe000000
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_reserved0_SHIFT           25

/* MEMC_1 :: START_ADDR_INTR_INFO :: REQ_TYPE [24:16] */
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_REQ_TYPE_MASK             0x01ff0000
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_REQ_TYPE_SHIFT            16

/* MEMC_1 :: START_ADDR_INTR_INFO :: reserved1 [15:13] */
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_reserved1_MASK            0x0000e000
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_reserved1_SHIFT           13

/* MEMC_1 :: START_ADDR_INTR_INFO :: ADDR [12:08] */
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_ADDR_MASK                 0x00001f00
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_ADDR_SHIFT                8

/* MEMC_1 :: START_ADDR_INTR_INFO :: reserved2 [07:04] */
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_reserved2_MASK            0x000000f0
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_reserved2_SHIFT           4

/* MEMC_1 :: START_ADDR_INTR_INFO :: CLIENTID [03:00] */
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_CLIENTID_MASK             0x0000000f
#define BCHP_MEMC_1_START_ADDR_INTR_INFO_CLIENTID_SHIFT            0

/***************************************************************************
 *START_ADDR_INTR_WRITE_CLEAR - MEMC Illegal Start Addr interrupt write clear register
 ***************************************************************************/
/* MEMC_1 :: START_ADDR_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_1_START_ADDR_INTR_WRITE_CLEAR_reserved0_MASK     0xfffffffe
#define BCHP_MEMC_1_START_ADDR_INTR_WRITE_CLEAR_reserved0_SHIFT    1

/* MEMC_1 :: START_ADDR_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_1_START_ADDR_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK   0x00000001
#define BCHP_MEMC_1_START_ADDR_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT  0

/***************************************************************************
 *PFRI_PAGE_BRK_INTR_INFO_0 - PFRI Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:21] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_reserved0_MASK       0xffe00000
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT      21

/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_0 :: CLIENTID [20:20] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_CLIENTID_MASK        0x00100000
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_CLIENTID_SHIFT       20

/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:18] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_reserved1_MASK       0x000c0000
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT      18

/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [17:16] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK    0x00030000
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT   16

/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_0 :: reserved2 [15:14] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_reserved2_MASK       0x0000c000
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_reserved2_SHIFT      14

/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [13:00] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK     0x00003fff
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT    0

/***************************************************************************
 *PFRI_PAGE_BRK_INTR_INFO_1 - PFRI Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:18] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_1_reserved0_MASK       0xfffc0000
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT      18

/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [17:16] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK    0x00030000
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT   16

/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_1 :: reserved1 [15:14] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_1_reserved1_MASK       0x0000c000
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT      14

/* MEMC_1 :: PFRI_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [13:00] */
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK     0x00003fff
#define BCHP_MEMC_1_PFRI_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT    0

/***************************************************************************
 *PFRI_VIOLATION_INFO_WRITE_CLEAR - PFRI violation info write clear register
 ***************************************************************************/
/* MEMC_1 :: PFRI_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_1_PFRI_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_1_PFRI_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_1 :: PFRI_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_1_PFRI_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_1_PFRI_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0

/***************************************************************************
 *REQ_MASK - Request Mask register for Clients 0 to 15
 ***************************************************************************/
/* MEMC_1 :: REQ_MASK :: reserved0 [31:16] */
#define BCHP_MEMC_1_REQ_MASK_reserved0_MASK                        0xffff0000
#define BCHP_MEMC_1_REQ_MASK_reserved0_SHIFT                       16

/* MEMC_1 :: REQ_MASK :: MASK [15:00] */
#define BCHP_MEMC_1_REQ_MASK_MASK_MASK                             0x0000ffff
#define BCHP_MEMC_1_REQ_MASK_MASK_SHIFT                            0

/***************************************************************************
 *CMD_TRACE_FIFO_MODE - Mode of the SCB command trace FIFO
 ***************************************************************************/
/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: reserved0 [31:17] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_reserved0_MASK             0xfffe0000
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_reserved0_SHIFT            17

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: UNFREEZE [16:16] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_UNFREEZE_MASK              0x00010000
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_UNFREEZE_SHIFT             16

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: reserved1 [15:13] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_reserved1_MASK             0x0000e000
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_reserved1_SHIFT            13

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: TRIG_SMTO [12:12] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_SMTO_MASK             0x00001000
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_SMTO_SHIFT            12

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: TRIG_NOREQ [11:11] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_NOREQ_MASK            0x00000800
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_NOREQ_SHIFT           11

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: TRIG_INV_CMD [10:10] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_INV_CMD_MASK          0x00000400
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_INV_CMD_SHIFT         10

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: TRIG_INV_NMB [09:09] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_INV_NMB_MASK          0x00000200
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_INV_NMB_SHIFT         9

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: TRIG_START_ADDR [08:08] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_START_ADDR_MASK       0x00000100
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_START_ADDR_SHIFT      8

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: reserved2 [07:02] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_reserved2_MASK             0x000000fc
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_reserved2_SHIFT            2

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC1 [01:01] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_ARC1_MASK             0x00000002
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_ARC1_SHIFT            1

/* MEMC_1 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC0 [00:00] */
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_ARC0_MASK             0x00000001
#define BCHP_MEMC_1_CMD_TRACE_FIFO_MODE_TRIG_ARC0_SHIFT            0

/***************************************************************************
 *CMD_TRACE_INFO_0 - Current command and corresponding winner client ID at MEMC or start addr incase  of PFRI.
 ***************************************************************************/
/* MEMC_1 :: CMD_TRACE_INFO_0 :: reserved0 [31:29] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_0_reserved0_MASK                0xe0000000
#define BCHP_MEMC_1_CMD_TRACE_INFO_0_reserved0_SHIFT               29

/* MEMC_1 :: CMD_TRACE_INFO_0 :: CLIENTID [28:25] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_0_CLIENTID_MASK                 0x1e000000
#define BCHP_MEMC_1_CMD_TRACE_INFO_0_CLIENTID_SHIFT                25

/* MEMC_1 :: CMD_TRACE_INFO_0 :: INFO [24:00] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_0_INFO_MASK                     0x01ffffff
#define BCHP_MEMC_1_CMD_TRACE_INFO_0_INFO_SHIFT                    0

/***************************************************************************
 *CMD_TRACE_ADDR_0 - Start Address corresponding to current SCB command at MEMC or end addr incase of PFRI
 ***************************************************************************/
/* MEMC_1 :: CMD_TRACE_ADDR_0 :: reserved0 [31:29] */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_0_reserved0_MASK                0xe0000000
#define BCHP_MEMC_1_CMD_TRACE_ADDR_0_reserved0_SHIFT               29

/* MEMC_1 :: CMD_TRACE_ADDR_0 :: ADDRESS [28:00] */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_0_ADDRESS_MASK                  0x1fffffff
#define BCHP_MEMC_1_CMD_TRACE_ADDR_0_ADDRESS_SHIFT                 0

/***************************************************************************
 *CMD_TRACE_INFO_1 - Previous command and corresponding winner client ID at MEMC or start addr incase of PFRI
 ***************************************************************************/
/* MEMC_1 :: CMD_TRACE_INFO_1 :: reserved0 [31:29] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_1_reserved0_MASK                0xe0000000
#define BCHP_MEMC_1_CMD_TRACE_INFO_1_reserved0_SHIFT               29

/* MEMC_1 :: CMD_TRACE_INFO_1 :: CLIENTID [28:25] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_1_CLIENTID_MASK                 0x1e000000
#define BCHP_MEMC_1_CMD_TRACE_INFO_1_CLIENTID_SHIFT                25

/* MEMC_1 :: CMD_TRACE_INFO_1 :: INFO [24:00] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_1_INFO_MASK                     0x01ffffff
#define BCHP_MEMC_1_CMD_TRACE_INFO_1_INFO_SHIFT                    0

/***************************************************************************
 *CMD_TRACE_ADDR_1 - Start Address corresponding to previous SCB command at MEMC or end addr incase of PFRI
 ***************************************************************************/
/* MEMC_1 :: CMD_TRACE_ADDR_1 :: reserved0 [31:29] */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_1_reserved0_MASK                0xe0000000
#define BCHP_MEMC_1_CMD_TRACE_ADDR_1_reserved0_SHIFT               29

/* MEMC_1 :: CMD_TRACE_ADDR_1 :: ADDRESS [28:00] */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_1_ADDRESS_MASK                  0x1fffffff
#define BCHP_MEMC_1_CMD_TRACE_ADDR_1_ADDRESS_SHIFT                 0

/***************************************************************************
 *CMD_TRACE_INFO_2 - Command and client ID corresponding winner that occured two commands earlier or start addr incase of PFRI.
 ***************************************************************************/
/* MEMC_1 :: CMD_TRACE_INFO_2 :: reserved0 [31:29] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_2_reserved0_MASK                0xe0000000
#define BCHP_MEMC_1_CMD_TRACE_INFO_2_reserved0_SHIFT               29

/* MEMC_1 :: CMD_TRACE_INFO_2 :: CLIENTID [28:25] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_2_CLIENTID_MASK                 0x1e000000
#define BCHP_MEMC_1_CMD_TRACE_INFO_2_CLIENTID_SHIFT                25

/* MEMC_1 :: CMD_TRACE_INFO_2 :: INFO [24:00] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_2_INFO_MASK                     0x01ffffff
#define BCHP_MEMC_1_CMD_TRACE_INFO_2_INFO_SHIFT                    0

/***************************************************************************
 *CMD_TRACE_ADDR_2 - Start Address corresponding to SCB command that occured two commands earlier or end addr incase of PFRI
 ***************************************************************************/
/* MEMC_1 :: CMD_TRACE_ADDR_2 :: reserved0 [31:29] */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_2_reserved0_MASK                0xe0000000
#define BCHP_MEMC_1_CMD_TRACE_ADDR_2_reserved0_SHIFT               29

/* MEMC_1 :: CMD_TRACE_ADDR_2 :: ADDRESS [28:00] */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_2_ADDRESS_MASK                  0x1fffffff
#define BCHP_MEMC_1_CMD_TRACE_ADDR_2_ADDRESS_SHIFT                 0

/***************************************************************************
 *CMD_TRACE_INFO_3 - Command and client ID corresponding winner that occured three commands earlier or start addr incase of PFRI.
 ***************************************************************************/
/* MEMC_1 :: CMD_TRACE_INFO_3 :: reserved0 [31:29] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_3_reserved0_MASK                0xe0000000
#define BCHP_MEMC_1_CMD_TRACE_INFO_3_reserved0_SHIFT               29

/* MEMC_1 :: CMD_TRACE_INFO_3 :: CLIENTID [28:25] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_3_CLIENTID_MASK                 0x1e000000
#define BCHP_MEMC_1_CMD_TRACE_INFO_3_CLIENTID_SHIFT                25

/* MEMC_1 :: CMD_TRACE_INFO_3 :: INFO [24:00] */
#define BCHP_MEMC_1_CMD_TRACE_INFO_3_INFO_MASK                     0x01ffffff
#define BCHP_MEMC_1_CMD_TRACE_INFO_3_INFO_SHIFT                    0

/***************************************************************************
 *CMD_TRACE_ADDR_3 - Start Address corresponding to SCB command that occured three commands earlier or end addr incase of PFRI.
 ***************************************************************************/
/* MEMC_1 :: CMD_TRACE_ADDR_3 :: reserved0 [31:29] */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_3_reserved0_MASK                0xe0000000
#define BCHP_MEMC_1_CMD_TRACE_ADDR_3_reserved0_SHIFT               29

/* MEMC_1 :: CMD_TRACE_ADDR_3 :: ADDRESS [28:00] */
#define BCHP_MEMC_1_CMD_TRACE_ADDR_3_ADDRESS_MASK                  0x1fffffff
#define BCHP_MEMC_1_CMD_TRACE_ADDR_3_ADDRESS_SHIFT                 0

/***************************************************************************
 *RTS_ERR - RTS Deadline miss register for Clients 0 to 15
 ***************************************************************************/
/* MEMC_1 :: RTS_ERR :: reserved0 [31:16] */
#define BCHP_MEMC_1_RTS_ERR_reserved0_MASK                         0xffff0000
#define BCHP_MEMC_1_RTS_ERR_reserved0_SHIFT                        16

/* MEMC_1 :: RTS_ERR :: CLIENT [15:00] */
#define BCHP_MEMC_1_RTS_ERR_CLIENT_MASK                            0x0000ffff
#define BCHP_MEMC_1_RTS_ERR_CLIENT_SHIFT                           0

/***************************************************************************
 *RTS_ERR_INFO_WRITE_CLEAR - MEMC RTS_ERR_INFO write clear register
 ***************************************************************************/
/* MEMC_1 :: RTS_ERR_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_1_RTS_ERR_INFO_WRITE_CLEAR_reserved0_MASK        0xfffffffe
#define BCHP_MEMC_1_RTS_ERR_INFO_WRITE_CLEAR_reserved0_SHIFT       1

/* MEMC_1 :: RTS_ERR_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_1_RTS_ERR_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK      0x00000001
#define BCHP_MEMC_1_RTS_ERR_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT     0

/***************************************************************************
 *TP_ADRS - Test Port Address Register
 ***************************************************************************/
/* MEMC_1 :: TP_ADRS :: reserved0 [31:05] */
#define BCHP_MEMC_1_TP_ADRS_reserved0_MASK                         0xffffffe0
#define BCHP_MEMC_1_TP_ADRS_reserved0_SHIFT                        5

/* MEMC_1 :: TP_ADRS :: SOFT_MODE [04:04] */
#define BCHP_MEMC_1_TP_ADRS_SOFT_MODE_MASK                         0x00000010
#define BCHP_MEMC_1_TP_ADRS_SOFT_MODE_SHIFT                        4

/* MEMC_1 :: TP_ADRS :: reserved1 [03:03] */
#define BCHP_MEMC_1_TP_ADRS_reserved1_MASK                         0x00000008
#define BCHP_MEMC_1_TP_ADRS_reserved1_SHIFT                        3

/* MEMC_1 :: TP_ADRS :: ADRS [02:00] */
#define BCHP_MEMC_1_TP_ADRS_ADRS_MASK                              0x00000007
#define BCHP_MEMC_1_TP_ADRS_ADRS_SHIFT                             0

/***************************************************************************
 *TP_READ_DATA - Test Port Data Read Register
 ***************************************************************************/
/* union - case SCB_CMD [31:00] */
/* MEMC_1 :: TP_READ_DATA :: SCB_CMD :: SCB_CMD [31:08] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_CMD_SCB_CMD_MASK              0xffffff00
#define BCHP_MEMC_1_TP_READ_DATA_SCB_CMD_SCB_CMD_SHIFT             8

/* MEMC_1 :: TP_READ_DATA :: SCB_CMD :: reserved0 [07:05] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_CMD_reserved0_MASK            0x000000e0
#define BCHP_MEMC_1_TP_READ_DATA_SCB_CMD_reserved0_SHIFT           5

/* MEMC_1 :: TP_READ_DATA :: SCB_CMD :: CLIENT_ID [04:01] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_CMD_CLIENT_ID_MASK            0x0000001e
#define BCHP_MEMC_1_TP_READ_DATA_SCB_CMD_CLIENT_ID_SHIFT           1

/* MEMC_1 :: TP_READ_DATA :: SCB_CMD :: CMD_ACK [00:00] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_CMD_CMD_ACK_MASK              0x00000001
#define BCHP_MEMC_1_TP_READ_DATA_SCB_CMD_CMD_ACK_SHIFT             0

/* union - case SCB_RD_DATA [31:00] */
/* MEMC_1 :: TP_READ_DATA :: SCB_RD_DATA :: RD_END_ACK [31:31] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_RD_DATA_RD_END_ACK_MASK       0x80000000
#define BCHP_MEMC_1_TP_READ_DATA_SCB_RD_DATA_RD_END_ACK_SHIFT      31

/* MEMC_1 :: TP_READ_DATA :: SCB_RD_DATA :: RD_STRB [30:30] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_RD_DATA_RD_STRB_MASK          0x40000000
#define BCHP_MEMC_1_TP_READ_DATA_SCB_RD_DATA_RD_STRB_SHIFT         30

/* MEMC_1 :: TP_READ_DATA :: SCB_RD_DATA :: CLIENT_ID [29:24] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_RD_DATA_CLIENT_ID_MASK        0x3f000000
#define BCHP_MEMC_1_TP_READ_DATA_SCB_RD_DATA_CLIENT_ID_SHIFT       24

/* MEMC_1 :: TP_READ_DATA :: SCB_RD_DATA :: SCB_RD_DATA [23:00] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_RD_DATA_SCB_RD_DATA_MASK      0x00ffffff
#define BCHP_MEMC_1_TP_READ_DATA_SCB_RD_DATA_SCB_RD_DATA_SHIFT     0

/* union - case SCB_WR_DATA [31:00] */
/* MEMC_1 :: TP_READ_DATA :: SCB_WR_DATA :: WR_END_ACK [31:31] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_WR_DATA_WR_END_ACK_MASK       0x80000000
#define BCHP_MEMC_1_TP_READ_DATA_SCB_WR_DATA_WR_END_ACK_SHIFT      31

/* MEMC_1 :: TP_READ_DATA :: SCB_WR_DATA :: WR_STRB [30:30] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_WR_DATA_WR_STRB_MASK          0x40000000
#define BCHP_MEMC_1_TP_READ_DATA_SCB_WR_DATA_WR_STRB_SHIFT         30

/* MEMC_1 :: TP_READ_DATA :: SCB_WR_DATA :: CLIENT_ID [29:24] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_WR_DATA_CLIENT_ID_MASK        0x3f000000
#define BCHP_MEMC_1_TP_READ_DATA_SCB_WR_DATA_CLIENT_ID_SHIFT       24

/* MEMC_1 :: TP_READ_DATA :: SCB_WR_DATA :: SCB_WR_DATA [23:00] */
#define BCHP_MEMC_1_TP_READ_DATA_SCB_WR_DATA_SCB_WR_DATA_MASK      0x00ffffff
#define BCHP_MEMC_1_TP_READ_DATA_SCB_WR_DATA_SCB_WR_DATA_SHIFT     0

/* union - case PRED_SIGNALS [31:00] */
/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: reserved0 [31:30] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_reserved0_MASK       0xc0000000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_reserved0_SHIFT      30

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: lin_rdcmd [29:29] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_lin_rdcmd_MASK       0x20000000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_lin_rdcmd_SHIFT      29

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: lin_wrcmd [28:28] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_lin_wrcmd_MASK       0x10000000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_lin_wrcmd_SHIFT      28

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: dis_rdcmd [27:27] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_rdcmd_MASK       0x08000000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_rdcmd_SHIFT      27

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: refcmd [26:26] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_refcmd_MASK          0x04000000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_refcmd_SHIFT         26

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: mrscmd [25:25] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mrscmd_MASK          0x02000000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mrscmd_SHIFT         25

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: emrscmd [24:24] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_emrscmd_MASK         0x01000000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_emrscmd_SHIFT        24

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: pallcmd [23:23] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_pallcmd_MASK         0x00800000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_pallcmd_SHIFT        23

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: recon_16pix_wrcmd [22:22] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_recon_16pix_wrcmd_MASK 0x00400000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_recon_16pix_wrcmd_SHIFT 22

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_field_pic [21:21] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_field_pic_MASK  0x00200000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_field_pic_SHIFT 21

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: invalid_cmd [20:20] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_invalid_cmd_MASK     0x00100000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_invalid_cmd_SHIFT    20

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: strobable_wrcmd [19:19] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_strobable_wrcmd_MASK 0x00080000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_strobable_wrcmd_SHIFT 19

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: strobable_rdcmd [18:18] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_strobable_rdcmd_MASK 0x00040000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_strobable_rdcmd_SHIFT 18

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_ver3_strad [17:17] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_ver3_strad_MASK 0x00020000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_ver3_strad_SHIFT 17

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_ver2_strad [16:16] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_ver2_strad_MASK 0x00010000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_ver2_strad_SHIFT 16

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_ver1_strad [15:15] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_ver1_strad_MASK 0x00008000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_ver1_strad_SHIFT 15

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: mpeg_adj_strad [14:14] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_adj_strad_MASK  0x00004000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_mpeg_adj_strad_SHIFT 14

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: dis_adj1_strad [13:13] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_adj1_strad_MASK  0x00002000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_adj1_strad_SHIFT 13

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: dis_adj2_strad [12:12] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_adj2_strad_MASK  0x00001000
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_adj2_strad_SHIFT 12

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: dis_adj3_strad [11:11] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_adj3_strad_MASK  0x00000800
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_adj3_strad_SHIFT 11

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: dis_adj4_strad [10:10] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_adj4_strad_MASK  0x00000400
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_dis_adj4_strad_SHIFT 10

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: lin_adj_strad [09:09] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_lin_adj_strad_MASK   0x00000200
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_lin_adj_strad_SHIFT  9

/* MEMC_1 :: TP_READ_DATA :: PRED_SIGNALS :: n_nativewrds [08:00] */
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_n_nativewrds_MASK    0x000001ff
#define BCHP_MEMC_1_TP_READ_DATA_PRED_SIGNALS_n_nativewrds_SHIFT   0

/* union - case CMD_END_ADRS [31:00] */
/* MEMC_1 :: TP_READ_DATA :: CMD_END_ADRS :: reserved0 [31:29] */
#define BCHP_MEMC_1_TP_READ_DATA_CMD_END_ADRS_reserved0_MASK       0xe0000000
#define BCHP_MEMC_1_TP_READ_DATA_CMD_END_ADRS_reserved0_SHIFT      29

/* MEMC_1 :: TP_READ_DATA :: CMD_END_ADRS :: END_ADRS [28:00] */
#define BCHP_MEMC_1_TP_READ_DATA_CMD_END_ADRS_END_ADRS_MASK        0x1fffffff
#define BCHP_MEMC_1_TP_READ_DATA_CMD_END_ADRS_END_ADRS_SHIFT       0

/* union - case SEQ_SM [31:00] */
/* MEMC_1 :: TP_READ_DATA :: SEQ_SM :: reserved0 [31:06] */
#define BCHP_MEMC_1_TP_READ_DATA_SEQ_SM_reserved0_MASK             0xffffffc0
#define BCHP_MEMC_1_TP_READ_DATA_SEQ_SM_reserved0_SHIFT            6

/* MEMC_1 :: TP_READ_DATA :: SEQ_SM :: SM_VAL [05:00] */
#define BCHP_MEMC_1_TP_READ_DATA_SEQ_SM_SM_VAL_MASK                0x0000003f
#define BCHP_MEMC_1_TP_READ_DATA_SEQ_SM_SM_VAL_SHIFT               0

/***************************************************************************
 *ARC_0_CNTRL - Mode/Control register for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_1 :: ARC_0_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_1_ARC_0_CNTRL_reserved0_MASK                     0xffffffe0
#define BCHP_MEMC_1_ARC_0_CNTRL_reserved0_SHIFT                    5

/* MEMC_1 :: ARC_0_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_1_ARC_0_CNTRL_WRITE_CMD_ABORT_MASK               0x00000010
#define BCHP_MEMC_1_ARC_0_CNTRL_WRITE_CMD_ABORT_SHIFT              4
#define BCHP_MEMC_1_ARC_0_CNTRL_WRITE_CMD_ABORT_DISABLED           0
#define BCHP_MEMC_1_ARC_0_CNTRL_WRITE_CMD_ABORT_ENABLED            1

/* MEMC_1 :: ARC_0_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_1_ARC_0_CNTRL_WRITE_CHECK_MASK                   0x00000008
#define BCHP_MEMC_1_ARC_0_CNTRL_WRITE_CHECK_SHIFT                  3
#define BCHP_MEMC_1_ARC_0_CNTRL_WRITE_CHECK_DISABLED               0
#define BCHP_MEMC_1_ARC_0_CNTRL_WRITE_CHECK_ENABLED                1

/* MEMC_1 :: ARC_0_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_1_ARC_0_CNTRL_READ_CMD_ABORT_MASK                0x00000004
#define BCHP_MEMC_1_ARC_0_CNTRL_READ_CMD_ABORT_SHIFT               2
#define BCHP_MEMC_1_ARC_0_CNTRL_READ_CMD_ABORT_DISABLED            0
#define BCHP_MEMC_1_ARC_0_CNTRL_READ_CMD_ABORT_ENABLED             1

/* MEMC_1 :: ARC_0_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_1_ARC_0_CNTRL_READ_CHECK_MASK                    0x00000002
#define BCHP_MEMC_1_ARC_0_CNTRL_READ_CHECK_SHIFT                   1
#define BCHP_MEMC_1_ARC_0_CNTRL_READ_CHECK_DISABLED                0
#define BCHP_MEMC_1_ARC_0_CNTRL_READ_CHECK_ENABLED                 1

/* MEMC_1 :: ARC_0_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_1_ARC_0_CNTRL_MODE_MASK                          0x00000001
#define BCHP_MEMC_1_ARC_0_CNTRL_MODE_SHIFT                         0
#define BCHP_MEMC_1_ARC_0_CNTRL_MODE_NON_EXCLUSIVE                 0
#define BCHP_MEMC_1_ARC_0_CNTRL_MODE_EXCLUSIVE                     1

/***************************************************************************
 *ARC_0_ADRS_RANGE_LOW - Lower Address of the memory range for Address Range Checker (ARC)-0.
 ***************************************************************************/
/* MEMC_1 :: ARC_0_ADRS_RANGE_LOW :: reserved0 [31:29] */
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_LOW_reserved0_MASK            0xe0000000
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_LOW_reserved0_SHIFT           29

/* MEMC_1 :: ARC_0_ADRS_RANGE_LOW :: ADDRESS [28:00] */
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_LOW_ADDRESS_MASK              0x1fffffff
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_LOW_ADDRESS_SHIFT             0

/***************************************************************************
 *ARC_0_ADRS_RANGE_HIGH - Higher Address of the memory range for Address Range Checker (ARC)-0.
 ***************************************************************************/
/* MEMC_1 :: ARC_0_ADRS_RANGE_HIGH :: reserved0 [31:29] */
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_HIGH_reserved0_MASK           0xe0000000
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_HIGH_reserved0_SHIFT          29

/* MEMC_1 :: ARC_0_ADRS_RANGE_HIGH :: ADDRESS [28:00] */
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_HIGH_ADDRESS_MASK             0x1fffffff
#define BCHP_MEMC_1_ARC_0_ADRS_RANGE_HIGH_ADDRESS_SHIFT            0

/***************************************************************************
 *ARC_0_READ_RIGHTS_LOW - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_1 :: ARC_0_READ_RIGHTS_LOW :: reserved0 [31:16] */
#define BCHP_MEMC_1_ARC_0_READ_RIGHTS_LOW_reserved0_MASK           0xffff0000
#define BCHP_MEMC_1_ARC_0_READ_RIGHTS_LOW_reserved0_SHIFT          16

/* MEMC_1 :: ARC_0_READ_RIGHTS_LOW :: ACCESS_RIGHT [15:00] */
#define BCHP_MEMC_1_ARC_0_READ_RIGHTS_LOW_ACCESS_RIGHT_MASK        0x0000ffff
#define BCHP_MEMC_1_ARC_0_READ_RIGHTS_LOW_ACCESS_RIGHT_SHIFT       0

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_LOW - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_1 :: ARC_0_WRITE_RIGHTS_LOW :: reserved0 [31:16] */
#define BCHP_MEMC_1_ARC_0_WRITE_RIGHTS_LOW_reserved0_MASK          0xffff0000
#define BCHP_MEMC_1_ARC_0_WRITE_RIGHTS_LOW_reserved0_SHIFT         16

/* MEMC_1 :: ARC_0_WRITE_RIGHTS_LOW :: ACCESS_RIGHT [15:00] */
#define BCHP_MEMC_1_ARC_0_WRITE_RIGHTS_LOW_ACCESS_RIGHT_MASK       0x0000ffff
#define BCHP_MEMC_1_ARC_0_WRITE_RIGHTS_LOW_ACCESS_RIGHT_SHIFT      0

/***************************************************************************
 *ARC_0_VIOLATION_INFO_START_ADDR - Violating Command Start Address for Address Range Checker (ARC)-0 .
 ***************************************************************************/
/* MEMC_1 :: ARC_0_VIOLATION_INFO_START_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_START_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_START_ADDR_reserved0_SHIFT 29

/* MEMC_1 :: ARC_0_VIOLATION_INFO_START_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_MASK   0x1fffffff
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT  0

/***************************************************************************
 *ARC_0_VIOLATION_INFO_END_ADDR - Violating Command End Address for Address Range Checker (ARC)-0 .
 ***************************************************************************/
/* MEMC_1 :: ARC_0_VIOLATION_INFO_END_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_END_ADDR_reserved0_MASK   0xe0000000
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_END_ADDR_reserved0_SHIFT  29

/* MEMC_1 :: ARC_0_VIOLATION_INFO_END_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_MASK     0x1fffffff
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT    0

/***************************************************************************
 *ARC_0_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 .
 ***************************************************************************/
/* MEMC_1 :: ARC_0_VIOLATION_INFO_CMD :: reserved0 [31:28] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_reserved0_MASK        0xf0000000
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_reserved0_SHIFT       28

/* MEMC_1 :: ARC_0_VIOLATION_INFO_CMD :: CLIENTID [27:24] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_CLIENTID_MASK         0x0f000000
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_CLIENTID_SHIFT        24

/* MEMC_1 :: ARC_0_VIOLATION_INFO_CMD :: reserved1 [23:22] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_reserved1_MASK        0x00c00000
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_reserved1_SHIFT       22

/* MEMC_1 :: ARC_0_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_NMB_MASK              0x003ff000
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_NMB_SHIFT             12

/* MEMC_1 :: ARC_0_VIOLATION_INFO_CMD :: reserved2 [11:09] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_reserved2_MASK        0x00000e00
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_reserved2_SHIFT       9

/* MEMC_1 :: ARC_0_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_MASK         0x000001ff
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT        0

/***************************************************************************
 *ARC_0_VIOLATION_INFO_CLEAR - ARCH0 violation info write clear register
 ***************************************************************************/
/* MEMC_1 :: ARC_0_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CLEAR_reserved0_MASK      0xfffffffe
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CLEAR_reserved0_SHIFT     1

/* MEMC_1 :: ARC_0_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK    0x00000001
#define BCHP_MEMC_1_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT   0

/***************************************************************************
 *ARC_1_CNTRL - Mode/Control register for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_1 :: ARC_1_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_1_ARC_1_CNTRL_reserved0_MASK                     0xffffffe0
#define BCHP_MEMC_1_ARC_1_CNTRL_reserved0_SHIFT                    5

/* MEMC_1 :: ARC_1_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_1_ARC_1_CNTRL_WRITE_CMD_ABORT_MASK               0x00000010
#define BCHP_MEMC_1_ARC_1_CNTRL_WRITE_CMD_ABORT_SHIFT              4
#define BCHP_MEMC_1_ARC_1_CNTRL_WRITE_CMD_ABORT_DISABLED           0
#define BCHP_MEMC_1_ARC_1_CNTRL_WRITE_CMD_ABORT_ENABLED            1

/* MEMC_1 :: ARC_1_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_1_ARC_1_CNTRL_WRITE_CHECK_MASK                   0x00000008
#define BCHP_MEMC_1_ARC_1_CNTRL_WRITE_CHECK_SHIFT                  3
#define BCHP_MEMC_1_ARC_1_CNTRL_WRITE_CHECK_DISABLED               0
#define BCHP_MEMC_1_ARC_1_CNTRL_WRITE_CHECK_ENABLED                1

/* MEMC_1 :: ARC_1_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_1_ARC_1_CNTRL_READ_CMD_ABORT_MASK                0x00000004
#define BCHP_MEMC_1_ARC_1_CNTRL_READ_CMD_ABORT_SHIFT               2
#define BCHP_MEMC_1_ARC_1_CNTRL_READ_CMD_ABORT_DISABLED            0
#define BCHP_MEMC_1_ARC_1_CNTRL_READ_CMD_ABORT_ENABLED             1

/* MEMC_1 :: ARC_1_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_1_ARC_1_CNTRL_READ_CHECK_MASK                    0x00000002
#define BCHP_MEMC_1_ARC_1_CNTRL_READ_CHECK_SHIFT                   1
#define BCHP_MEMC_1_ARC_1_CNTRL_READ_CHECK_DISABLED                0
#define BCHP_MEMC_1_ARC_1_CNTRL_READ_CHECK_ENABLED                 1

/* MEMC_1 :: ARC_1_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_1_ARC_1_CNTRL_MODE_MASK                          0x00000001
#define BCHP_MEMC_1_ARC_1_CNTRL_MODE_SHIFT                         0
#define BCHP_MEMC_1_ARC_1_CNTRL_MODE_NON_EXCLUSIVE                 0
#define BCHP_MEMC_1_ARC_1_CNTRL_MODE_EXCLUSIVE                     1

/***************************************************************************
 *ARC_1_ADRS_RANGE_LOW - Lower Address of the memory range for Address Range Checker (ARC)-1.
 ***************************************************************************/
/* MEMC_1 :: ARC_1_ADRS_RANGE_LOW :: reserved0 [31:29] */
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_LOW_reserved0_MASK            0xe0000000
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_LOW_reserved0_SHIFT           29

/* MEMC_1 :: ARC_1_ADRS_RANGE_LOW :: ADDRESS [28:00] */
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_LOW_ADDRESS_MASK              0x1fffffff
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_LOW_ADDRESS_SHIFT             0

/***************************************************************************
 *ARC_1_ADRS_RANGE_HIGH - Higher Address of the memory range for Address Range Checker (ARC)-1.
 ***************************************************************************/
/* MEMC_1 :: ARC_1_ADRS_RANGE_HIGH :: reserved0 [31:29] */
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_HIGH_reserved0_MASK           0xe0000000
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_HIGH_reserved0_SHIFT          29

/* MEMC_1 :: ARC_1_ADRS_RANGE_HIGH :: ADDRESS [28:00] */
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_HIGH_ADDRESS_MASK             0x1fffffff
#define BCHP_MEMC_1_ARC_1_ADRS_RANGE_HIGH_ADDRESS_SHIFT            0

/***************************************************************************
 *ARC_1_READ_RIGHTS_LOW - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_1 :: ARC_1_READ_RIGHTS_LOW :: reserved0 [31:16] */
#define BCHP_MEMC_1_ARC_1_READ_RIGHTS_LOW_reserved0_MASK           0xffff0000
#define BCHP_MEMC_1_ARC_1_READ_RIGHTS_LOW_reserved0_SHIFT          16

/* MEMC_1 :: ARC_1_READ_RIGHTS_LOW :: ACCESS_RIGHT [15:00] */
#define BCHP_MEMC_1_ARC_1_READ_RIGHTS_LOW_ACCESS_RIGHT_MASK        0x0000ffff
#define BCHP_MEMC_1_ARC_1_READ_RIGHTS_LOW_ACCESS_RIGHT_SHIFT       0

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_LOW - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_1 :: ARC_1_WRITE_RIGHTS_LOW :: reserved0 [31:16] */
#define BCHP_MEMC_1_ARC_1_WRITE_RIGHTS_LOW_reserved0_MASK          0xffff0000
#define BCHP_MEMC_1_ARC_1_WRITE_RIGHTS_LOW_reserved0_SHIFT         16

/* MEMC_1 :: ARC_1_WRITE_RIGHTS_LOW :: ACCESS_RIGHT [15:00] */
#define BCHP_MEMC_1_ARC_1_WRITE_RIGHTS_LOW_ACCESS_RIGHT_MASK       0x0000ffff
#define BCHP_MEMC_1_ARC_1_WRITE_RIGHTS_LOW_ACCESS_RIGHT_SHIFT      0

/***************************************************************************
 *ARC_1_VIOLATION_INFO_START_ADDR - Violating Command Start Address for Address Range Checker (ARC)-1 .
 ***************************************************************************/
/* MEMC_1 :: ARC_1_VIOLATION_INFO_START_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_START_ADDR_reserved0_MASK 0xe0000000
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_START_ADDR_reserved0_SHIFT 29

/* MEMC_1 :: ARC_1_VIOLATION_INFO_START_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_MASK   0x1fffffff
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT  0

/***************************************************************************
 *ARC_1_VIOLATION_INFO_END_ADDR - Violating Command End Address for Address Range Checker (ARC)-1 .
 ***************************************************************************/
/* MEMC_1 :: ARC_1_VIOLATION_INFO_END_ADDR :: reserved0 [31:29] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_END_ADDR_reserved0_MASK   0xe0000000
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_END_ADDR_reserved0_SHIFT  29

/* MEMC_1 :: ARC_1_VIOLATION_INFO_END_ADDR :: ADDRESS [28:00] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_MASK     0x1fffffff
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT    0

/***************************************************************************
 *ARC_1_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 .
 ***************************************************************************/
/* MEMC_1 :: ARC_1_VIOLATION_INFO_CMD :: reserved0 [31:28] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_reserved0_MASK        0xf0000000
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_reserved0_SHIFT       28

/* MEMC_1 :: ARC_1_VIOLATION_INFO_CMD :: CLIENTID [27:24] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_CLIENTID_MASK         0x0f000000
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_CLIENTID_SHIFT        24

/* MEMC_1 :: ARC_1_VIOLATION_INFO_CMD :: reserved1 [23:22] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_reserved1_MASK        0x00c00000
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_reserved1_SHIFT       22

/* MEMC_1 :: ARC_1_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_NMB_MASK              0x003ff000
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_NMB_SHIFT             12

/* MEMC_1 :: ARC_1_VIOLATION_INFO_CMD :: reserved2 [11:09] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_reserved2_MASK        0x00000e00
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_reserved2_SHIFT       9

/* MEMC_1 :: ARC_1_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_MASK         0x000001ff
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT        0

/***************************************************************************
 *ARC_1_VIOLATION_INFO_CLEAR - ARCH1 violation info write clear register
 ***************************************************************************/
/* MEMC_1 :: ARC_1_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CLEAR_reserved0_MASK      0xfffffffe
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CLEAR_reserved0_SHIFT     1

/* MEMC_1 :: ARC_1_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK    0x00000001
#define BCHP_MEMC_1_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT   0

/***************************************************************************
 *CUSTOM_LBIST_CNTL - Custom Logic BIST Control Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_CNTL :: RUNSETS [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_RUNSETS_MASK                 0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_RUNSETS_SHIFT                16

/* MEMC_1 :: CUSTOM_LBIST_CNTL :: unused [15:03] */
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_unused_MASK                  0x0000fff8
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_unused_SHIFT                 3

/* MEMC_1 :: CUSTOM_LBIST_CNTL :: BYPASS_PADS [02:02] */
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_BYPASS_PADS_MASK             0x00000004
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_BYPASS_PADS_SHIFT            2

/* MEMC_1 :: CUSTOM_LBIST_CNTL :: LBIST_EN [01:01] */
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_LBIST_EN_MASK                0x00000002
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_LBIST_EN_SHIFT               1

/* MEMC_1 :: CUSTOM_LBIST_CNTL :: LBIST_MODE [00:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_LBIST_MODE_MASK              0x00000001
#define BCHP_MEMC_1_CUSTOM_LBIST_CNTL_LBIST_MODE_SHIFT             0

/***************************************************************************
 *CUSTOM_LBIST_DATARD_SEED - Custom Logic BIST Read Data seed register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_DATARD_SEED :: ODD_WORD_SEED [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_DATARD_SEED_ODD_WORD_SEED_MASK    0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_DATARD_SEED_ODD_WORD_SEED_SHIFT   16

/* MEMC_1 :: CUSTOM_LBIST_DATARD_SEED :: EVEN_WORD_SEED [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_DATARD_SEED_EVEN_WORD_SEED_MASK   0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_DATARD_SEED_EVEN_WORD_SEED_SHIFT  0

/***************************************************************************
 *CUSTOM_LBIST_SEED - Custom Logic BIST Seed Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SEED :: CMD_SEED [31:24] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SEED_CMD_SEED_MASK                0xff000000
#define BCHP_MEMC_1_CUSTOM_LBIST_SEED_CMD_SEED_SHIFT               24

/* MEMC_1 :: CUSTOM_LBIST_SEED :: ADDR_SEED [23:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SEED_ADDR_SEED_MASK               0x00ffffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SEED_ADDR_SEED_SHIFT              0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC0 - Custom Logic BIST CRC0 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC0 :: BYTE1 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC0_BYTE1_MASK               0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC0_BYTE1_SHIFT              16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC0 :: BYTE0 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC0_BYTE0_MASK               0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC0_BYTE0_SHIFT              0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC1 - Custom Logic BIST CRC1 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC1 :: BYTE3 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC1_BYTE3_MASK               0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC1_BYTE3_SHIFT              16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC1 :: BYTE2 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC1_BYTE2_MASK               0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC1_BYTE2_SHIFT              0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC2 - Custom Logic BIST CRC2 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC2 :: BYTE5 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC2_BYTE5_MASK               0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC2_BYTE5_SHIFT              16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC2 :: BYTE4 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC2_BYTE4_MASK               0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC2_BYTE4_SHIFT              0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC3 - Custom Logic BIST CRC3 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC3 :: BYTE7 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC3_BYTE7_MASK               0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC3_BYTE7_SHIFT              16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC3 :: BYTE6 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC3_BYTE6_MASK               0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC3_BYTE6_SHIFT              0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC4 - Custom Logic BIST CRC4 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC4 :: BYTE9 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC4_BYTE9_MASK               0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC4_BYTE9_SHIFT              16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC4 :: BYTE8 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC4_BYTE8_MASK               0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC4_BYTE8_SHIFT              0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC5 - Custom Logic BIST CRC5 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC5 :: BYTE11 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC5_BYTE11_MASK              0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC5_BYTE11_SHIFT             16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC5 :: BYTE10 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC5_BYTE10_MASK              0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC5_BYTE10_SHIFT             0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC6 - Custom Logic BIST CRC6 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC6 :: BYTE13 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC6_BYTE13_MASK              0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC6_BYTE13_SHIFT             16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC6 :: BYTE12 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC6_BYTE12_MASK              0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC6_BYTE12_SHIFT             0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC7 - Custom Logic BIST CRC7 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC7 :: BYTE15 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC7_BYTE15_MASK              0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC7_BYTE15_SHIFT             16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC7 :: BYTE14 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC7_BYTE14_MASK              0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC7_BYTE14_SHIFT             0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC8 - Custom Logic BIST CRC8 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC8 :: BYTE17 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC8_BYTE17_MASK              0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC8_BYTE17_SHIFT             16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC8 :: BYTE16 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC8_BYTE16_MASK              0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC8_BYTE16_SHIFT             0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC9 - Custom Logic BIST CRC9 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC9 :: BYTE19 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC9_BYTE19_MASK              0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC9_BYTE19_SHIFT             16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC9 :: BYTE18 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC9_BYTE18_MASK              0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC9_BYTE18_SHIFT             0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC10 - Custom Logic BIST CRC10 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC10 :: BYTE21 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC10_BYTE21_MASK             0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC10_BYTE21_SHIFT            16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC10 :: BYTE20 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC10_BYTE20_MASK             0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC10_BYTE20_SHIFT            0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC11 - Custom Logic BIST CRC11 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC11 :: BYTE23 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC11_BYTE23_MASK             0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC11_BYTE23_SHIFT            16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC11 :: BYTE22 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC11_BYTE22_MASK             0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC11_BYTE22_SHIFT            0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC12 - Custom Logic BIST CRC12 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC12 :: BYTE25 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC12_BYTE25_MASK             0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC12_BYTE25_SHIFT            16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC12 :: BYTE24 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC12_BYTE24_MASK             0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC12_BYTE24_SHIFT            0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC13 - Custom Logic BIST CRC13 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC13 :: BYTE27 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC13_BYTE27_MASK             0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC13_BYTE27_SHIFT            16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC13 :: BYTE26 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC13_BYTE26_MASK             0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC13_BYTE26_SHIFT            0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC14 - Custom Logic BIST CRC14 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC14 :: BYTE29 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC14_BYTE29_MASK             0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC14_BYTE29_SHIFT            16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC14 :: BYTE28 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC14_BYTE28_MASK             0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC14_BYTE28_SHIFT            0

/***************************************************************************
 *CUSTOM_LBIST_SCB_CRC15 - Custom Logic BIST CRC15 Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC15 :: BYTE31 [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC15_BYTE31_MASK             0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC15_BYTE31_SHIFT            16

/* MEMC_1 :: CUSTOM_LBIST_SCB_CRC15 :: BYTE30 [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC15_BYTE30_MASK             0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_SCB_CRC15_BYTE30_SHIFT            0

/***************************************************************************
 *CUSTOM_LBIST_DQM_CRC - Custom Logic BIST DQM Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_DQM_CRC :: DQM_FALL [31:16] */
#define BCHP_MEMC_1_CUSTOM_LBIST_DQM_CRC_DQM_FALL_MASK             0xffff0000
#define BCHP_MEMC_1_CUSTOM_LBIST_DQM_CRC_DQM_FALL_SHIFT            16

/* MEMC_1 :: CUSTOM_LBIST_DQM_CRC :: DQM_RISE [15:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_DQM_CRC_DQM_RISE_MASK             0x0000ffff
#define BCHP_MEMC_1_CUSTOM_LBIST_DQM_CRC_DQM_RISE_SHIFT            0

/***************************************************************************
 *CUSTOM_LBIST_ADDR_CNTRL_CRC - Custom Logic BIST DQM Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_ADDR_CNTRL_CRC :: ADDR_CNTRL_CRC [31:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_ADDR_CNTRL_CRC_ADDR_CNTRL_CRC_MASK 0xffffffff
#define BCHP_MEMC_1_CUSTOM_LBIST_ADDR_CNTRL_CRC_ADDR_CNTRL_CRC_SHIFT 0

/***************************************************************************
 *CUSTOM_LBIST_STATUS - Custom Logic BIST Status Register
 ***************************************************************************/
/* MEMC_1 :: CUSTOM_LBIST_STATUS :: reserved0 [31:01] */
#define BCHP_MEMC_1_CUSTOM_LBIST_STATUS_reserved0_MASK             0xfffffffe
#define BCHP_MEMC_1_CUSTOM_LBIST_STATUS_reserved0_SHIFT            1

/* MEMC_1 :: CUSTOM_LBIST_STATUS :: DONE [00:00] */
#define BCHP_MEMC_1_CUSTOM_LBIST_STATUS_DONE_MASK                  0x00000001
#define BCHP_MEMC_1_CUSTOM_LBIST_STATUS_DONE_SHIFT                 0

/***************************************************************************
 *SPARE - Spare Register.
 ***************************************************************************/
/* MEMC_1 :: SPARE :: SPARE [31:00] */
#define BCHP_MEMC_1_SPARE_SPARE_MASK                               0xffffffff
#define BCHP_MEMC_1_SPARE_SPARE_SHIFT                              0

#endif /* #ifndef BCHP_MEMC_1_H__ */

/* End of File */
