void\r\nF_1 (\r\nstruct V_1 * V_2 )\r\n{\r\nF_2 ( V_2 , F_3 ( V_2 ) ) ;\r\n}\r\nT_1 *\r\nF_4 (\r\nT_2 * V_2 ,\r\nT_3 type )\r\n{\r\nT_1 * V_3 ;\r\nF_5 ( V_2 -> V_4 ) ;\r\nV_3 = F_6 ( V_2 , type , V_5 ) ;\r\nV_3 -> V_6 |= V_7 ;\r\nreturn V_3 ;\r\n}\r\nT_1 *\r\nF_6 (\r\nT_2 * V_2 ,\r\nT_3 type ,\r\nT_4 V_8 )\r\n{\r\nT_1 * V_3 ;\r\nF_7 ( V_2 -> V_4 -> V_9 . V_10 == V_11 ) ;\r\nF_8 ( & V_2 -> V_12 ) ;\r\nV_3 = F_9 ( V_13 , V_8 ) ;\r\nV_3 -> V_14 = V_15 ;\r\nV_3 -> V_16 = type ;\r\nV_3 -> V_17 = V_2 ;\r\nF_10 ( & V_3 -> V_18 ) ;\r\nF_10 ( & V_3 -> V_19 ) ;\r\nreturn V_3 ;\r\n}\r\nSTATIC void\r\nF_11 (\r\nstruct V_20 * V_3 )\r\n{\r\nF_12 ( & V_3 -> V_19 ) ;\r\nF_13 ( V_3 -> V_17 , & V_3 -> V_19 , false ) ;\r\nF_14 ( & V_3 -> V_17 -> V_12 ) ;\r\nif ( V_3 -> V_6 & V_7 )\r\nF_15 ( V_3 -> V_17 -> V_4 ) ;\r\nF_16 ( V_3 ) ;\r\nF_17 ( V_13 , V_3 ) ;\r\n}\r\nSTATIC T_1 *\r\nF_18 (\r\nT_1 * V_3 )\r\n{\r\nT_1 * V_21 ;\r\nV_21 = F_9 ( V_13 , V_5 ) ;\r\nV_21 -> V_14 = V_15 ;\r\nV_21 -> V_16 = V_3 -> V_16 ;\r\nV_21 -> V_17 = V_3 -> V_17 ;\r\nF_10 ( & V_21 -> V_18 ) ;\r\nF_10 ( & V_21 -> V_19 ) ;\r\nASSERT ( V_3 -> V_6 & V_22 ) ;\r\nASSERT ( V_3 -> V_23 != NULL ) ;\r\nV_21 -> V_6 = V_22 |\r\n( V_3 -> V_6 & V_24 ) |\r\n( V_3 -> V_6 & V_7 ) ;\r\nV_3 -> V_6 &= ~ V_7 ;\r\nV_21 -> V_23 = F_19 ( V_3 -> V_23 ) ;\r\nV_21 -> V_25 = V_3 -> V_25 - V_3 -> V_26 ;\r\nV_3 -> V_25 = V_3 -> V_26 ;\r\nV_21 -> V_27 = V_3 -> V_27 - V_3 -> V_28 ;\r\nV_3 -> V_27 = V_3 -> V_28 ;\r\nV_21 -> V_29 = V_3 -> V_29 ;\r\nF_20 ( V_3 , V_21 ) ;\r\nF_8 ( & V_3 -> V_17 -> V_12 ) ;\r\nreturn V_21 ;\r\n}\r\nint\r\nF_21 (\r\nstruct V_20 * V_3 ,\r\nstruct V_30 * V_31 ,\r\nT_3 V_32 ,\r\nT_3 V_33 )\r\n{\r\nint error = 0 ;\r\nbool V_34 = ( V_3 -> V_6 & V_24 ) != 0 ;\r\nF_22 ( & V_3 -> V_29 , V_35 ) ;\r\nif ( V_32 > 0 ) {\r\nerror = F_23 ( V_3 -> V_17 , - ( ( V_36 ) V_32 ) , V_34 ) ;\r\nif ( error != 0 ) {\r\nF_24 ( & V_3 -> V_29 , V_35 ) ;\r\nreturn - V_37 ;\r\n}\r\nV_3 -> V_25 += V_32 ;\r\n}\r\nif ( V_31 -> V_38 > 0 ) {\r\nbool V_39 = false ;\r\nASSERT ( V_3 -> V_40 == 0 ||\r\nV_3 -> V_40 == V_31 -> V_38 ) ;\r\nASSERT ( V_3 -> V_41 == 0 ||\r\nV_3 -> V_41 == V_31 -> V_42 ) ;\r\nif ( V_31 -> V_43 & V_22 ) {\r\nV_3 -> V_6 |= V_22 ;\r\nV_39 = true ;\r\n} else {\r\nASSERT ( V_3 -> V_23 == NULL ) ;\r\nASSERT ( ! ( V_3 -> V_6 & V_22 ) ) ;\r\n}\r\nif ( V_3 -> V_23 != NULL ) {\r\nASSERT ( V_31 -> V_43 & V_22 ) ;\r\nerror = F_25 ( V_3 -> V_17 , V_3 -> V_23 ) ;\r\n} else {\r\nerror = F_26 ( V_3 -> V_17 ,\r\nV_31 -> V_38 ,\r\nV_31 -> V_42 ,\r\n& V_3 -> V_23 , V_44 ,\r\nV_39 , V_3 -> V_16 ) ;\r\n}\r\nif ( error )\r\ngoto V_45;\r\nV_3 -> V_40 = V_31 -> V_38 ;\r\nV_3 -> V_41 = V_31 -> V_42 ;\r\n}\r\nif ( V_33 > 0 ) {\r\nerror = F_27 ( V_3 -> V_17 , - ( ( V_36 ) V_33 ) ) ;\r\nif ( error ) {\r\nerror = - V_37 ;\r\ngoto V_46;\r\n}\r\nV_3 -> V_27 += V_33 ;\r\n}\r\nreturn 0 ;\r\nV_46:\r\nif ( V_31 -> V_38 > 0 ) {\r\nF_28 ( V_3 -> V_17 , V_3 -> V_23 , NULL , false ) ;\r\nV_3 -> V_23 = NULL ;\r\nV_3 -> V_40 = 0 ;\r\nV_3 -> V_6 &= ~ V_22 ;\r\n}\r\nV_45:\r\nif ( V_32 > 0 ) {\r\nF_23 ( V_3 -> V_17 , - ( ( V_36 ) V_32 ) , V_34 ) ;\r\nV_3 -> V_25 = 0 ;\r\n}\r\nF_24 ( & V_3 -> V_29 , V_35 ) ;\r\nreturn error ;\r\n}\r\nvoid\r\nF_29 (\r\nT_1 * V_3 ,\r\nT_3 V_47 ,\r\nV_36 V_48 )\r\n{\r\nT_5 V_49 = ( V_50 | V_51 ) ;\r\nT_2 * V_2 = V_3 -> V_17 ;\r\nswitch ( V_47 ) {\r\ncase V_52 :\r\nV_3 -> V_53 += V_48 ;\r\nif ( F_30 ( & V_2 -> V_54 ) )\r\nV_49 &= ~ V_51 ;\r\nbreak;\r\ncase V_55 :\r\nV_3 -> V_56 += V_48 ;\r\nif ( F_30 ( & V_2 -> V_54 ) )\r\nV_49 &= ~ V_51 ;\r\nbreak;\r\ncase V_57 :\r\nif ( V_48 < 0 ) {\r\nV_3 -> V_26 += ( T_3 ) - V_48 ;\r\nASSERT ( V_3 -> V_26 <= V_3 -> V_25 ) ;\r\n}\r\nV_3 -> V_58 += V_48 ;\r\nif ( F_30 ( & V_2 -> V_54 ) )\r\nV_49 &= ~ V_51 ;\r\nbreak;\r\ncase V_59 :\r\nASSERT ( V_48 < 0 ) ;\r\nV_3 -> V_60 += V_48 ;\r\nif ( F_30 ( & V_2 -> V_54 ) )\r\nV_49 &= ~ V_51 ;\r\nbreak;\r\ncase V_61 :\r\nif ( V_48 < 0 ) {\r\nV_3 -> V_28 += ( T_3 ) - V_48 ;\r\nASSERT ( V_3 -> V_28 <= V_3 -> V_27 ) ;\r\n}\r\nV_3 -> V_62 += V_48 ;\r\nbreak;\r\ncase V_63 :\r\nASSERT ( V_48 < 0 ) ;\r\nV_3 -> V_64 += V_48 ;\r\nbreak;\r\ncase V_65 :\r\nASSERT ( V_48 > 0 ) ;\r\nV_3 -> V_66 += V_48 ;\r\nbreak;\r\ncase V_67 :\r\nASSERT ( V_48 > 0 ) ;\r\nV_3 -> V_68 += V_48 ;\r\nbreak;\r\ncase V_69 :\r\nV_3 -> V_70 += V_48 ;\r\nbreak;\r\ncase V_71 :\r\nV_3 -> V_72 += V_48 ;\r\nbreak;\r\ncase V_73 :\r\nV_3 -> V_74 += V_48 ;\r\nbreak;\r\ncase V_75 :\r\nV_3 -> V_76 += V_48 ;\r\nbreak;\r\ncase V_77 :\r\nV_3 -> V_78 += V_48 ;\r\nbreak;\r\ncase V_79 :\r\nV_3 -> V_80 += V_48 ;\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\nreturn;\r\n}\r\nV_3 -> V_6 |= V_49 ;\r\n}\r\nSTATIC void\r\nF_31 (\r\nT_1 * V_3 )\r\n{\r\nT_6 * V_81 ;\r\nT_7 * V_82 ;\r\nint V_83 = 0 ;\r\nV_82 = F_32 ( V_3 , V_3 -> V_17 , 0 ) ;\r\nV_81 = F_33 ( V_82 ) ;\r\nASSERT ( ( V_3 -> V_58 + V_3 -> V_60 ) ==\r\n( V_3 -> V_84 + V_3 -> V_85 +\r\nV_3 -> V_86 ) ) ;\r\nif ( ! F_30 ( & ( V_3 -> V_17 -> V_54 ) ) ) {\r\nif ( V_3 -> V_53 )\r\nF_34 ( & V_81 -> V_87 , V_3 -> V_53 ) ;\r\nif ( V_3 -> V_56 )\r\nF_34 ( & V_81 -> V_88 , V_3 -> V_56 ) ;\r\nif ( V_3 -> V_58 )\r\nF_34 ( & V_81 -> V_89 , V_3 -> V_58 ) ;\r\nif ( V_3 -> V_60 )\r\nF_34 ( & V_81 -> V_89 , V_3 -> V_60 ) ;\r\n}\r\nif ( V_3 -> V_62 )\r\nF_34 ( & V_81 -> V_90 , V_3 -> V_62 ) ;\r\nif ( V_3 -> V_64 )\r\nF_34 ( & V_81 -> V_90 , V_3 -> V_64 ) ;\r\nif ( V_3 -> V_66 ) {\r\nF_34 ( & V_81 -> V_91 , V_3 -> V_66 ) ;\r\nV_83 = 1 ;\r\n}\r\nif ( V_3 -> V_68 ) {\r\nF_35 ( & V_81 -> V_92 , V_3 -> V_68 ) ;\r\nV_83 = 1 ;\r\n}\r\nif ( V_3 -> V_70 ) {\r\nV_81 -> V_93 += V_3 -> V_70 ;\r\nV_83 = 1 ;\r\n}\r\nif ( V_3 -> V_72 ) {\r\nF_35 ( & V_81 -> V_94 , V_3 -> V_72 ) ;\r\nV_83 = 1 ;\r\n}\r\nif ( V_3 -> V_74 ) {\r\nF_35 ( & V_81 -> V_95 , V_3 -> V_74 ) ;\r\nV_83 = 1 ;\r\n}\r\nif ( V_3 -> V_76 ) {\r\nF_34 ( & V_81 -> V_96 , V_3 -> V_76 ) ;\r\nV_83 = 1 ;\r\n}\r\nif ( V_3 -> V_78 ) {\r\nF_34 ( & V_81 -> V_97 , V_3 -> V_78 ) ;\r\nV_83 = 1 ;\r\n}\r\nif ( V_3 -> V_80 ) {\r\nV_81 -> V_98 += V_3 -> V_80 ;\r\nV_83 = 1 ;\r\n}\r\nF_36 ( V_3 , V_82 , V_99 ) ;\r\nif ( V_83 )\r\nF_37 ( V_3 , V_82 , 0 , sizeof( T_6 ) - 1 ) ;\r\nelse\r\nF_37 ( V_3 , V_82 , F_38 ( T_6 , V_87 ) ,\r\nF_38 ( T_6 , V_90 ) +\r\nsizeof( V_81 -> V_90 ) - 1 ) ;\r\n}\r\nSTATIC int\r\nF_39 (\r\nT_8 * V_47 ,\r\nT_9 V_48 )\r\n{\r\nT_9 V_100 = * V_47 ;\r\nV_100 += V_48 ;\r\nif ( V_100 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn - V_101 ;\r\n}\r\n* V_47 = V_100 ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_40 (\r\nT_5 * V_47 ,\r\nT_10 V_48 )\r\n{\r\nT_10 V_100 = * V_47 ;\r\nV_100 += V_48 ;\r\nif ( V_100 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn - V_101 ;\r\n}\r\n* V_47 = V_100 ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_41 (\r\nT_11 * V_47 ,\r\nV_36 V_48 )\r\n{\r\nV_36 V_100 = * V_47 ;\r\nV_100 += V_48 ;\r\nif ( V_100 < 0 ) {\r\nASSERT ( 0 ) ;\r\nreturn - V_101 ;\r\n}\r\n* V_47 = V_100 ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_42 (\r\nstruct V_20 * V_3 )\r\n{\r\nstruct V_1 * V_2 = V_3 -> V_17 ;\r\nbool V_34 = ( V_3 -> V_6 & V_24 ) != 0 ;\r\nV_36 V_102 = 0 ;\r\nV_36 V_103 = 0 ;\r\nV_36 V_104 = 0 ;\r\nV_36 V_105 = 0 ;\r\nint error ;\r\nif ( V_3 -> V_25 > 0 )\r\nV_102 = V_3 -> V_25 ;\r\nif ( ( V_3 -> V_58 != 0 ) &&\r\n( F_30 ( & V_2 -> V_54 ) ||\r\n( V_3 -> V_6 & V_51 ) ) )\r\nV_102 += V_3 -> V_58 ;\r\nif ( V_3 -> V_27 > 0 )\r\nV_103 = V_3 -> V_27 ;\r\nif ( ( V_3 -> V_62 != 0 ) &&\r\n( V_3 -> V_6 & V_51 ) )\r\nV_103 += V_3 -> V_62 ;\r\nif ( F_30 ( & V_2 -> V_54 ) ||\r\n( V_3 -> V_6 & V_51 ) ) {\r\nV_104 = V_3 -> V_53 ;\r\nV_105 = V_3 -> V_56 ;\r\n}\r\nif ( V_102 ) {\r\nerror = F_23 ( V_2 , V_102 , V_34 ) ;\r\nif ( error )\r\ngoto V_106;\r\n}\r\nif ( V_104 ) {\r\nerror = F_43 ( V_2 , V_104 ) ;\r\nif ( error )\r\ngoto V_107;\r\n}\r\nif ( V_105 ) {\r\nerror = F_44 ( V_2 , V_105 ) ;\r\nif ( error )\r\ngoto V_108;\r\n}\r\nif ( V_103 == 0 && ! ( V_3 -> V_6 & V_51 ) )\r\nreturn;\r\nF_45 ( & V_2 -> V_109 ) ;\r\nif ( V_103 ) {\r\nerror = F_41 ( & V_2 -> V_54 . V_90 , V_103 ) ;\r\nif ( error )\r\ngoto V_110;\r\n}\r\nif ( V_3 -> V_66 != 0 ) {\r\nerror = F_41 ( & V_2 -> V_54 . V_91 , V_3 -> V_66 ) ;\r\nif ( error )\r\ngoto V_111;\r\n}\r\nif ( V_3 -> V_68 != 0 ) {\r\nerror = F_40 ( & V_2 -> V_54 . V_92 , V_3 -> V_68 ) ;\r\nif ( error )\r\ngoto V_112;\r\n}\r\nif ( V_3 -> V_70 != 0 ) {\r\nerror = F_39 ( & V_2 -> V_54 . V_93 , V_3 -> V_70 ) ;\r\nif ( error )\r\ngoto V_113;\r\n}\r\nif ( V_3 -> V_72 != 0 ) {\r\nerror = F_40 ( & V_2 -> V_54 . V_94 ,\r\nV_3 -> V_72 ) ;\r\nif ( error )\r\ngoto V_114;\r\n}\r\nif ( V_3 -> V_74 != 0 ) {\r\nerror = F_40 ( & V_2 -> V_54 . V_95 ,\r\nV_3 -> V_74 ) ;\r\nif ( error )\r\ngoto V_115;\r\n}\r\nif ( V_3 -> V_76 != 0 ) {\r\nerror = F_41 ( & V_2 -> V_54 . V_96 , V_3 -> V_76 ) ;\r\nif ( error )\r\ngoto V_116;\r\n}\r\nif ( V_3 -> V_78 != 0 ) {\r\nerror = F_41 ( & V_2 -> V_54 . V_97 ,\r\nV_3 -> V_78 ) ;\r\nif ( error )\r\ngoto V_117;\r\n}\r\nif ( V_3 -> V_80 != 0 ) {\r\nerror = F_39 ( & V_2 -> V_54 . V_98 ,\r\nV_3 -> V_80 ) ;\r\nif ( error )\r\ngoto V_118;\r\n}\r\nF_46 ( & V_2 -> V_109 ) ;\r\nreturn;\r\nV_118:\r\nif ( V_3 -> V_78 )\r\nF_41 ( & V_2 -> V_54 . V_97 , - V_3 -> V_78 ) ;\r\nV_117:\r\nif ( V_3 -> V_76 )\r\nF_41 ( & V_2 -> V_54 . V_96 , - V_3 -> V_76 ) ;\r\nV_116:\r\nif ( V_3 -> V_74 )\r\nF_40 ( & V_2 -> V_54 . V_95 , - V_3 -> V_74 ) ;\r\nV_115:\r\nif ( V_3 -> V_72 )\r\nF_40 ( & V_2 -> V_54 . V_94 , - V_3 -> V_72 ) ;\r\nV_114:\r\nif ( V_3 -> V_72 )\r\nF_39 ( & V_2 -> V_54 . V_93 , - V_3 -> V_70 ) ;\r\nV_113:\r\nif ( V_3 -> V_68 )\r\nF_40 ( & V_2 -> V_54 . V_92 , - V_3 -> V_68 ) ;\r\nV_112:\r\nif ( V_3 -> V_66 )\r\nF_41 ( & V_2 -> V_54 . V_91 , - V_3 -> V_66 ) ;\r\nV_111:\r\nif ( V_103 )\r\nF_41 ( & V_2 -> V_54 . V_90 , - V_103 ) ;\r\nV_110:\r\nF_46 ( & V_2 -> V_109 ) ;\r\nif ( V_105 )\r\nF_44 ( V_2 , - V_105 ) ;\r\nV_108:\r\nif ( V_104 )\r\nF_43 ( V_2 , - V_104 ) ;\r\nV_107:\r\nif ( V_102 )\r\nF_23 ( V_2 , - V_102 , V_34 ) ;\r\nV_106:\r\nASSERT ( error == 0 ) ;\r\nreturn;\r\n}\r\nvoid\r\nF_47 (\r\nstruct V_20 * V_3 ,\r\nstruct V_119 * V_120 )\r\n{\r\nstruct V_121 * V_122 ;\r\nASSERT ( V_120 -> V_123 == V_3 -> V_17 ) ;\r\nASSERT ( V_120 -> V_124 == V_3 -> V_17 -> V_125 ) ;\r\nV_122 = F_9 ( V_126 , V_5 | V_127 ) ;\r\nV_122 -> V_128 = V_120 ;\r\nV_122 -> V_129 = 0 ;\r\nF_48 ( & V_122 -> V_130 , & V_3 -> V_18 ) ;\r\nV_120 -> V_131 = V_122 ;\r\n}\r\nSTATIC void\r\nF_49 (\r\nstruct V_121 * V_122 )\r\n{\r\nF_50 ( & V_122 -> V_130 ) ;\r\nF_17 ( V_126 , V_122 ) ;\r\n}\r\nvoid\r\nF_51 (\r\nstruct V_119 * V_120 )\r\n{\r\nF_49 ( V_120 -> V_131 ) ;\r\nV_120 -> V_131 = NULL ;\r\n}\r\nvoid\r\nF_52 (\r\nstruct V_20 * V_3 ,\r\nT_12 V_132 ,\r\nbool abort )\r\n{\r\nstruct V_121 * V_122 , * V_133 ;\r\nF_53 (lidp, next, &tp->t_items, lid_trans) {\r\nstruct V_119 * V_120 = V_122 -> V_128 ;\r\nV_120 -> V_131 = NULL ;\r\nif ( V_132 != V_134 )\r\nV_120 -> V_135 -> V_136 ( V_120 , V_132 ) ;\r\nif ( abort )\r\nV_120 -> V_137 |= V_138 ;\r\nV_120 -> V_135 -> V_139 ( V_120 ) ;\r\nF_49 ( V_122 ) ;\r\n}\r\n}\r\nstatic inline void\r\nF_54 (\r\nstruct V_140 * V_141 ,\r\nstruct V_142 * V_143 ,\r\nstruct V_119 * * V_144 ,\r\nint V_145 ,\r\nT_12 V_132 )\r\n{\r\nint V_146 ;\r\nF_45 ( & V_141 -> V_147 ) ;\r\nF_55 ( V_141 , V_143 , V_144 , V_145 , V_132 ) ;\r\nfor ( V_146 = 0 ; V_146 < V_145 ; V_146 ++ ) {\r\nstruct V_119 * V_120 = V_144 [ V_146 ] ;\r\nV_120 -> V_135 -> V_148 ( V_120 , 0 ) ;\r\n}\r\n}\r\nvoid\r\nF_56 (\r\nstruct V_140 * V_141 ,\r\nstruct V_149 * V_150 ,\r\nT_12 V_132 ,\r\nint V_151 )\r\n{\r\n#define F_57 32\r\nstruct V_119 * V_144 [ F_57 ] ;\r\nstruct V_149 * V_152 ;\r\nstruct V_142 V_143 ;\r\nint V_146 = 0 ;\r\nF_45 ( & V_141 -> V_147 ) ;\r\nF_58 ( V_141 , & V_143 , V_132 ) ;\r\nF_46 ( & V_141 -> V_147 ) ;\r\nfor ( V_152 = V_150 ; V_152 ; V_152 = V_152 -> V_153 ) {\r\nstruct V_119 * V_120 = V_152 -> V_154 ;\r\nT_12 V_155 ;\r\nif ( V_151 )\r\nV_120 -> V_137 |= V_138 ;\r\nV_155 = V_120 -> V_135 -> V_156 ( V_120 , V_132 ) ;\r\nif ( F_59 ( V_155 , ( T_12 ) - 1 ) == 0 )\r\ncontinue;\r\nif ( V_151 ) {\r\nASSERT ( F_60 ( V_141 -> V_157 ) ) ;\r\nV_120 -> V_135 -> V_148 ( V_120 , 1 ) ;\r\ncontinue;\r\n}\r\nif ( V_155 != V_132 ) {\r\nF_45 ( & V_141 -> V_147 ) ;\r\nif ( F_59 ( V_155 , V_120 -> V_158 ) > 0 )\r\nF_61 ( V_141 , V_120 , V_155 ) ;\r\nelse\r\nF_46 ( & V_141 -> V_147 ) ;\r\nV_120 -> V_135 -> V_148 ( V_120 , 0 ) ;\r\ncontinue;\r\n}\r\nV_144 [ V_146 ++ ] = V_152 -> V_154 ;\r\nif ( V_146 >= F_57 ) {\r\nF_54 ( V_141 , & V_143 , V_144 ,\r\nF_57 , V_132 ) ;\r\nV_146 = 0 ;\r\n}\r\n}\r\nif ( V_146 )\r\nF_54 ( V_141 , & V_143 , V_144 , V_146 , V_132 ) ;\r\nF_45 ( & V_141 -> V_147 ) ;\r\nF_62 ( & V_143 ) ;\r\nF_46 ( & V_141 -> V_147 ) ;\r\n}\r\nstatic int\r\nF_63 (\r\nstruct V_20 * V_3 ,\r\nbool V_159 )\r\n{\r\nstruct V_1 * V_2 = V_3 -> V_17 ;\r\nT_12 V_132 = - 1 ;\r\nint error = 0 ;\r\nint V_160 = V_3 -> V_6 & V_161 ;\r\nif ( ! ( V_3 -> V_6 & V_50 ) )\r\ngoto V_162;\r\nif ( F_60 ( V_2 ) ) {\r\nerror = - V_163 ;\r\ngoto V_162;\r\n}\r\nASSERT ( V_3 -> V_23 != NULL ) ;\r\nif ( V_3 -> V_6 & V_51 )\r\nF_31 ( V_3 ) ;\r\nF_64 ( V_3 ) ;\r\nF_65 ( V_2 , V_3 , & V_132 , V_159 ) ;\r\nF_24 ( & V_3 -> V_29 , V_35 ) ;\r\nF_11 ( V_3 ) ;\r\nif ( V_160 ) {\r\nerror = F_66 ( V_2 , V_132 , V_164 , NULL ) ;\r\nF_67 ( V_2 , V_165 ) ;\r\n} else {\r\nF_67 ( V_2 , V_166 ) ;\r\n}\r\nreturn error ;\r\nV_162:\r\nF_42 ( V_3 ) ;\r\nF_68 ( V_3 ) ;\r\nif ( V_3 -> V_23 ) {\r\nV_132 = F_28 ( V_2 , V_3 -> V_23 , NULL , V_159 ) ;\r\nif ( V_132 == - 1 && ! error )\r\nerror = - V_163 ;\r\n}\r\nF_24 ( & V_3 -> V_29 , V_35 ) ;\r\nF_52 ( V_3 , V_134 , ! ! error ) ;\r\nF_11 ( V_3 ) ;\r\nF_67 ( V_2 , V_167 ) ;\r\nreturn error ;\r\n}\r\nint\r\nF_69 (\r\nstruct V_20 * V_3 )\r\n{\r\nreturn F_63 ( V_3 , false ) ;\r\n}\r\nvoid\r\nF_70 (\r\nstruct V_20 * V_3 )\r\n{\r\nstruct V_1 * V_2 = V_3 -> V_17 ;\r\nbool V_168 = ( V_3 -> V_6 & V_50 ) ;\r\nif ( V_168 && ! F_60 ( V_2 ) ) {\r\nF_71 ( L_1 , V_169 , V_2 ) ;\r\nF_72 ( V_2 , V_170 ) ;\r\n}\r\n#ifdef F_73\r\nif ( ! V_168 && ! F_60 ( V_2 ) ) {\r\nstruct V_121 * V_122 ;\r\nF_74 (lidp, &tp->t_items, lid_trans)\r\nASSERT ( ! ( V_122 -> V_128 -> V_171 == V_172 ) ) ;\r\n}\r\n#endif\r\nF_42 ( V_3 ) ;\r\nF_68 ( V_3 ) ;\r\nif ( V_3 -> V_23 )\r\nF_28 ( V_2 , V_3 -> V_23 , NULL , false ) ;\r\nF_24 ( & V_3 -> V_29 , V_35 ) ;\r\nF_52 ( V_3 , V_134 , V_168 ) ;\r\nF_11 ( V_3 ) ;\r\n}\r\nint\r\nF_75 (\r\nstruct V_20 * * V_173 ,\r\nstruct V_174 * V_175 ,\r\nint * V_176 )\r\n{\r\nstruct V_20 * V_177 ;\r\nstruct V_30 V_178 ;\r\nint error ;\r\nV_177 = * V_173 ;\r\nif ( V_175 )\r\nF_76 ( V_177 , V_175 , V_179 ) ;\r\nV_178 . V_38 = V_177 -> V_40 ;\r\nV_178 . V_42 = V_177 -> V_41 ;\r\n* V_173 = F_18 ( V_177 ) ;\r\nerror = F_63 ( V_177 , true ) ;\r\nif ( error )\r\nreturn error ;\r\n* V_176 = 1 ;\r\nV_177 = * V_173 ;\r\nV_178 . V_43 = V_22 ;\r\nerror = F_21 ( V_177 , & V_178 , 0 , 0 ) ;\r\nif ( error )\r\nreturn error ;\r\nif ( V_175 )\r\nF_77 ( V_177 , V_175 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_78 (\r\nstruct V_20 * * V_173 ,\r\nstruct V_174 * V_175 )\r\n{\r\nint V_176 = 0 ;\r\nreturn F_75 ( V_173 , V_175 , & V_176 ) ;\r\n}
