wb_dma_ch_pri_enc/wire_pri27_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.172552 1.301224 0.647495 0.536726 0.555861 1.114117 -0.972086 -4.808802 1.662599 -1.120006 1.699520 -1.208925 1.658498 -2.336498 0.656185 2.966748 0.577593 -0.735985 2.411455 1.330408
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.413931 -0.893779 -1.253555 -2.354885 0.997555 -1.104607 -4.019912 0.325157 2.116817 2.580563 -0.792683 0.317780 1.313523 -1.309560 0.957114 2.076111 -2.272933 -1.133542 2.622843 -0.122934
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.543857 -1.064499 1.417395 0.240691 2.135076 -0.378573 1.459443 0.585738 3.218177 1.609486 0.479506 -0.729979 -3.243023 2.391349 -1.164508 -0.668952 -2.454388 0.053561 -1.091356 -3.100822
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.596918 -1.173427 -0.108230 -2.121170 -0.229264 1.397277 0.569074 -0.966803 3.075340 -0.719055 2.212188 1.483869 -1.501020 -3.169356 -0.075782 -2.041610 2.858425 1.259791 0.145679 -4.214257
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_rf/assign_1_ch_adr0 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_rf/reg_ch_busy -1.164219 -1.075543 1.398229 0.494857 3.225830 0.646365 0.449778 2.210193 2.094478 2.224549 -1.499833 -2.732459 -2.656362 1.837244 -0.823889 0.667862 -2.793190 -1.872447 -2.112386 -3.441869
wb_dma_wb_slv/always_5 2.033227 -0.311635 1.088920 0.914835 -0.236181 -1.651961 -1.244155 2.259764 0.854343 -2.897640 3.418185 -1.412045 0.359952 5.040012 -0.304147 -0.111265 -1.066442 -1.291974 2.791149 1.366465
wb_dma_wb_slv/always_4 1.991622 1.343919 2.195384 -0.480750 -2.533833 -1.704222 -0.525098 -2.385919 0.284601 -1.882342 3.264797 0.300585 0.901441 4.524849 -1.906846 -2.908720 -0.474096 -2.196525 4.958391 6.340340
wb_dma_wb_slv/always_3 2.364883 -0.563680 -1.564288 -4.730359 -0.877611 -1.505046 2.823036 -1.901267 1.853904 -3.322674 -1.456342 0.173527 2.128705 2.102610 -1.038931 -3.065946 3.290354 2.469635 -0.585923 -0.221504
wb_dma_wb_slv/always_1 0.718063 -1.266160 2.371762 -3.714510 -0.357204 -3.132243 -0.076689 0.091069 3.630808 -1.332049 0.894321 1.603951 -0.511245 3.094160 0.786572 -5.825308 -2.950284 -0.383156 3.706473 6.541880
wb_dma_ch_sel/always_44/case_1/cond -1.062853 -0.505206 1.657992 -2.968063 -4.384335 0.180609 1.732092 -1.168378 2.579568 -1.695652 2.839289 0.101771 -2.050380 3.878187 -1.331334 0.629513 2.754233 1.839751 0.568038 -1.595299
wb_dma_rf/wire_ch0_csr 4.311691 -1.224187 -0.493361 -0.700740 2.973947 0.907421 2.101677 4.734145 -1.052414 1.198800 -4.933233 0.927825 1.768823 1.660933 -0.602293 0.645881 -4.839688 0.153288 0.911485 3.745821
wb_dma_de/wire_done 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_ch_pri_enc/wire_pri11_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.456718 -1.953909 -0.918331 2.549272 4.954147 1.991166 0.090190 3.287638 -0.217781 1.801551 -0.884522 -0.775949 2.174654 -3.036134 0.715146 -0.352263 -0.850586 -0.239451 0.283839 -2.657656
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.046180 -1.007629 0.656453 1.625371 1.582269 2.858103 2.052058 0.239028 1.381686 0.572103 1.384779 -0.038718 0.704642 -2.047351 -0.640977 0.748775 2.896989 1.208615 0.632882 -4.372532
wb_dma_de/always_13/stmt_1 4.245111 0.523955 -1.433103 -3.126430 0.327696 0.296381 -2.096933 -0.113762 1.600953 0.357097 -2.492989 1.524686 0.065082 -1.163069 0.447080 2.673409 -0.516210 0.361949 0.858968 -0.540526
wb_dma_de/always_4/if_1 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_ch_arb/input_req 2.910886 3.080780 -1.454578 -1.132163 -0.245514 1.541402 2.464963 1.509239 -0.442797 -2.025754 1.007000 1.714452 0.296030 -1.564509 -3.581575 -2.686053 4.155931 0.756666 1.303054 -3.298694
wb_dma_ch_pri_enc/wire_pri20_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_ch_rf/always_26/if_1/if_1 5.361379 1.324432 -1.875077 -2.511148 0.626069 -2.496022 -1.944127 0.487592 2.089381 -3.219323 -2.612968 0.088405 0.828361 -1.356331 1.763086 2.124480 0.429746 0.136978 -0.770555 0.079576
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.099671 -1.075867 3.073503 2.506597 -0.486748 1.002945 -0.304554 -1.672931 0.769107 0.315905 2.503973 0.561905 -2.963969 0.556246 1.307919 1.028584 -1.814099 -0.222398 0.894255 1.541212
wb_dma_ch_sel/assign_145_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.863990 -0.036841 0.721909 2.019857 0.506515 -1.009599 -1.826597 -1.200630 1.083243 1.759770 2.343536 0.696363 -0.516828 1.366191 -0.151262 2.051385 -3.072890 -0.356710 2.643597 0.770941
wb_dma_ch_sel/wire_ch_sel 2.880388 1.391234 -0.821844 -5.371056 0.391199 0.486832 0.735190 3.835659 1.433656 1.279549 -3.501290 -0.268595 -0.372579 1.045047 -2.599043 -1.171415 1.483311 -1.382514 -0.209599 -2.845932
wb_dma_rf/inst_u19 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u18 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u17 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u16 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u15 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u14 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u13 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u12 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u11 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u10 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.519103 -3.503324 1.952674 2.534744 2.312961 0.602930 -2.670913 1.833377 -2.091645 2.859305 -0.780237 3.635776 -0.613740 2.934752 1.667159 -3.505357 2.593176 -2.106150 -1.451279 -1.017693
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 2.257777 2.082839 -0.671431 1.466079 -3.015465 1.190680 -1.189612 -5.080467 -1.964514 0.826181 2.882480 3.916922 -1.609366 2.725325 -3.057575 2.587821 1.002236 0.551154 3.018994 -0.523215
wb_dma/input_wb1_ack_i 0.190564 0.049813 -1.822796 0.317499 2.093958 -1.300805 -0.763063 1.456192 0.335360 -1.957996 1.675018 2.460818 -1.062409 -0.247908 0.882757 -1.935293 -1.283819 1.125783 0.648223 -0.809062
wb_dma/wire_slv0_we 3.610811 -0.397808 -1.246251 -4.282469 0.002202 -1.175445 1.673270 0.303208 0.836550 -2.899877 -2.551138 -1.302833 2.672698 1.204050 -0.750153 -3.501019 4.430367 0.328125 -0.801364 -0.965659
wb_dma_ch_rf/reg_ch_sz_inf 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_ch_rf 1.768357 -1.007697 -0.937353 -4.437766 -2.100535 -1.362311 -1.277748 0.760696 -0.244216 0.757120 -1.966756 -1.179631 2.009326 1.989676 -0.300661 -0.798304 2.179447 -1.597847 -0.299281 -0.002647
wb_dma_ch_sel/wire_gnt_p1_d -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.861914 1.007632 0.838312 1.117618 2.635741 2.588194 -0.513346 -0.993897 -0.017137 1.105286 -0.945435 -2.913460 2.303908 -2.966455 0.026314 2.371638 1.821091 -2.758301 1.230504 -1.121069
wb_dma_ch_sel/input_ch1_txsz 0.491138 -0.607115 0.308589 0.718239 1.708781 0.980151 -0.062595 -3.582763 2.432494 -1.113636 1.603935 1.760890 0.102075 -3.081167 1.610305 0.129561 -2.545634 1.795302 1.888530 2.641663
wb_dma/wire_ch3_txsz 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_sel/assign_7_pri2 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_pri_enc/inst_u30 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/assign_3_dma_nd 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_rf/assign_6_pointer 0.676389 1.060288 5.526300 1.627270 -0.110375 1.031775 2.107747 -2.510714 2.082757 3.438138 0.133993 2.623298 -2.194242 -1.496608 -0.494157 -1.317711 3.758177 -2.203839 2.297068 0.878978
wb_dma_ch_rf/wire_ch_adr0_dewe 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_pri_enc/always_2/if_1/cond 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_sel/input_ch0_txsz 3.658052 1.189532 0.632230 1.801252 2.463966 2.140564 -1.486435 -0.924845 -0.548092 -0.042627 -0.944126 -2.044031 1.742809 -2.047156 0.746967 3.389057 -0.144400 -2.295008 1.539748 0.748506
wb_dma_ch_sel/always_2 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_sel/always_3 3.767359 0.402299 0.058694 1.154741 1.291267 3.800105 1.857967 0.602353 -0.457273 -0.990899 0.685087 0.051986 2.434441 -2.162611 -0.933878 0.958425 3.719863 0.889938 2.112827 -2.315137
wb_dma_rf/input_de_txsz_we 3.098396 1.127674 1.830320 3.444619 3.375075 2.466941 0.074146 0.664399 -0.536368 -1.374357 0.241442 -1.478936 0.956541 -1.084496 0.373865 1.300505 -1.440780 -1.861663 2.142312 2.086188
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_sel/assign_145_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_de/always_3/if_1/if_1/cond -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_rf/always_1/case_1 -3.448819 -4.656866 2.834796 2.172845 1.055071 -2.685919 -0.700162 2.279577 1.114041 1.965560 0.718598 -1.102833 -0.661633 0.616006 4.126078 -0.028672 -0.908035 -0.213351 0.401577 -0.363548
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.011259 -0.261038 1.505124 0.834636 1.138612 -2.962203 -2.262340 -2.019209 3.495731 0.260483 1.449333 -0.389659 -2.426635 2.955081 0.272133 1.393158 -3.500119 -1.250877 1.156984 0.315483
wb_dma_ch_sel/assign_99_valid/expr_1 2.511728 -0.644856 -0.776423 -3.062818 -2.967143 -0.789929 -1.619114 2.093959 -0.619956 0.281156 0.726102 -2.016110 2.572085 4.172442 -1.512497 0.569710 3.684313 -1.847098 1.247003 -1.902820
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_wb_slv/reg_slv_adr 0.718063 -1.266160 2.371762 -3.714510 -0.357204 -3.132243 -0.076689 0.091069 3.630808 -1.332049 0.894321 1.603951 -0.511245 3.094160 0.786572 -5.825308 -2.950284 -0.383156 3.706473 6.541880
wb_dma_ch_sel/assign_8_pri2 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_wb_mast/wire_wb_cyc_o -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/wire_paused -0.863990 -0.036841 0.721909 2.019857 0.506515 -1.009599 -1.826597 -1.200630 1.083243 1.759770 2.343536 0.696363 -0.516828 1.366191 -0.151262 2.051385 -3.072890 -0.356710 2.643597 0.770941
wb_dma_ch_rf/always_8/stmt_1/expr_1 -1.164219 -1.075543 1.398229 0.494857 3.225830 0.646365 0.449778 2.210193 2.094478 2.224549 -1.499833 -2.732459 -2.656362 1.837244 -0.823889 0.667862 -2.793190 -1.872447 -2.112386 -3.441869
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma/wire_ch1_adr1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.194899 1.286939 -2.697140 -2.175663 -0.340175 -0.006697 -0.369935 2.470955 -1.290542 3.368516 -0.528356 1.905085 3.125190 -0.044415 -2.879380 -0.518102 1.294336 0.322045 3.040043 -1.883953
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.511720 -0.438855 0.917795 -1.415606 -1.099672 2.654106 1.611134 -1.682742 2.237220 -0.842533 2.180287 0.484944 -0.296862 -1.620992 -0.832402 0.131292 4.725656 1.117546 0.801711 -3.986240
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_arb/always_2/block_1/case_1/if_1 3.379872 0.662182 -0.134873 -0.146494 -1.351665 1.185265 1.542059 2.086240 -0.458874 -3.183675 2.744777 -0.519660 1.907120 0.692950 -1.792909 -1.824552 4.955848 -0.083799 1.701331 -2.050835
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_sel/always_39/case_1/stmt_4 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_pri_enc/wire_pri14_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/always_39/case_1/stmt_1 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_rf/wire_ch6_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 2.386302 -1.588125 1.463024 1.880484 2.142528 0.603555 -0.604665 3.597546 0.342630 -2.198490 2.467003 -0.178411 -0.239028 2.721626 0.560845 -1.551561 -2.174484 -0.637960 3.268629 1.311708
wb_dma_wb_if/input_wb_we_i 2.570961 -1.810756 -1.556290 2.076835 0.146895 -1.039214 -3.250748 0.651390 -1.845661 -2.624981 2.737221 5.053044 -0.700651 5.198016 1.038492 -1.607072 -3.043894 1.991290 0.990302 2.865937
wb_dma_ch_sel/assign_141_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.261093 -1.238213 -0.294115 -1.056460 -0.499822 2.198613 2.624359 5.724703 -0.252073 -2.151873 0.453213 0.467818 -0.317717 3.434499 -1.379080 -0.121900 -1.307239 3.152182 2.198704 -0.477501
wb_dma_ch_sel_checker 0.807133 0.355428 1.909220 -0.390600 -0.777770 0.265729 -0.289531 -3.745713 2.475034 -1.187034 2.111847 1.307758 -1.534151 0.296134 0.465320 0.588366 0.000536 0.249264 1.820733 1.621618
wb_dma_ch_rf/reg_ch_dis 6.119567 2.077288 -1.833442 -2.943564 0.284392 -0.926844 -2.514373 0.919857 1.100418 -1.198181 -2.319526 0.815111 0.923762 -0.333186 -0.200109 2.287366 0.482227 -0.910577 1.112419 -0.228498
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_rf/wire_pointer_we -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_wb_slv/always_3/stmt_1 2.364883 -0.563680 -1.564288 -4.730359 -0.877611 -1.505046 2.823036 -1.901267 1.853904 -3.322674 -1.456342 0.173527 2.128705 2.102610 -1.038931 -3.065946 3.290354 2.469635 -0.585923 -0.221504
wb_dma_ch_rf/always_2/if_1/if_1 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_pri_enc_sub/assign_1_pri_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/input_ch0_adr0 0.253054 -1.667056 1.700592 -1.500524 -3.296009 -0.359618 1.024816 -1.859706 2.835261 -1.254884 1.790880 0.104498 0.331807 3.689807 0.632712 2.313054 0.085196 2.366733 1.822789 2.783647
wb_dma_ch_sel/input_ch0_adr1 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_wb_slv/assign_4 -4.680855 -1.212117 0.342201 2.824572 3.030105 -0.430574 2.796907 -0.034043 0.065328 -0.530662 4.060509 -1.171823 0.600779 3.634287 -0.040543 -0.198267 -1.710915 1.167750 1.043220 -1.065938
wb_dma_wb_mast/input_wb_data_i 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.511720 -0.438855 0.917795 -1.415606 -1.099672 2.654106 1.611134 -1.682742 2.237220 -0.842533 2.180287 0.484944 -0.296862 -1.620992 -0.832402 0.131292 4.725656 1.117546 0.801711 -3.986240
wb_dma_de/wire_adr1_cnt_next1 -0.926676 -4.514202 -0.332957 1.958215 1.119830 0.617941 2.110735 1.323465 1.559558 1.354725 1.236087 -0.905099 4.642812 -0.577992 1.398945 0.722866 0.290113 3.185173 0.802925 -0.883148
wb_dma_ch_sel/inst_u2 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/inst_u1 2.875889 0.882495 0.200935 -1.391401 -1.386884 1.790054 4.206895 1.621426 0.716419 -1.129660 -0.650166 0.447229 3.159871 0.036566 -2.043476 0.425915 5.795783 2.413604 0.866572 -2.127374
wb_dma_ch_sel/inst_u0 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/wire_adr0 -1.062853 -0.505206 1.657992 -2.968063 -4.384335 0.180609 1.732092 -1.168378 2.579568 -1.695652 2.839289 0.101771 -2.050380 3.878187 -1.331334 0.629513 2.754233 1.839751 0.568038 -1.595299
wb_dma/wire_adr1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_sel/assign_131_req_p0/expr_1 3.699131 1.054620 0.163051 -0.210091 -0.544863 0.971932 0.259184 4.193582 -1.169980 -2.328192 1.210346 -2.076456 0.838584 1.038298 -1.842782 -1.586182 4.195589 -2.565768 0.473010 -2.845571
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_rf/assign_18_pointer_we -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_sel/wire_req_p0 2.549707 3.560105 -0.242124 -0.110420 -0.467872 2.254351 3.872680 1.538378 -0.736975 -2.028891 0.259504 0.034514 0.991432 -0.524266 -3.723166 -0.274154 4.946855 0.813209 0.788805 -3.230729
wb_dma_ch_sel/wire_req_p1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma/wire_ndnr 3.767359 0.402299 0.058694 1.154741 1.291267 3.800105 1.857967 0.602353 -0.457273 -0.990899 0.685087 0.051986 2.434441 -2.162611 -0.933878 0.958425 3.719863 0.889938 2.112827 -2.315137
wb_dma_de/reg_mast0_drdy_r 2.953732 2.611638 0.351513 -0.654534 -1.254596 2.621459 0.840466 -2.518647 0.588835 -4.107894 2.128502 0.038714 0.629259 -0.204558 -0.861454 2.897442 0.597187 1.434324 3.027117 2.032591
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_sel/assign_137_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_rf/wire_pointer2 0.807133 0.355428 1.909220 -0.390600 -0.777770 0.265729 -0.289531 -3.745713 2.475034 -1.187034 2.111847 1.307758 -1.534151 0.296134 0.465320 0.588366 0.000536 0.249264 1.820733 1.621618
wb_dma_rf/wire_pointer3 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_rf/wire_pointer0 0.164654 0.833872 4.874913 1.199501 -0.333725 1.699306 0.372033 -0.796399 1.117024 2.939533 1.755275 1.027061 -1.815041 -2.695988 -0.239843 -1.913817 3.711189 -3.747792 2.919238 0.142495
wb_dma_rf/wire_pointer1 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_rf/wire_sw_pointer0 -0.956907 -1.842800 1.148007 -0.051399 0.499104 -2.060209 0.112535 -0.727965 3.930823 -1.698852 1.280224 -1.162701 -1.098608 0.207499 2.278896 0.911501 -0.551293 1.174154 -1.055918 -1.137979
wb_dma_de/always_21/stmt_1 2.953732 2.611638 0.351513 -0.654534 -1.254596 2.621459 0.840466 -2.518647 0.588835 -4.107894 2.128502 0.038714 0.629259 -0.204558 -0.861454 2.897442 0.597187 1.434324 3.027117 2.032591
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.708886 1.037073 -0.264396 -0.222840 1.514641 3.112633 0.596874 -3.250334 0.422265 -0.981752 1.350347 -1.611214 4.354925 -3.507199 -0.137504 1.695187 3.706445 -0.092736 4.249500 -0.393603
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.635148 -0.290425 2.594605 1.486020 2.046217 0.860307 -1.847116 0.362044 0.826856 -1.032184 0.775319 0.316514 -0.748608 1.450911 1.092344 -0.158878 -2.195774 -2.480483 2.596617 3.371808
wb_dma_ch_arb/input_advance 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_de/always_7/stmt_1 2.836391 -0.032815 0.091795 3.123428 3.130917 3.126530 -0.096817 2.798307 -1.746915 -0.169308 -0.841849 -1.792598 1.578875 -1.216699 0.260765 2.683100 -0.789167 -0.790212 0.903212 -0.935785
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_de/always_3/if_1/cond -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.261093 -1.238213 -0.294115 -1.056460 -0.499822 2.198613 2.624359 5.724703 -0.252073 -2.151873 0.453213 0.467818 -0.317717 3.434499 -1.379080 -0.121900 -1.307239 3.152182 2.198704 -0.477501
wb_dma_ch_sel/assign_101_valid 2.511728 -0.644856 -0.776423 -3.062818 -2.967143 -0.789929 -1.619114 2.093959 -0.619956 0.281156 0.726102 -2.016110 2.572085 4.172442 -1.512497 0.569710 3.684313 -1.847098 1.247003 -1.902820
wb_dma_ch_sel/assign_98_valid 2.511728 -0.644856 -0.776423 -3.062818 -2.967143 -0.789929 -1.619114 2.093959 -0.619956 0.281156 0.726102 -2.016110 2.572085 4.172442 -1.512497 0.569710 3.684313 -1.847098 1.247003 -1.902820
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_rf/wire_ch7_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_sel/reg_csr 4.054016 -1.207660 0.869835 -0.569081 -0.178566 4.240763 0.644272 3.922938 -2.967688 0.346774 -3.056249 4.486421 -1.156727 0.753821 0.457490 -0.452842 -1.538499 1.243617 1.229514 3.454090
wb_dma_de/reg_next_state 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.098298 -1.946454 4.450288 1.663663 0.693496 4.020407 1.544537 0.051415 -2.743829 4.050717 -2.133361 5.486152 -1.985037 3.185184 0.071219 -2.125719 4.160727 -0.388355 2.324256 0.698625
wb_dma_de/always_11/stmt_1/expr_1 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_rf/input_ptr_set 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_sel/assign_12_pri3 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_de/assign_65_done/expr_1/expr_1 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.261093 -1.238213 -0.294115 -1.056460 -0.499822 2.198613 2.624359 5.724703 -0.252073 -2.151873 0.453213 0.467818 -0.317717 3.434499 -1.379080 -0.121900 -1.307239 3.152182 2.198704 -0.477501
assert_wb_dma_ch_sel/input_valid 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma/input_wb0_stb_i 2.033227 -0.311635 1.088920 0.914835 -0.236181 -1.651961 -1.244155 2.259764 0.854343 -2.897640 3.418185 -1.412045 0.359952 5.040012 -0.304147 -0.111265 -1.066442 -1.291974 2.791149 1.366465
wb_dma/wire_ch1_csr 5.456569 -0.693824 -1.225224 -1.899752 -1.685689 2.524008 -2.727569 0.906999 -3.125427 -0.785229 -2.318730 1.619640 1.301722 1.116110 1.116192 2.349459 -0.457450 -0.139171 1.176523 3.299235
wb_dma_rf/assign_5_pause_req 1.588910 2.690630 0.049960 -1.791249 1.718749 -2.270203 -0.928534 1.631396 2.898486 1.770434 -1.648895 3.084981 -4.430515 0.545161 -2.066929 -1.030798 -2.496971 -1.139508 0.797966 -1.870087
wb_dma_de/always_12/stmt_1 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_wb_if/wire_wb_ack_o -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
wb_dma_ch_rf/always_5/if_1/block_1 -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_arb/assign_1_gnt 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_rf/input_dma_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma/wire_wb0_addr_o -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_de/assign_73_dma_busy/expr_1 -0.406436 1.589463 1.848218 -1.037101 3.691939 1.179166 0.731674 0.116510 2.972764 2.180332 -2.366056 -2.799166 -3.889668 0.348112 -1.732923 1.438860 -1.936227 -2.947226 -1.640848 -4.206800
wb_dma/input_dma_nd_i 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 1.345175 0.121048 1.716641 -0.627109 -1.122992 -0.038618 -2.657726 0.106671 1.352953 -0.194565 -0.068655 -2.096520 -2.480684 3.935251 0.414184 5.031675 -2.132097 -2.034685 -0.260177 0.087495
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 1.345175 0.121048 1.716641 -0.627109 -1.122992 -0.038618 -2.657726 0.106671 1.352953 -0.194565 -0.068655 -2.096520 -2.480684 3.935251 0.414184 5.031675 -2.132097 -2.034685 -0.260177 0.087495
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_3_pri0 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_de/always_23/block_1/stmt_8 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_arb/always_2/block_1/stmt_1 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_de/always_23/block_1/stmt_1 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma_de/always_23/block_1/stmt_2 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_de/always_23/block_1/stmt_4 3.807455 2.954175 1.289659 -0.938814 0.197943 1.533432 -0.137855 -1.351701 0.568228 -0.050446 -2.195144 -0.406692 -0.468771 0.386682 -0.928642 4.048080 0.865611 -1.380763 1.219705 0.462741
wb_dma_de/always_23/block_1/stmt_5 4.014056 -0.206863 2.387668 2.882051 0.625541 4.440352 1.017131 1.817803 -3.724977 -1.562224 0.284121 4.163342 -1.710691 1.278472 0.042435 -2.085595 1.611280 0.415968 2.490193 2.087283
wb_dma_de/always_23/block_1/stmt_6 2.386302 -1.588125 1.463024 1.880484 2.142528 0.603555 -0.604665 3.597546 0.342630 -2.198490 2.467003 -0.178411 -0.239028 2.721626 0.560845 -1.551561 -2.174484 -0.637960 3.268629 1.311708
wb_dma_rf/inst_u25 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_wb_mast/input_mast_go -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.921845 -1.294607 1.302287 2.049242 2.049955 0.376655 -1.358532 2.548457 0.046069 -0.336684 0.468854 -1.688116 -0.538314 1.549957 1.080572 0.823791 -2.632557 -1.690601 0.561681 0.581652
wb_dma_ch_sel/assign_125_de_start/expr_1 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.581539 -0.132343 0.953535 0.459681 1.411649 -1.728087 -0.257984 0.055256 2.983331 2.874295 1.045685 -0.284902 -2.407474 2.642525 -1.436882 0.870487 -3.271592 -0.547939 0.511448 -2.230705
wb_dma_ch_sel/assign_151_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 4.873048 1.222724 -1.250666 -1.564870 0.294827 1.728671 -0.315274 -0.128733 1.079301 -2.780066 1.502154 2.065078 0.990758 -1.605343 -0.676611 0.098328 1.152763 1.393915 3.538269 -0.197458
wb_dma_wb_mast/reg_mast_dout 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/assign_100_valid 2.511728 -0.644856 -0.776423 -3.062818 -2.967143 -0.789929 -1.619114 2.093959 -0.619956 0.281156 0.726102 -2.016110 2.572085 4.172442 -1.512497 0.569710 3.684313 -1.847098 1.247003 -1.902820
wb_dma_ch_sel/assign_131_req_p0 3.699131 1.054620 0.163051 -0.210091 -0.544863 0.971932 0.259184 4.193582 -1.169980 -2.328192 1.210346 -2.076456 0.838584 1.038298 -1.842782 -1.586182 4.195589 -2.565768 0.473010 -2.845571
wb_dma_ch_sel/assign_135_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_ch_rf/input_dma_done_all 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.178373 1.422937 1.209094 2.297549 1.207149 4.878987 2.996144 -0.029469 -2.716423 -0.861593 -1.549626 3.401348 0.563876 -0.220240 -1.076208 1.484642 1.017686 2.338104 2.844722 1.822214
wb_dma_pri_enc_sub/wire_pri_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/input_wb_rf_din 2.551936 -1.896841 2.937179 -1.010624 -0.793777 3.265656 -0.897493 -2.530036 -1.182011 -1.120285 2.088998 -2.029318 1.696951 2.810215 0.289102 -2.838495 1.240273 -3.781001 2.408118 4.932536
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_ch_sel/assign_157_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/assign_139_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/always_38/case_1 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.983710 1.935091 -2.689232 -3.418026 -2.436309 -1.320807 0.128065 -1.045203 1.096944 3.178589 1.667193 1.805246 2.218313 -0.300417 -3.467110 0.431337 2.086361 1.206639 2.967055 -2.999132
wb_dma/constraint_wb0_cyc_o -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma/input_wb0_addr_i -0.910730 0.345822 0.767046 -3.966042 1.460791 -3.828742 -0.217645 0.732243 2.781541 -2.732012 1.730385 2.489903 -0.844073 2.900819 1.530314 -5.642899 -3.524151 -0.414233 3.258337 5.817004
wb_dma_de/input_mast1_drdy 0.596222 -1.874807 -1.024942 -0.489724 0.649030 -0.713281 -1.117648 1.531560 0.961264 -0.560140 1.192332 2.159439 -0.832402 -0.469997 0.938688 -2.237473 -1.363919 1.251568 0.897301 -0.440821
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_wb_if/input_wb_ack_i 2.580823 5.374877 -2.872725 -0.132447 1.559293 1.852644 0.219554 -4.219057 -2.749140 -2.423657 0.545595 4.231503 -0.676585 -0.546042 -1.917141 1.204773 0.066280 1.483022 3.086650 1.060461
wb_dma_ch_sel/wire_pri_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/assign_3_ch_am0 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_rf/input_ch_sel 1.138237 3.740539 2.075839 -2.485417 2.131917 2.557540 3.902977 -0.999980 3.030398 0.709458 -3.719744 -1.250378 -3.035920 1.892253 -3.908269 3.053570 -3.803843 -0.538089 0.058276 0.014790
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.196137 -0.682141 -0.064439 -2.246280 -1.964003 0.820637 -2.079021 0.742914 -0.773719 0.818308 0.159031 0.632118 -4.561621 4.297818 -0.550950 2.879867 -0.948881 0.252619 -0.759775 -3.736481
wb_dma_de/always_23/block_1/case_1 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma/wire_pause_req 1.588910 2.690630 0.049960 -1.791249 1.718749 -2.270203 -0.928534 1.631396 2.898486 1.770434 -1.648895 3.084981 -4.430515 0.545161 -2.066929 -1.030798 -2.496971 -1.139508 0.797966 -1.870087
wb_dma_wb_if/input_mast_go -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/input_de_csr 2.049781 1.669728 1.188679 0.395894 -0.101215 3.235712 1.436403 -3.302302 0.643895 -0.101095 -0.472660 1.645981 -0.914191 -1.578736 -0.655522 3.481799 0.907326 1.390527 1.166476 -0.130726
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/input_mast0_din 2.837657 1.920807 1.661904 -0.286721 -1.195412 3.005911 3.116337 -2.722601 0.066186 -1.999680 0.124806 3.329170 0.118155 1.162132 -1.491560 1.456914 0.006674 2.939296 3.529520 3.997336
wb_dma_pri_enc_sub/always_3 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_pri_enc_sub/always_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/reg_adr0 -1.062853 -0.505206 1.657992 -2.968063 -4.384335 0.180609 1.732092 -1.168378 2.579568 -1.695652 2.839289 0.101771 -2.050380 3.878187 -1.331334 0.629513 2.754233 1.839751 0.568038 -1.595299
wb_dma_ch_sel/reg_adr1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_sel/assign_1_pri0 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_pri_enc/wire_pri26_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 3.348490 -1.160762 2.683072 1.012745 -0.716208 1.562587 0.841671 0.568945 2.407231 1.105381 -0.010010 1.963162 2.493905 3.638809 -1.398833 -0.176305 -0.801412 -0.222808 -0.175081 4.325262
wb_dma/wire_ptr_set 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.750727 -2.480868 0.291214 1.568502 1.740597 1.377790 -0.270200 5.179043 0.083473 -1.477485 2.264757 -0.431247 0.465010 2.563935 0.006940 -0.473215 -0.480522 0.343813 2.466751 -2.117291
wb_dma_de/reg_ptr_set 2.019274 -0.366375 0.603308 -3.305077 -1.024370 0.714381 -2.102125 -3.780181 3.903216 1.163386 -0.409584 -2.942996 2.468430 0.196184 0.785939 6.434064 -0.470453 -0.762382 1.471044 0.707179
wb_dma/wire_dma_nd 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_rf/assign_3_csr -0.863990 -0.036841 0.721909 2.019857 0.506515 -1.009599 -1.826597 -1.200630 1.083243 1.759770 2.343536 0.696363 -0.516828 1.366191 -0.151262 2.051385 -3.072890 -0.356710 2.643597 0.770941
wb_dma_rf/assign_4_dma_abort 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_123_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.993045 -3.002157 -0.204677 0.927311 0.771197 3.253349 2.086648 5.943256 -1.596371 -0.989781 0.674743 0.358612 0.816110 1.706623 -0.288434 -1.102553 -0.611149 2.524037 1.551172 -1.247767
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_rf/wire_ch4_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_rf/always_1/stmt_1/expr_1 1.345175 0.121048 1.716641 -0.627109 -1.122992 -0.038618 -2.657726 0.106671 1.352953 -0.194565 -0.068655 -2.096520 -2.480684 3.935251 0.414184 5.031675 -2.132097 -2.034685 -0.260177 0.087495
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_pri_enc/wire_pri0_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/assign_10_ch_enable -0.983710 1.935091 -2.689232 -3.418026 -2.436309 -1.320807 0.128065 -1.045203 1.096944 3.178589 1.667193 1.805246 2.218313 -0.300417 -3.467110 0.431337 2.086361 1.206639 2.967055 -2.999132
wb_dma_wb_slv/reg_slv_we 2.364883 -0.563680 -1.564288 -4.730359 -0.877611 -1.505046 2.823036 -1.901267 1.853904 -3.322674 -1.456342 0.173527 2.128705 2.102610 -1.038931 -3.065946 3.290354 2.469635 -0.585923 -0.221504
wb_dma_de/input_txsz 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_wb_if/wire_mast_dout 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_ch_rf/wire_ch_enable -0.983710 1.935091 -2.689232 -3.418026 -2.436309 -1.320807 0.128065 -1.045203 1.096944 3.178589 1.667193 1.805246 2.218313 -0.300417 -3.467110 0.431337 2.086361 1.206639 2.967055 -2.999132
wb_dma_rf/wire_csr_we 3.894877 1.980014 1.534734 -1.809052 0.582109 -1.028691 -0.560889 0.940332 1.956869 -1.475272 -2.466343 2.566139 -4.958920 1.443776 -0.361387 -0.767524 -0.443672 -1.253992 -0.410608 0.039967
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel_checker/input_dma_busy 0.807133 0.355428 1.909220 -0.390600 -0.777770 0.265729 -0.289531 -3.745713 2.475034 -1.187034 2.111847 1.307758 -1.534151 0.296134 0.465320 0.588366 0.000536 0.249264 1.820733 1.621618
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/assign_9_ch_txsz 3.409409 -0.595144 1.018910 -0.252542 3.810325 1.951806 -1.016826 -2.131828 1.353371 -0.430224 -0.191946 -1.919941 1.588297 -4.429607 1.084250 -3.326882 1.319098 -2.983018 1.704606 0.615743
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_de/assign_65_done 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 4.180917 1.745974 -1.976399 -1.780798 -0.875715 -2.750333 -0.583898 -2.480477 3.081959 -1.968426 0.839325 2.449511 2.693460 0.134725 -0.327781 2.027164 1.188255 2.335633 2.657821 0.881148
wb_dma_de/always_2/if_1/if_1 -2.145752 -4.440753 1.093191 -2.318214 -2.562995 0.580666 -0.030634 -0.578422 2.077181 2.410486 0.544972 0.681609 -0.621831 3.492334 1.010515 2.224526 0.118626 2.600286 -0.209605 -1.793769
wb_dma_ch_sel/assign_154_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/assign_156_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_112_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_de/always_23/block_1/case_1/block_8 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_de/always_23/block_1/case_1/block_9 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_rf/assign_28_this_ptr_set 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_rf/always_22 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_de/always_23/block_1/case_1/block_1 4.877184 0.685572 -2.378767 -1.463480 0.716626 -0.587203 -1.988627 3.814067 -1.829317 2.329024 -2.327026 2.838473 4.071757 -0.779462 -1.028371 -0.404660 1.307439 -0.184773 4.021749 0.215333
wb_dma_de/always_23/block_1/case_1/block_2 -2.581539 -0.132343 0.953535 0.459681 1.411649 -1.728087 -0.257984 0.055256 2.983331 2.874295 1.045685 -0.284902 -2.407474 2.642525 -1.436882 0.870487 -3.271592 -0.547939 0.511448 -2.230705
wb_dma_de/always_23/block_1/case_1/block_3 2.173957 -4.607875 -0.562255 -0.294290 2.354221 2.462494 0.600688 4.243698 -1.110917 2.790377 -1.450890 1.945815 4.294380 -0.964269 1.006700 -3.300265 1.567186 1.243536 1.514408 -0.702368
wb_dma_de/always_23/block_1/case_1/block_4 1.389078 -5.041425 -0.453961 -2.107375 2.136713 4.026704 0.059967 3.251441 -0.952579 3.299184 -1.987556 1.929709 2.817482 -1.189052 1.191105 -2.611521 0.103469 1.671994 2.110832 -0.537046
wb_dma_ch_rf/always_27 6.119567 2.077288 -1.833442 -2.943564 0.284392 -0.926844 -2.514373 0.919857 1.100418 -1.198181 -2.319526 0.815111 0.923762 -0.333186 -0.200109 2.287366 0.482227 -0.910577 1.112419 -0.228498
wb_dma_de/always_23/block_1/case_1/block_7 2.374787 2.297781 -0.243017 -0.489752 -1.918474 1.600256 -0.887775 -6.483441 -0.033434 0.156341 1.568725 0.818424 0.910626 0.648911 -1.692302 4.164968 0.752773 0.125855 3.176432 1.243794
wb_dma/assign_4_dma_rest -1.230225 -0.237820 1.560048 0.685745 -0.388050 1.231288 2.058207 -3.502981 2.064110 2.121786 0.102226 2.310202 -1.670528 0.579911 -0.676544 2.823055 -0.908819 2.525166 0.626045 -0.381431
wb_dma_ch_rf/always_23/if_1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_sel/reg_ndr_r 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_de/assign_66_dma_done/expr_1 4.245111 0.523955 -1.433103 -3.126430 0.327696 0.296381 -2.096933 -0.113762 1.600953 0.357097 -2.492989 1.524686 0.065082 -1.163069 0.447080 2.673409 -0.516210 0.361949 0.858968 -0.540526
wb_dma_ch_sel/reg_req_r 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_ch_rf/reg_pointer_r -3.609627 -1.918770 3.012056 1.812194 -1.319828 1.365541 0.548099 -3.945780 1.101143 0.229668 3.212125 -0.439002 -2.911096 0.620134 1.006019 1.176490 -0.330614 0.036759 -0.113418 -0.040844
wb_dma_ch_sel/assign_105_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_pri_enc/wire_pri5_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/always_39/case_1 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_sel/always_6 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_sel/always_7 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_sel/always_4 4.925915 -0.037844 -1.687087 -2.650836 0.592803 -1.093962 -3.261416 1.575515 1.430841 -0.511197 -1.084240 -0.885277 1.876211 0.149264 0.507755 1.908734 0.158043 -1.468563 1.284694 -0.988017
wb_dma_ch_sel/always_5 2.413931 -0.893779 -1.253555 -2.354885 0.997555 -1.104607 -4.019912 0.325157 2.116817 2.580563 -0.792683 0.317780 1.313523 -1.309560 0.957114 2.076111 -2.272933 -1.133542 2.622843 -0.122934
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.880388 1.391234 -0.821844 -5.371056 0.391199 0.486832 0.735190 3.835659 1.433656 1.279549 -3.501290 -0.268595 -0.372579 1.045047 -2.599043 -1.171415 1.483311 -1.382514 -0.209599 -2.845932
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_sel/always_1 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_sel/always_8 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_sel/always_9 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/assign_67_dma_done_all 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_ch_rf/wire_ch_txsz 3.409409 -0.595144 1.018910 -0.252542 3.810325 1.951806 -1.016826 -2.131828 1.353371 -0.430224 -0.191946 -1.919941 1.588297 -4.429607 1.084250 -3.326882 1.319098 -2.983018 1.704606 0.615743
wb_dma_ch_sel/assign_99_valid 2.511728 -0.644856 -0.776423 -3.062818 -2.967143 -0.789929 -1.619114 2.093959 -0.619956 0.281156 0.726102 -2.016110 2.572085 4.172442 -1.512497 0.569710 3.684313 -1.847098 1.247003 -1.902820
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.602445 -0.667893 -1.915880 -3.727300 -0.651886 0.779571 2.643971 3.799414 -1.654543 -0.410178 -1.301952 0.311020 3.948732 1.969183 -2.335520 -2.890957 2.878128 1.193095 2.221594 -0.380103
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 3.372790 -0.967845 -0.853090 0.596826 -0.815852 -1.139153 -3.364716 0.080204 1.986612 -2.136373 2.960956 1.182879 0.124154 1.609531 0.250502 -0.285848 -2.474973 -1.438682 -1.155094 2.006602
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.511720 -0.438855 0.917795 -1.415606 -1.099672 2.654106 1.611134 -1.682742 2.237220 -0.842533 2.180287 0.484944 -0.296862 -1.620992 -0.832402 0.131292 4.725656 1.117546 0.801711 -3.986240
wb_dma/wire_ch2_txsz 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.389078 -5.041425 -0.453961 -2.107375 2.136713 4.026704 0.059967 3.251441 -0.952579 3.299184 -1.987556 1.929709 2.817482 -1.189052 1.191105 -2.611521 0.103469 1.671994 2.110832 -0.537046
wb_dma_de/always_23/block_1 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma_ch_rf/always_22/if_1 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_de/wire_mast1_dout 0.672226 -0.981438 1.240129 3.229195 2.308227 2.838656 1.708111 -1.605114 -0.797112 0.162787 0.565018 0.740585 2.393561 -0.504080 0.725995 1.068570 -1.244702 1.686008 2.491502 2.910912
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_de/always_8/stmt_1 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_rf/wire_ch_done_we 5.399447 0.992984 -0.866089 -1.243241 1.608207 1.645117 -1.245126 2.219775 0.604952 -0.874825 -0.624473 1.578065 0.126447 -1.107001 -0.649992 0.512893 0.134047 -0.341148 2.502864 -1.111624
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_wb_slv/wire_wb_ack_o -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.511720 -0.438855 0.917795 -1.415606 -1.099672 2.654106 1.611134 -1.682742 2.237220 -0.842533 2.180287 0.484944 -0.296862 -1.620992 -0.832402 0.131292 4.725656 1.117546 0.801711 -3.986240
wb_dma_de/reg_ld_desc_sel 1.627959 -0.781251 1.064513 0.350763 1.650189 2.513479 -0.593330 4.491583 -2.490206 4.625730 -2.733758 -0.062073 -1.510090 4.664091 -2.189068 1.831554 1.683452 -1.974745 0.427637 -5.072468
wb_dma_wb_mast/assign_2_mast_pt_out -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
wb_dma_de/assign_83_wr_ack 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma/wire_dma_done_all 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
assert_wb_dma_rf/input_ch0_am1 -0.956907 -1.842800 1.148007 -0.051399 0.499104 -2.060209 0.112535 -0.727965 3.930823 -1.698852 1.280224 -1.162701 -1.098608 0.207499 2.278896 0.911501 -0.551293 1.174154 -1.055918 -1.137979
wb_dma_ch_arb/reg_state 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_ch_sel/input_ch0_csr 4.766338 -0.605303 -0.240452 -1.384223 -0.297007 0.146320 -1.973013 5.957182 -0.627227 1.109068 -3.448869 3.821040 1.406773 -1.425803 1.719485 0.839800 -1.796600 0.519053 1.783942 3.633495
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 2.173957 -4.607875 -0.562255 -0.294290 2.354221 2.462494 0.600688 4.243698 -1.110917 2.790377 -1.450890 1.945815 4.294380 -0.964269 1.006700 -3.300265 1.567186 1.243536 1.514408 -0.702368
wb_dma_ch_sel/assign_153_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_wb_mast 3.107238 4.418749 -3.236461 0.960150 0.683546 -0.218913 0.597588 -1.847875 -2.165763 -3.726023 1.880061 3.568545 1.970871 0.705768 -1.615721 0.398699 0.757055 2.080107 2.919712 1.958523
wb_dma_ch_sel/assign_124_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_de/always_18/stmt_1 -0.035112 0.182477 -0.268367 3.955008 -1.388215 0.714036 -0.718927 -2.657396 -2.163764 -0.715470 4.479890 -1.662278 2.421870 2.278452 -1.107176 2.730524 1.280504 -0.396135 1.810434 -0.345659
wb_dma_ch_rf/wire_ch_csr_dewe 4.178373 1.422937 1.209094 2.297549 1.207149 4.878987 2.996144 -0.029469 -2.716423 -0.861593 -1.549626 3.401348 0.563876 -0.220240 -1.076208 1.484642 1.017686 2.338104 2.844722 1.822214
wb_dma_ch_pri_enc/input_pri2 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_pri_enc/input_pri3 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_pri_enc/input_pri0 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_pri_enc/input_pri1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_wb_if/input_slv_pt_in -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma/wire_de_adr1_we -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_sel/assign_6_pri1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.761456 -2.010294 -0.484477 2.576957 1.449277 2.485534 0.141401 6.148623 -2.489064 -1.660836 1.055306 -0.484588 2.397540 0.428370 -0.003253 -1.172717 0.467191 -0.193437 1.490745 -1.018918
wb_dma_rf/wire_csr -0.863990 -0.036841 0.721909 2.019857 0.506515 -1.009599 -1.826597 -1.200630 1.083243 1.759770 2.343536 0.696363 -0.516828 1.366191 -0.151262 2.051385 -3.072890 -0.356710 2.643597 0.770941
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.530224 1.242244 -1.143103 -2.534335 -0.714508 -0.088968 -2.196512 -4.493998 2.844712 -2.869573 2.601879 0.217086 0.741324 -1.821657 0.587648 1.587313 -0.991011 0.446257 2.931251 2.053481
wb_dma_ch_sel/always_37/if_1 1.733256 0.784216 -0.338016 -6.575799 0.152209 1.977620 1.575758 1.686072 2.331891 2.580620 -4.044342 0.465905 -1.189015 0.033068 -2.548964 -0.817077 1.062464 -0.298203 0.047058 -2.669488
wb_dma_de/always_6/if_1/cond 3.828695 1.473627 1.533146 1.906135 2.494227 1.535003 -1.402430 -1.932220 0.426998 -1.195210 0.358711 -1.383462 1.516438 -0.991328 0.841855 2.352110 -1.433334 -2.392548 2.842624 3.365279
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 2.173957 -4.607875 -0.562255 -0.294290 2.354221 2.462494 0.600688 4.243698 -1.110917 2.790377 -1.450890 1.945815 4.294380 -0.964269 1.006700 -3.300265 1.567186 1.243536 1.514408 -0.702368
wb_dma_ch_rf/always_8/stmt_1 -1.164219 -1.075543 1.398229 0.494857 3.225830 0.646365 0.449778 2.210193 2.094478 2.224549 -1.499833 -2.732459 -2.656362 1.837244 -0.823889 0.667862 -2.793190 -1.872447 -2.112386 -3.441869
wb_dma_ch_sel/assign_108_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_pri_enc/wire_pri9_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_sel/wire_pri2 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_sel/wire_pri3 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_sel/wire_pri0 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_sel/wire_pri1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/always_4/if_1/if_1/cond/expr_1 4.953471 -0.048474 1.266481 0.896723 2.336842 2.296431 -1.579424 2.054865 0.979791 -0.038806 0.142703 -0.358032 -0.483391 -0.014844 -0.026910 2.075570 0.235480 -1.981684 2.165078 -2.016983
wb_dma_rf/input_ptr_set 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_rf/always_2/if_1/if_1 3.350151 2.431455 1.165293 -0.641524 -0.228037 -2.957720 -2.286111 0.957485 1.873069 0.100144 -1.042557 4.514407 -4.674721 0.771370 -0.546090 -0.656357 -1.224708 -1.219102 1.505273 0.495314
wb_dma_de/assign_77_read_hold -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_pri_enc_sub/input_valid -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.611683 -2.192880 -0.588123 0.445713 0.000412 4.638162 2.355116 5.326539 -2.165164 -1.657724 0.478248 1.148712 1.252669 0.703481 -0.682424 -0.285440 0.471146 3.020100 1.947780 -1.231825
wb_dma_ch_rf/always_27/stmt_1 6.119567 2.077288 -1.833442 -2.943564 0.284392 -0.926844 -2.514373 0.919857 1.100418 -1.198181 -2.319526 0.815111 0.923762 -0.333186 -0.200109 2.287366 0.482227 -0.910577 1.112419 -0.228498
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.721324 -1.368646 -2.000505 2.196789 3.613348 2.452263 3.675738 2.640990 -0.764924 -1.720248 1.363106 0.257784 2.393919 -2.753978 -0.440125 -2.229102 -5.524626 3.766436 2.130964 1.930175
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_sel/wire_valid -0.983710 1.935091 -2.689232 -3.418026 -2.436309 -1.320807 0.128065 -1.045203 1.096944 3.178589 1.667193 1.805246 2.218313 -0.300417 -3.467110 0.431337 2.086361 1.206639 2.967055 -2.999132
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_de/wire_chunk_cnt_is_0_d 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_sel/assign_109_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.313709 0.389734 1.267367 -0.183568 0.429487 -3.623723 -0.372966 3.002947 3.033331 -2.714632 2.219159 -1.721355 -1.821877 6.333860 -1.442332 -1.447433 -1.322953 -1.714476 0.765425 -0.747611
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_de/assign_75_mast1_dout 0.672226 -0.981438 1.240129 3.229195 2.308227 2.838656 1.708111 -1.605114 -0.797112 0.162787 0.565018 0.740585 2.393561 -0.504080 0.725995 1.068570 -1.244702 1.686008 2.491502 2.910912
wb_dma/constraint_csr 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_ch_rf/always_5/if_1 -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_pri_enc/wire_pri21_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/assign_157_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_wb_mast/assign_1/expr_1 1.658218 -2.079374 -1.987800 3.371266 1.182340 -0.365442 0.891904 -0.864582 0.555201 -1.870047 3.933957 3.141946 5.587105 -0.745818 1.004745 -1.277091 -1.109527 4.131765 2.969749 3.509982
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_de/reg_mast1_adr -0.971350 -0.609124 -2.354919 -1.280374 -0.571643 -1.589524 3.062532 2.222794 3.070509 -0.786127 0.450154 0.248011 2.352662 3.164891 -1.678664 3.271889 -2.387408 5.860679 1.819034 -1.298705
wb_dma_ch_pri_enc/wire_pri17_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/assign_141_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/input_ch2_csr 5.456569 -0.693824 -1.225224 -1.899752 -1.685689 2.524008 -2.727569 0.906999 -3.125427 -0.785229 -2.318730 1.619640 1.301722 1.116110 1.116192 2.349459 -0.457450 -0.139171 1.176523 3.299235
wb_dma_ch_rf/assign_13_ch_txsz_we 2.861914 1.007632 0.838312 1.117618 2.635741 2.588194 -0.513346 -0.993897 -0.017137 1.105286 -0.945435 -2.913460 2.303908 -2.966455 0.026314 2.371638 1.821091 -2.758301 1.230504 -1.121069
wb_dma_ch_sel/assign_130_req_p0 3.761456 -2.010294 -0.484477 2.576957 1.449277 2.485534 0.141401 6.148623 -2.489064 -1.660836 1.055306 -0.484588 2.397540 0.428370 -0.003253 -1.172717 0.467191 -0.193437 1.490745 -1.018918
wb_dma_ch_arb/always_1/if_1/stmt_2 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_ch_sel/assign_106_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_pri_enc/wire_pri28_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_rf/always_11/if_1/if_1 2.404916 -2.118348 -1.475193 0.918803 2.588894 0.881473 -0.095185 4.767709 0.821012 -1.165643 1.891404 1.312559 0.322986 -0.634684 -0.048089 -2.045979 -0.649069 1.544647 1.829485 -3.302645
wb_dma_wb_if/wire_slv_adr 0.718063 -1.266160 2.371762 -3.714510 -0.357204 -3.132243 -0.076689 0.091069 3.630808 -1.332049 0.894321 1.603951 -0.511245 3.094160 0.786572 -5.825308 -2.950284 -0.383156 3.706473 6.541880
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_sel/input_ch1_csr 5.456569 -0.693824 -1.225224 -1.899752 -1.685689 2.524008 -2.727569 0.906999 -3.125427 -0.785229 -2.318730 1.619640 1.301722 1.116110 1.116192 2.349459 -0.457450 -0.139171 1.176523 3.299235
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma/wire_pt1_sel_i 0.792572 -1.611807 0.640122 2.191251 1.396975 3.252606 3.525824 -0.055401 -0.650610 -0.815198 0.636098 0.952574 4.006641 0.535275 0.407718 1.027977 -0.742794 3.764010 2.942447 3.341627
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.287771 -3.077841 -0.438691 -0.140520 -0.321411 -0.595074 -0.511764 -0.308246 2.484210 1.489979 0.778980 -0.681940 2.206718 1.115591 1.149820 3.433750 -0.650056 2.086392 0.506428 -1.467378
wb_dma/wire_pt1_sel_o -1.064842 -2.728015 0.252470 1.461360 0.176489 1.488623 -0.363186 0.232122 1.180161 0.204338 1.470484 1.484779 -1.880706 -3.438085 1.189282 -1.522407 -2.323286 2.011863 0.041095 -0.551138
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_pri_enc/inst_u16 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_sel/always_48/case_1 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_ch_sel/input_ch7_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
assert_wb_dma_rf/input_ch0_txsz 0.503951 -1.352423 1.793086 1.798318 1.372027 -0.084350 -0.344320 -2.235162 1.900273 -3.329630 3.032185 -2.654780 0.079494 0.681673 1.536130 -1.265830 0.014862 -0.732132 0.428187 0.855958
assert_wb_dma_rf 0.303242 -1.773032 1.466168 0.352426 0.759301 -2.319516 -0.747696 -1.586043 3.744179 -3.167156 2.165713 -2.244119 -0.090835 0.506756 2.673342 -0.186994 -0.228257 0.038429 -0.274423 0.453690
wb_dma_ch_rf/reg_ch_am0_r -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_rf/always_4/if_1 -3.609627 -1.918770 3.012056 1.812194 -1.319828 1.365541 0.548099 -3.945780 1.101143 0.229668 3.212125 -0.439002 -2.911096 0.620134 1.006019 1.176490 -0.330614 0.036759 -0.113418 -0.040844
wb_dma_de/always_4/if_1/if_1/stmt_1 4.953471 -0.048474 1.266481 0.896723 2.336842 2.296431 -1.579424 2.054865 0.979791 -0.038806 0.142703 -0.358032 -0.483391 -0.014844 -0.026910 2.075570 0.235480 -1.981684 2.165078 -2.016983
wb_dma_de/always_14/stmt_1/expr_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/wire_use_ed 2.838369 -1.964512 3.903600 0.506312 0.823342 4.930355 1.805347 0.756664 -3.030334 3.237583 -2.955700 5.600682 -2.413728 4.118051 -0.140681 -1.128327 1.752606 1.107966 2.966208 1.253465
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.581539 -0.132343 0.953535 0.459681 1.411649 -1.728087 -0.257984 0.055256 2.983331 2.874295 1.045685 -0.284902 -2.407474 2.642525 -1.436882 0.870487 -3.271592 -0.547939 0.511448 -2.230705
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_sel/input_nd_i 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
assert_wb_dma_ch_sel/input_req_i 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_rf/reg_ch_rl 1.345175 0.121048 1.716641 -0.627109 -1.122992 -0.038618 -2.657726 0.106671 1.352953 -0.194565 -0.068655 -2.096520 -2.480684 3.935251 0.414184 5.031675 -2.132097 -2.034685 -0.260177 0.087495
wb_dma_de/reg_paused -0.863990 -0.036841 0.721909 2.019857 0.506515 -1.009599 -1.826597 -1.200630 1.083243 1.759770 2.343536 0.696363 -0.516828 1.366191 -0.151262 2.051385 -3.072890 -0.356710 2.643597 0.770941
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_wb_if/wire_mast_drdy 2.536690 0.563492 -4.020372 -0.389416 -1.855733 3.700054 -3.869769 -2.379822 -4.619676 -1.210797 3.641054 2.510595 -0.678577 -1.126985 -1.598548 0.302969 -0.126067 0.377698 3.399348 -1.546558
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.226569 0.851099 0.767201 -1.157795 -1.486116 0.980163 0.219854 0.167491 1.951654 -1.406048 1.790254 -0.210412 -1.553224 3.259495 -1.621366 3.391347 1.375137 0.658175 1.532477 -2.895124
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_sel/assign_100_valid/expr_1 2.511728 -0.644856 -0.776423 -3.062818 -2.967143 -0.789929 -1.619114 2.093959 -0.619956 0.281156 0.726102 -2.016110 2.572085 4.172442 -1.512497 0.569710 3.684313 -1.847098 1.247003 -1.902820
wb_dma_wb_if/inst_u1 -0.644211 -0.353484 -1.855332 -3.244126 -0.673337 -2.010314 1.755364 -0.848853 1.583843 -0.680404 1.322899 0.035098 3.259948 -1.183243 -1.444521 -4.333130 1.753095 1.037359 1.672480 -0.299766
wb_dma_wb_if/inst_u0 3.107238 4.418749 -3.236461 0.960150 0.683546 -0.218913 0.597588 -1.847875 -2.165763 -3.726023 1.880061 3.568545 1.970871 0.705768 -1.615721 0.398699 0.757055 2.080107 2.919712 1.958523
wb_dma_ch_sel 2.854756 1.023661 -1.534510 -3.148590 -0.349864 0.369918 -1.386848 2.746385 -1.143469 2.923449 -3.319286 1.444728 0.499551 0.651012 -1.826159 0.291357 0.239663 -1.282046 0.656091 -0.999782
wb_dma_rf/input_de_csr_we 4.178373 1.422937 1.209094 2.297549 1.207149 4.878987 2.996144 -0.029469 -2.716423 -0.861593 -1.549626 3.401348 0.563876 -0.220240 -1.076208 1.484642 1.017686 2.338104 2.844722 1.822214
wb_dma_rf/wire_ch0_adr0 0.293078 -3.043096 2.127799 -1.591156 -2.350910 0.940607 -1.178507 0.436538 0.151247 1.142704 0.685096 1.562884 -1.913395 6.716274 0.455229 1.451343 -1.667309 0.765571 1.871389 1.791730
wb_dma_rf/wire_ch0_adr1 1.163344 -1.219386 1.409024 2.596851 0.359610 -1.083496 -0.882206 -0.965625 1.223786 -3.335746 3.574904 -3.389615 1.926611 1.036068 1.459836 -0.675075 1.751985 -1.417351 0.276373 0.416634
wb_dma_de/always_9/stmt_1/expr_1 1.891673 -1.132869 0.237637 3.426513 3.410365 2.488937 -0.479924 3.092925 -1.653908 0.171166 -0.909418 -2.887791 2.290488 -0.520031 0.994241 2.818069 -2.302317 -0.884958 0.938114 0.311101
wb_dma_ch_sel/always_42/case_1/cond 2.415688 2.198837 0.292281 -2.142823 -0.123056 1.841884 -0.356676 -0.486628 1.504776 0.446121 -2.393079 2.240864 -3.539744 -0.765918 -1.016605 3.219505 -1.536393 0.455697 -0.206238 -0.912403
wb_dma_wb_slv/input_wb_cyc_i 0.062013 1.825313 -1.173272 0.650491 -1.150066 1.090732 3.530038 3.241741 -0.403088 -4.623006 2.019789 -1.870324 2.534733 -0.367464 -2.569673 0.362992 -3.975922 3.070744 3.102391 3.446798
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_de/reg_tsz_cnt 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_ch_sel/reg_ndr 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_de/assign_83_wr_ack/expr_1 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_de/reg_de_txsz_we 3.098396 1.127674 1.830320 3.444619 3.375075 2.466941 0.074146 0.664399 -0.536368 -1.374357 0.241442 -1.478936 0.956541 -1.084496 0.373865 1.300505 -1.440780 -1.861663 2.142312 2.086188
wb_dma_ch_rf/reg_pointer_sr -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_rf/input_de_adr1_we -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.389078 -5.041425 -0.453961 -2.107375 2.136713 4.026704 0.059967 3.251441 -0.952579 3.299184 -1.987556 1.929709 2.817482 -1.189052 1.191105 -2.611521 0.103469 1.671994 2.110832 -0.537046
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/always_43/case_1/cond 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_ch_rf/reg_ch_adr0_r -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_pri_enc/input_valid -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_pri_enc/reg_pri_out1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.886203 0.179879 -0.199535 2.656454 -1.401603 1.892794 -0.311526 -4.125474 -1.853706 0.652315 3.659995 -0.038115 0.919296 1.899263 -1.448391 2.858626 0.286854 0.659054 2.330939 -0.293346
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.230225 -0.237820 1.560048 0.685745 -0.388050 1.231288 2.058207 -3.502981 2.064110 2.121786 0.102226 2.310202 -1.670528 0.579911 -0.676544 2.823055 -0.908819 2.525166 0.626045 -0.381431
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.596918 -1.173427 -0.108230 -2.121170 -0.229264 1.397277 0.569074 -0.966803 3.075340 -0.719055 2.212188 1.483869 -1.501020 -3.169356 -0.075782 -2.041610 2.858425 1.259791 0.145679 -4.214257
wb_dma_ch_sel/input_req_i 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_rf/assign_4_dma_abort/expr_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/always_1/case_1/stmt_8 -2.002086 -4.234465 1.451084 0.768610 0.695517 1.131872 -0.127588 1.522033 0.448568 2.513564 -0.505405 -0.044948 -1.530089 1.119148 2.364003 1.698953 -0.949967 1.150875 -0.998487 -2.243600
wb_dma_ch_rf/wire_ptr_inv 1.046180 -1.007629 0.656453 1.625371 1.582269 2.858103 2.052058 0.239028 1.381686 0.572103 1.384779 -0.038718 0.704642 -2.047351 -0.640977 0.748775 2.896989 1.208615 0.632882 -4.372532
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.832974 -1.558475 0.069668 0.080544 1.084746 -0.323674 -1.230036 0.584780 1.347386 -1.522072 2.064597 2.264635 -0.434701 0.114781 1.053856 -2.688524 -1.948354 0.555958 2.357212 1.931694
wb_dma_ch_sel/assign_138_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_rf/always_1/case_1/stmt_1 -0.863990 -0.036841 0.721909 2.019857 0.506515 -1.009599 -1.826597 -1.200630 1.083243 1.759770 2.343536 0.696363 -0.516828 1.366191 -0.151262 2.051385 -3.072890 -0.356710 2.643597 0.770941
wb_dma_rf/always_1/case_1/stmt_6 -2.962172 -3.587561 1.716443 1.345404 0.914868 -0.728820 2.155527 2.450253 1.624243 -0.535493 2.601974 -2.767022 -1.651148 4.239832 -0.955078 -2.063185 -3.513070 0.370660 0.638086 -1.032558
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_sel/always_43/case_1 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_ch_sel/assign_9_pri2 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_pri_enc_sub/always_1/case_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_rf/always_2/if_1 3.350151 2.431455 1.165293 -0.641524 -0.228037 -2.957720 -2.286111 0.957485 1.873069 0.100144 -1.042557 4.514407 -4.674721 0.771370 -0.546090 -0.656357 -1.224708 -1.219102 1.505273 0.495314
wb_dma/wire_dma_abort 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_wb_if/input_wb_stb_i 2.033227 -0.311635 1.088920 0.914835 -0.236181 -1.651961 -1.244155 2.259764 0.854343 -2.897640 3.418185 -1.412045 0.359952 5.040012 -0.304147 -0.111265 -1.066442 -1.291974 2.791149 1.366465
wb_dma_rf/input_de_txsz 2.836391 -0.032815 0.091795 3.123428 3.130917 3.126530 -0.096817 2.798307 -1.746915 -0.169308 -0.841849 -1.792598 1.578875 -1.216699 0.260765 2.683100 -0.789167 -0.790212 0.903212 -0.935785
wb_dma_ch_pri_enc/wire_pri3_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/wire_gnt_p1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/wire_gnt_p0 2.875889 0.882495 0.200935 -1.391401 -1.386884 1.790054 4.206895 1.621426 0.716419 -1.129660 -0.650166 0.447229 3.159871 0.036566 -2.043476 0.425915 5.795783 2.413604 0.866572 -2.127374
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.863990 -0.036841 0.721909 2.019857 0.506515 -1.009599 -1.826597 -1.200630 1.083243 1.759770 2.343536 0.696363 -0.516828 1.366191 -0.151262 2.051385 -3.072890 -0.356710 2.643597 0.770941
wb_dma/input_wb0_err_i 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.385885 -1.241506 0.580295 -1.024426 -1.496344 0.924111 2.214275 0.278651 2.013484 -0.110805 1.691495 1.134133 -2.663990 2.054078 -1.149610 0.764107 0.534963 3.119545 -0.509773 -3.847720
wb_dma_ch_sel/always_44/case_1/stmt_1 0.253054 -1.667056 1.700592 -1.500524 -3.296009 -0.359618 1.024816 -1.859706 2.835261 -1.254884 1.790880 0.104498 0.331807 3.689807 0.632712 2.313054 0.085196 2.366733 1.822789 2.783647
wb_dma_wb_mast/wire_wb_data_o 0.672226 -0.981438 1.240129 3.229195 2.308227 2.838656 1.708111 -1.605114 -0.797112 0.162787 0.565018 0.740585 2.393561 -0.504080 0.725995 1.068570 -1.244702 1.686008 2.491502 2.910912
wb_dma_de/always_6/if_1/if_1/stmt_1 1.456718 -1.953909 -0.918331 2.549272 4.954147 1.991166 0.090190 3.287638 -0.217781 1.801551 -0.884522 -0.775949 2.174654 -3.036134 0.715146 -0.352263 -0.850586 -0.239451 0.283839 -2.657656
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_sel/always_38/case_1/cond 4.925915 -0.037844 -1.687087 -2.650836 0.592803 -1.093962 -3.261416 1.575515 1.430841 -0.511197 -1.084240 -0.885277 1.876211 0.149264 0.507755 1.908734 0.158043 -1.468563 1.284694 -0.988017
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.172552 1.301224 0.647495 0.536726 0.555861 1.114117 -0.972086 -4.808802 1.662599 -1.120006 1.699520 -1.208925 1.658498 -2.336498 0.656185 2.966748 0.577593 -0.735985 2.411455 1.330408
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.836391 -0.032815 0.091795 3.123428 3.130917 3.126530 -0.096817 2.798307 -1.746915 -0.169308 -0.841849 -1.792598 1.578875 -1.216699 0.260765 2.683100 -0.789167 -0.790212 0.903212 -0.935785
wb_dma_de/assign_4_use_ed 2.838369 -1.964512 3.903600 0.506312 0.823342 4.930355 1.805347 0.756664 -3.030334 3.237583 -2.955700 5.600682 -2.413728 4.118051 -0.140681 -1.128327 1.752606 1.107966 2.966208 1.253465
assert_wb_dma_wb_if/assert_a_wb_stb -1.825565 -2.093773 1.233973 2.814156 -0.622477 2.311261 1.020665 0.240657 0.368513 -0.020245 2.276755 0.539613 -1.469658 -2.166900 0.395857 -0.349377 -1.294268 2.196900 0.297962 -0.622015
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 3.592641 -0.928593 0.501911 1.810218 2.832785 2.005321 -1.125598 3.971780 0.078699 0.038907 0.176006 -1.323546 0.269723 0.482802 0.019355 1.747927 -0.592718 -1.451714 1.453982 -2.578935
wb_dma_ch_sel/assign_132_req_p0 3.699131 1.054620 0.163051 -0.210091 -0.544863 0.971932 0.259184 4.193582 -1.169980 -2.328192 1.210346 -2.076456 0.838584 1.038298 -1.842782 -1.586182 4.195589 -2.565768 0.473010 -2.845571
wb_dma_ch_rf/always_25/if_1 -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_de/wire_rd_ack 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma/wire_slv0_adr 1.030649 -1.622518 3.768714 -2.834073 0.323041 -2.109082 -0.190319 0.389558 3.828515 -0.127139 -0.196826 0.384426 -0.310691 2.362009 0.962351 -5.365279 -2.735003 -2.062066 2.541430 6.601339
wb_dma_wb_slv/input_wb_stb_i 2.033227 -0.311635 1.088920 0.914835 -0.236181 -1.651961 -1.244155 2.259764 0.854343 -2.897640 3.418185 -1.412045 0.359952 5.040012 -0.304147 -0.111265 -1.066442 -1.291974 2.791149 1.366465
wb_dma_ch_sel/assign_96_valid/expr_1 6.304981 -0.778072 -2.619665 -0.640544 -2.206575 -3.177856 -3.217986 -0.134835 -0.870771 -0.300671 -0.576142 3.413785 0.120676 6.028110 -0.243554 1.447608 0.787439 0.103763 0.553263 0.204907
wb_dma_ch_sel/always_4/stmt_1 4.925915 -0.037844 -1.687087 -2.650836 0.592803 -1.093962 -3.261416 1.575515 1.430841 -0.511197 -1.084240 -0.885277 1.876211 0.149264 0.507755 1.908734 0.158043 -1.468563 1.284694 -0.988017
wb_dma_rf/wire_pointer2_s -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_de/reg_chunk_dec 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_de/reg_chunk_cnt_is_0_r 4.953471 -0.048474 1.266481 0.896723 2.336842 2.296431 -1.579424 2.054865 0.979791 -0.038806 0.142703 -0.358032 -0.483391 -0.014844 -0.026910 2.075570 0.235480 -1.981684 2.165078 -2.016983
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma/wire_wb0_cyc_o -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.296725 1.760012 -2.257127 -3.574535 -0.568229 1.271930 3.557216 -0.070474 0.561958 2.128741 -0.864944 2.377973 2.592479 0.573453 -3.705933 -0.612400 2.608111 2.857786 1.632166 -2.212910
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.235991 2.038398 0.601264 -3.877781 -1.172740 4.498630 2.505551 2.838408 -0.151254 -0.759437 -1.692780 0.843831 -1.761093 -1.997711 -2.883214 -2.112333 3.261232 -0.515704 0.746577 -1.774311
wb_dma_ch_rf/always_23/if_1/block_1/if_1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_rf/reg_ch_adr1_r 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma/input_wb0_cyc_i 0.261184 2.277174 -0.738607 0.700302 3.329567 0.077114 5.097655 1.540629 -0.354793 -3.814764 1.188405 -0.481015 3.664628 3.432381 -1.511943 0.968094 -2.465503 2.359635 3.478264 3.445422
wb_dma_ch_sel/always_8/stmt_1 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.049781 1.669728 1.188679 0.395894 -0.101215 3.235712 1.436403 -3.302302 0.643895 -0.101095 -0.472660 1.645981 -0.914191 -1.578736 -0.655522 3.481799 0.907326 1.390527 1.166476 -0.130726
wb_dma_wb_slv -0.644211 -0.353484 -1.855332 -3.244126 -0.673337 -2.010314 1.755364 -0.848853 1.583843 -0.680404 1.322899 0.035098 3.259948 -1.183243 -1.444521 -4.333130 1.753095 1.037359 1.672480 -0.299766
wb_dma_de/inst_u0 -2.145752 -4.440753 1.093191 -2.318214 -2.562995 0.580666 -0.030634 -0.578422 2.077181 2.410486 0.544972 0.681609 -0.621831 3.492334 1.010515 2.224526 0.118626 2.600286 -0.209605 -1.793769
wb_dma_de/inst_u1 -0.926676 -4.514202 -0.332957 1.958215 1.119830 0.617941 2.110735 1.323465 1.559558 1.354725 1.236087 -0.905099 4.642812 -0.577992 1.398945 0.722866 0.290113 3.185173 0.802925 -0.883148
wb_dma_pri_enc_sub/input_pri_in 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.098396 1.127674 1.830320 3.444619 3.375075 2.466941 0.074146 0.664399 -0.536368 -1.374357 0.241442 -1.478936 0.956541 -1.084496 0.373865 1.300505 -1.440780 -1.861663 2.142312 2.086188
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_sel/assign_146_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/assign_101_valid/expr_1 2.511728 -0.644856 -0.776423 -3.062818 -2.967143 -0.789929 -1.619114 2.093959 -0.619956 0.281156 0.726102 -2.016110 2.572085 4.172442 -1.512497 0.569710 3.684313 -1.847098 1.247003 -1.902820
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_de/reg_de_adr1_we -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 4.180917 1.745974 -1.976399 -1.780798 -0.875715 -2.750333 -0.583898 -2.480477 3.081959 -1.968426 0.839325 2.449511 2.693460 0.134725 -0.327781 2.027164 1.188255 2.335633 2.657821 0.881148
wb_dma_ch_sel/always_46/case_1 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_rf/assign_11_ch_csr_we 2.602445 -0.667893 -1.915880 -3.727300 -0.651886 0.779571 2.643971 3.799414 -1.654543 -0.410178 -1.301952 0.311020 3.948732 1.969183 -2.335520 -2.890957 2.878128 1.193095 2.221594 -0.380103
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.706249 0.263475 1.244932 3.167269 3.322984 3.591692 -0.184312 -0.410666 -0.069381 1.153360 -1.151664 -1.441247 -0.108773 -3.023563 0.756243 4.007040 -1.133164 -1.005600 -0.004545 -1.277373
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma/wire_de_adr0_we 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_wb_slv/wire_rf_sel -0.615355 3.742554 -0.274752 2.052396 1.412544 -3.196888 0.284371 4.217404 1.010251 -2.878705 3.068748 -0.990528 -2.318611 4.753434 -2.730731 -0.704824 -1.676823 -1.492780 0.247508 -2.172871
assert_wb_dma_wb_if -1.825565 -2.093773 1.233973 2.814156 -0.622477 2.311261 1.020665 0.240657 0.368513 -0.020245 2.276755 0.539613 -1.469658 -2.166900 0.395857 -0.349377 -1.294268 2.196900 0.297962 -0.622015
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_sel/assign_120_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma/wire_wb1s_data_o 0.672226 -0.981438 1.240129 3.229195 2.308227 2.838656 1.708111 -1.605114 -0.797112 0.162787 0.565018 0.740585 2.393561 -0.504080 0.725995 1.068570 -1.244702 1.686008 2.491502 2.910912
wb_dma_de/wire_adr0_cnt_next1 -2.145752 -4.440753 1.093191 -2.318214 -2.562995 0.580666 -0.030634 -0.578422 2.077181 2.410486 0.544972 0.681609 -0.621831 3.492334 1.010515 2.224526 0.118626 2.600286 -0.209605 -1.793769
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma/wire_pt0_sel_o 0.792572 -1.611807 0.640122 2.191251 1.396975 3.252606 3.525824 -0.055401 -0.650610 -0.815198 0.636098 0.952574 4.006641 0.535275 0.407718 1.027977 -0.742794 3.764010 2.942447 3.341627
wb_dma/wire_pt0_sel_i -1.064842 -2.728015 0.252470 1.461360 0.176489 1.488623 -0.363186 0.232122 1.180161 0.204338 1.470484 1.484779 -1.880706 -3.438085 1.189282 -1.522407 -2.323286 2.011863 0.041095 -0.551138
wb_dma_ch_rf/always_11 2.404916 -2.118348 -1.475193 0.918803 2.588894 0.881473 -0.095185 4.767709 0.821012 -1.165643 1.891404 1.312559 0.322986 -0.634684 -0.048089 -2.045979 -0.649069 1.544647 1.829485 -3.302645
wb_dma_ch_rf/always_10 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_rf/always_17 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_ch_rf/always_19 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_ch_rf/input_de_csr_we 4.178373 1.422937 1.209094 2.297549 1.207149 4.878987 2.996144 -0.029469 -2.716423 -0.861593 -1.549626 3.401348 0.563876 -0.220240 -1.076208 1.484642 1.017686 2.338104 2.844722 1.822214
wb_dma_ch_sel/assign_147_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.248826 -1.326506 1.001382 1.458645 1.492062 0.374638 -0.244602 2.818869 0.454174 -1.385435 1.809061 -0.456582 -0.325071 1.922766 0.374514 -0.718380 -1.361119 -0.304598 1.820348 0.011929
wb_dma_wb_if/wire_slv_dout 1.991622 1.343919 2.195384 -0.480750 -2.533833 -1.704222 -0.525098 -2.385919 0.284601 -1.882342 3.264797 0.300585 0.901441 4.524849 -1.906846 -2.908720 -0.474096 -2.196525 4.958391 6.340340
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 3.425109 1.467781 -0.680762 -0.491767 1.836675 -0.658507 -3.820372 0.220681 0.810900 0.818769 -0.217147 0.983956 -0.181949 -1.205491 0.267876 1.384410 -3.006121 -2.110262 3.219792 1.379557
wb_dma/wire_pointer 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_de/assign_75_mast1_dout/expr_1 0.672226 -0.981438 1.240129 3.229195 2.308227 2.838656 1.708111 -1.605114 -0.797112 0.162787 0.565018 0.740585 2.393561 -0.504080 0.725995 1.068570 -1.244702 1.686008 2.491502 2.910912
wb_dma/wire_ch3_csr 5.456569 -0.693824 -1.225224 -1.899752 -1.685689 2.524008 -2.727569 0.906999 -3.125427 -0.785229 -2.318730 1.619640 1.301722 1.116110 1.116192 2.349459 -0.457450 -0.139171 1.176523 3.299235
wb_dma_ch_rf/assign_27_ptr_inv 1.046180 -1.007629 0.656453 1.625371 1.582269 2.858103 2.052058 0.239028 1.381686 0.572103 1.384779 -0.038718 0.704642 -2.047351 -0.640977 0.748775 2.896989 1.208615 0.632882 -4.372532
wb_dma_de/reg_adr1_inc -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_sel/input_ch6_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_de/input_mast0_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/assign_68_de_txsz/expr_1 2.408205 -0.026715 -0.031865 2.339768 3.384763 1.978805 -1.727034 0.783962 -0.978181 0.780507 -1.454966 -3.826865 2.329094 -1.358294 1.053990 4.199049 -1.592746 -2.290406 0.757186 -0.234694
wb_dma/wire_ch2_csr 5.456569 -0.693824 -1.225224 -1.899752 -1.685689 2.524008 -2.727569 0.906999 -3.125427 -0.785229 -2.318730 1.619640 1.301722 1.116110 1.116192 2.349459 -0.457450 -0.139171 1.176523 3.299235
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_rf/input_ndnr 3.767359 0.402299 0.058694 1.154741 1.291267 3.800105 1.857967 0.602353 -0.457273 -0.990899 0.685087 0.051986 2.434441 -2.162611 -0.933878 0.958425 3.719863 0.889938 2.112827 -2.315137
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_de/always_19/stmt_1 -0.971350 -0.609124 -2.354919 -1.280374 -0.571643 -1.589524 3.062532 2.222794 3.070509 -0.786127 0.450154 0.248011 2.352662 3.164891 -1.678664 3.271889 -2.387408 5.860679 1.819034 -1.298705
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 2.788112 -0.546237 2.340877 0.882729 1.172580 0.993259 -1.857381 -0.320519 0.722656 -0.313773 0.235198 0.317846 -1.194430 1.265225 1.095271 0.477426 -1.647082 -2.117461 1.476862 2.485616
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 3.042725 -4.857253 2.003758 1.514592 0.490573 1.048757 -1.289877 -1.193999 2.548995 3.216884 -0.267256 2.732494 2.662748 0.999996 1.033471 -1.913188 0.924480 -0.113938 -0.602083 2.446651
wb_dma_ch_sel/assign_139_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_de/assign_78_mast0_go/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma/assign_6_pt1_sel_i 0.792572 -1.611807 0.640122 2.191251 1.396975 3.252606 3.525824 -0.055401 -0.650610 -0.815198 0.636098 0.952574 4.006641 0.535275 0.407718 1.027977 -0.742794 3.764010 2.942447 3.341627
wb_dma/wire_mast1_adr -0.971350 -0.609124 -2.354919 -1.280374 -0.571643 -1.589524 3.062532 2.222794 3.070509 -0.786127 0.450154 0.248011 2.352662 3.164891 -1.678664 3.271889 -2.387408 5.860679 1.819034 -1.298705
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/input_dma_busy -1.164219 -1.075543 1.398229 0.494857 3.225830 0.646365 0.449778 2.210193 2.094478 2.224549 -1.499833 -2.732459 -2.656362 1.837244 -0.823889 0.667862 -2.793190 -1.872447 -2.112386 -3.441869
wb_dma_de/reg_adr1_cnt -0.582463 -3.145821 -0.498089 2.470280 0.473838 -1.156836 1.307148 0.662417 1.671503 0.558769 2.631779 -1.891649 5.460050 0.364652 0.674556 0.817520 1.442140 1.825602 0.955453 -1.070189
wb_dma_ch_sel/always_42/case_1/stmt_4 2.049781 1.669728 1.188679 0.395894 -0.101215 3.235712 1.436403 -3.302302 0.643895 -0.101095 -0.472660 1.645981 -0.914191 -1.578736 -0.655522 3.481799 0.907326 1.390527 1.166476 -0.130726
wb_dma_ch_sel/always_42/case_1/stmt_2 2.089382 0.548693 -0.118090 1.155755 2.570614 1.905555 -0.341128 -2.031889 1.767307 -0.834697 0.943564 1.560146 -0.377847 -4.497652 0.857802 0.601638 -0.908965 0.811399 1.622276 -0.281660
wb_dma_ch_sel/always_42/case_1/stmt_3 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_sel/always_42/case_1/stmt_1 3.817302 -2.149727 1.937359 -1.075056 -0.596096 6.643059 0.428126 5.357242 -3.942665 0.422325 -3.175027 1.097155 0.040447 1.426548 0.792373 1.446725 -0.497021 0.184934 1.559176 2.764500
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.609627 -1.918770 3.012056 1.812194 -1.319828 1.365541 0.548099 -3.945780 1.101143 0.229668 3.212125 -0.439002 -2.911096 0.620134 1.006019 1.176490 -0.330614 0.036759 -0.113418 -0.040844
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.682708 -0.035345 3.548629 1.505568 -1.255880 0.641690 2.407933 2.824530 2.474362 0.665630 -0.501686 -1.965119 2.532429 3.297120 -1.315881 2.164809 0.758648 -0.837623 -0.327779 2.579757
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.845201 -4.757578 1.819907 0.996372 -0.494508 1.773508 -0.040505 0.100680 3.482742 3.100076 0.272300 2.021471 3.263744 0.002506 0.023742 -2.285304 -0.233981 -0.039464 -0.665522 3.143633
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.767359 0.402299 0.058694 1.154741 1.291267 3.800105 1.857967 0.602353 -0.457273 -0.990899 0.685087 0.051986 2.434441 -2.162611 -0.933878 0.958425 3.719863 0.889938 2.112827 -2.315137
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.993045 -3.002157 -0.204677 0.927311 0.771197 3.253349 2.086648 5.943256 -1.596371 -0.989781 0.674743 0.358612 0.816110 1.706623 -0.288434 -1.102553 -0.611149 2.524037 1.551172 -1.247767
wb_dma/wire_txsz 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_de/always_14/stmt_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_wb_slv/reg_rf_ack 2.033227 -0.311635 1.088920 0.914835 -0.236181 -1.651961 -1.244155 2.259764 0.854343 -2.897640 3.418185 -1.412045 0.359952 5.040012 -0.304147 -0.111265 -1.066442 -1.291974 2.791149 1.366465
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 4.925915 -0.037844 -1.687087 -2.650836 0.592803 -1.093962 -3.261416 1.575515 1.430841 -0.511197 -1.084240 -0.885277 1.876211 0.149264 0.507755 1.908734 0.158043 -1.468563 1.284694 -0.988017
wb_dma/wire_de_csr_we 4.178373 1.422937 1.209094 2.297549 1.207149 4.878987 2.996144 -0.029469 -2.716423 -0.861593 -1.549626 3.401348 0.563876 -0.220240 -1.076208 1.484642 1.017686 2.338104 2.844722 1.822214
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.615355 3.742554 -0.274752 2.052396 1.412544 -3.196888 0.284371 4.217404 1.010251 -2.878705 3.068748 -0.990528 -2.318611 4.753434 -2.730731 -0.704824 -1.676823 -1.492780 0.247508 -2.172871
wb_dma/wire_ch1_txsz 0.491138 -0.607115 0.308589 0.718239 1.708781 0.980151 -0.062595 -3.582763 2.432494 -1.113636 1.603935 1.760890 0.102075 -3.081167 1.610305 0.129561 -2.545634 1.795302 1.888530 2.641663
wb_dma_rf/inst_u9 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u8 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u7 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_rf/inst_u6 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_rf/inst_u5 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_rf/inst_u4 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_rf/inst_u3 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_rf/inst_u1 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_rf/inst_u0 2.219843 -0.112393 -0.637976 -3.278153 -1.116408 -1.664633 -1.738433 2.622626 -0.527662 2.048613 -2.461791 0.028456 1.678380 1.991845 -0.595130 -0.762534 0.322508 -1.886074 1.029427 1.134541
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 2.173957 -4.607875 -0.562255 -0.294290 2.354221 2.462494 0.600688 4.243698 -1.110917 2.790377 -1.450890 1.945815 4.294380 -0.964269 1.006700 -3.300265 1.567186 1.243536 1.514408 -0.702368
wb_dma_inc30r/assign_2_out -1.723038 -6.001298 0.311707 2.734696 1.289622 0.591596 0.946275 2.886211 0.371142 3.089233 0.523308 -1.350802 3.831269 0.380622 2.664131 1.408849 -0.211806 2.050515 -0.142495 -1.401628
wb_dma/wire_mast1_din 0.672226 -0.981438 1.240129 3.229195 2.308227 2.838656 1.708111 -1.605114 -0.797112 0.162787 0.565018 0.740585 2.393561 -0.504080 0.725995 1.068570 -1.244702 1.686008 2.491502 2.910912
wb_dma_ch_sel/assign_2_pri0 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_rf/input_de_adr0_we 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_wb_mast/always_1/if_1/stmt_1 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_ch_sel/always_48/case_1/cond 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_rf/input_wb_rf_we 3.610811 -0.397808 -1.246251 -4.282469 0.002202 -1.175445 1.673270 0.303208 0.836550 -2.899877 -2.551138 -1.302833 2.672698 1.204050 -0.750153 -3.501019 4.430367 0.328125 -0.801364 -0.965659
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/assign_7_pt0_sel_i -1.064842 -2.728015 0.252470 1.461360 0.176489 1.488623 -0.363186 0.232122 1.180161 0.204338 1.470484 1.484779 -1.880706 -3.438085 1.189282 -1.522407 -2.323286 2.011863 0.041095 -0.551138
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.046180 -1.007629 0.656453 1.625371 1.582269 2.858103 2.052058 0.239028 1.381686 0.572103 1.384779 -0.038718 0.704642 -2.047351 -0.640977 0.748775 2.896989 1.208615 0.632882 -4.372532
wb_dma_wb_mast/wire_mast_pt_out -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
assert_wb_dma_ch_arb/input_state 2.750727 -2.480868 0.291214 1.568502 1.740597 1.377790 -0.270200 5.179043 0.083473 -1.477485 2.264757 -0.431247 0.465010 2.563935 0.006940 -0.473215 -0.480522 0.343813 2.466751 -2.117291
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_de/always_8/stmt_1/expr_1 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma/wire_ch0_csr 4.807154 -0.722763 -2.321915 -1.982848 1.735309 1.357349 -0.981144 3.475962 0.420363 1.088400 -3.636753 2.341728 3.137730 -0.429877 0.118938 0.644147 -4.072703 1.583044 0.306882 3.169425
wb_dma_de/assign_69_de_adr0/expr_1 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_wb_slv/wire_pt_sel -1.721324 -1.368646 -2.000505 2.196789 3.613348 2.452263 3.675738 2.640990 -0.764924 -1.720248 1.363106 0.257784 2.393919 -2.753978 -0.440125 -2.229102 -5.524626 3.766436 2.130964 1.930175
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 2.498403 2.350960 0.100961 0.180973 -0.852169 -2.003531 -2.935945 1.208648 0.776880 2.654229 0.162407 5.342940 -3.129892 0.070640 -1.279052 0.988453 -0.963419 -0.673224 2.817625 -0.712095
wb_dma_ch_sel/wire_de_start 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_wb_mast/assign_3_mast_drdy 2.536690 0.563492 -4.020372 -0.389416 -1.855733 3.700054 -3.869769 -2.379822 -4.619676 -1.210797 3.641054 2.510595 -0.678577 -1.126985 -1.598548 0.302969 -0.126067 0.377698 3.399348 -1.546558
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_de/always_5/stmt_1 4.953471 -0.048474 1.266481 0.896723 2.336842 2.296431 -1.579424 2.054865 0.979791 -0.038806 0.142703 -0.358032 -0.483391 -0.014844 -0.026910 2.075570 0.235480 -1.981684 2.165078 -2.016983
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_de/input_mast1_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/reg_mast0_adr -0.035112 0.182477 -0.268367 3.955008 -1.388215 0.714036 -0.718927 -2.657396 -2.163764 -0.715470 4.479890 -1.662278 2.421870 2.278452 -1.107176 2.730524 1.280504 -0.396135 1.810434 -0.345659
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.953732 2.611638 0.351513 -0.654534 -1.254596 2.621459 0.840466 -2.518647 0.588835 -4.107894 2.128502 0.038714 0.629259 -0.204558 -0.861454 2.897442 0.597187 1.434324 3.027117 2.032591
wb_dma_ch_rf/assign_15_ch_am0_we -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_rf/inst_u2 3.262175 -0.404906 -1.230035 -3.178335 -2.230515 2.879492 -0.144247 -0.905473 -2.129255 0.172228 -1.378688 1.081669 1.873618 -0.697534 -0.723510 0.202265 4.460789 -0.085504 0.140956 -0.967232
wb_dma_ch_rf/wire_ch_adr1_dewe -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_rf/always_17/if_1 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_de/assign_71_de_csr 2.049781 1.669728 1.188679 0.395894 -0.101215 3.235712 1.436403 -3.302302 0.643895 -0.101095 -0.472660 1.645981 -0.914191 -1.578736 -0.655522 3.481799 0.907326 1.390527 1.166476 -0.130726
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/always_42/case_1 4.054016 -1.207660 0.869835 -0.569081 -0.178566 4.240763 0.644272 3.922938 -2.967688 0.346774 -3.056249 4.486421 -1.156727 0.753821 0.457490 -0.452842 -1.538499 1.243617 1.229514 3.454090
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_ch_sel/always_6/stmt_1 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_rf/reg_ch_chk_sz_r 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_ch_sel/always_3/stmt_1 3.767359 0.402299 0.058694 1.154741 1.291267 3.800105 1.857967 0.602353 -0.457273 -0.990899 0.685087 0.051986 2.434441 -2.162611 -0.933878 0.958425 3.719863 0.889938 2.112827 -2.315137
wb_dma/wire_pointer2_s -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -3.359212 0.839768 0.151127 3.242911 3.497794 -0.216545 1.517827 0.507149 0.985296 0.661378 2.586977 0.376951 -1.352050 0.557631 -0.518246 0.741990 -2.275817 0.643822 0.440966 -2.415680
wb_dma_ch_rf/input_de_txsz 2.836391 -0.032815 0.091795 3.123428 3.130917 3.126530 -0.096817 2.798307 -1.746915 -0.169308 -0.841849 -1.792598 1.578875 -1.216699 0.260765 2.683100 -0.789167 -0.790212 0.903212 -0.935785
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_wb_if/input_pt_sel_i 0.634462 -3.230669 -1.176486 2.341193 -0.796225 2.607838 1.013361 0.890007 -0.327983 -1.125637 2.027382 1.642962 3.261739 -3.360672 0.493971 -1.564707 -2.508218 4.987889 2.999872 2.772592
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.983840 0.725456 -1.314211 2.065258 -1.646129 4.535049 -1.824651 -4.796531 -3.895230 -0.677053 3.969999 1.169881 0.825785 -1.275608 -1.384053 1.882205 1.506490 -0.059635 3.169019 -0.447448
wb_dma/wire_mast0_go -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_1/stmt_1 1.345175 0.121048 1.716641 -0.627109 -1.122992 -0.038618 -2.657726 0.106671 1.352953 -0.194565 -0.068655 -2.096520 -2.480684 3.935251 0.414184 5.031675 -2.132097 -2.034685 -0.260177 0.087495
wb_dma_ch_rf/always_10/if_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_165_req_p1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.877226 0.456340 0.386916 3.161139 2.383412 3.726624 1.054122 -0.785460 -0.363023 -0.849785 0.592437 -0.676745 1.047055 -2.938649 0.316126 3.196533 0.117840 0.915814 1.090186 -1.071586
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_sel/always_2/stmt_1 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_sel/assign_115_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.415648 -2.364045 -0.823830 -1.256331 3.108013 3.338593 -0.441492 0.487291 -1.375499 3.700941 -3.791222 4.443688 -0.279210 -1.662456 0.837800 -0.392887 0.039836 2.505208 1.123392 -2.338983
wb_dma/wire_de_txsz 2.408205 -0.026715 -0.031865 2.339768 3.384763 1.978805 -1.727034 0.783962 -0.978181 0.780507 -1.454966 -3.826865 2.329094 -1.358294 1.053990 4.199049 -1.592746 -2.290406 0.757186 -0.234694
wb_dma_wb_slv/input_slv_pt_in -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
assert_wb_dma_ch_sel/input_ch0_csr 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.778592 0.592996 -1.006547 1.168275 -0.634102 2.618521 -2.483474 -6.249466 -1.380333 0.168010 3.209979 -0.584780 2.358102 -1.754455 -0.307940 3.089998 0.655150 -0.866041 3.300053 0.634325
wb_dma_ch_sel/assign_149_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_de/wire_adr0_cnt_next -2.145752 -4.440753 1.093191 -2.318214 -2.562995 0.580666 -0.030634 -0.578422 2.077181 2.410486 0.544972 0.681609 -0.621831 3.492334 1.010515 2.224526 0.118626 2.600286 -0.209605 -1.793769
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 4.877184 0.685572 -2.378767 -1.463480 0.716626 -0.587203 -1.988627 3.814067 -1.829317 2.329024 -2.327026 2.838473 4.071757 -0.779462 -1.028371 -0.404660 1.307439 -0.184773 4.021749 0.215333
wb_dma_ch_rf/always_23/if_1/block_1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_rf/wire_ch0_txsz 4.520834 0.370436 2.093122 1.150639 3.715158 2.356114 -1.312756 -1.666664 -0.084197 -2.832303 -1.531866 -3.936552 0.850968 -2.262913 2.243480 0.435006 0.141326 -3.449596 0.751613 2.289016
wb_dma_ch_sel/assign_134_req_p0/expr_1 3.699131 1.054620 0.163051 -0.210091 -0.544863 0.971932 0.259184 4.193582 -1.169980 -2.328192 1.210346 -2.076456 0.838584 1.038298 -1.842782 -1.586182 4.195589 -2.565768 0.473010 -2.845571
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.307780 2.180354 1.446870 -1.864032 -1.619203 -1.225331 -1.151139 -5.012049 3.244686 -0.197778 0.090486 0.876157 -1.977636 2.330910 -0.392172 3.971168 0.553826 -0.531491 1.164160 0.756781
wb_dma_de/always_6/if_1/if_1 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_ch_sel/assign_128_req_p0 3.761456 -2.010294 -0.484477 2.576957 1.449277 2.485534 0.141401 6.148623 -2.489064 -1.660836 1.055306 -0.484588 2.397540 0.428370 -0.003253 -1.172717 0.467191 -0.193437 1.490745 -1.018918
wb_dma_de/assign_77_read_hold/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_de/wire_de_adr0 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_de/wire_de_adr1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_wb_mast/always_4 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_wb_mast/always_1 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_rf/wire_ch3_csr 5.456569 -0.693824 -1.225224 -1.899752 -1.685689 2.524008 -2.727569 0.906999 -3.125427 -0.785229 -2.318730 1.619640 1.301722 1.116110 1.116192 2.349459 -0.457450 -0.139171 1.176523 3.299235
wb_dma_ch_rf/reg_ptr_valid 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_sel/always_9/stmt_1 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_rf/assign_6_csr_we/expr_1 3.894877 1.980014 1.534734 -1.809052 0.582109 -1.028691 -0.560889 0.940332 1.956869 -1.475272 -2.466343 2.566139 -4.958920 1.443776 -0.361387 -0.767524 -0.443672 -1.253992 -0.410608 0.039967
wb_dma_ch_sel/assign_154_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.098396 1.127674 1.830320 3.444619 3.375075 2.466941 0.074146 0.664399 -0.536368 -1.374357 0.241442 -1.478936 0.956541 -1.084496 0.373865 1.300505 -1.440780 -1.861663 2.142312 2.086188
wb_dma/wire_ch5_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_pri_enc/wire_pri10_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/assign_20_ch_done_we 5.399447 0.992984 -0.866089 -1.243241 1.608207 1.645117 -1.245126 2.219775 0.604952 -0.874825 -0.624473 1.578065 0.126447 -1.107001 -0.649992 0.512893 0.134047 -0.341148 2.502864 -1.111624
wb_dma_wb_mast/input_wb_ack_i 2.580823 5.374877 -2.872725 -0.132447 1.559293 1.852644 0.219554 -4.219057 -2.749140 -2.423657 0.545595 4.231503 -0.676585 -0.546042 -1.917141 1.204773 0.066280 1.483022 3.086650 1.060461
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_rf/input_dma_rest -1.230225 -0.237820 1.560048 0.685745 -0.388050 1.231288 2.058207 -3.502981 2.064110 2.121786 0.102226 2.310202 -1.670528 0.579911 -0.676544 2.823055 -0.908819 2.525166 0.626045 -0.381431
wb_dma_ch_sel/always_5/stmt_1 2.413931 -0.893779 -1.253555 -2.354885 0.997555 -1.104607 -4.019912 0.325157 2.116817 2.580563 -0.792683 0.317780 1.313523 -1.309560 0.957114 2.076111 -2.272933 -1.133542 2.622843 -0.122934
wb_dma_ch_sel/always_40/case_1 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma/wire_de_csr 2.049781 1.669728 1.188679 0.395894 -0.101215 3.235712 1.436403 -3.302302 0.643895 -0.101095 -0.472660 1.645981 -0.914191 -1.578736 -0.655522 3.481799 0.907326 1.390527 1.166476 -0.130726
wb_dma_de/always_23/block_1/case_1/block_1/if_1 4.877184 0.685572 -2.378767 -1.463480 0.716626 -0.587203 -1.988627 3.814067 -1.829317 2.329024 -2.327026 2.838473 4.071757 -0.779462 -1.028371 -0.404660 1.307439 -0.184773 4.021749 0.215333
wb_dma_ch_sel/always_37/if_1/if_1 1.733256 0.784216 -0.338016 -6.575799 0.152209 1.977620 1.575758 1.686072 2.331891 2.580620 -4.044342 0.465905 -1.189015 0.033068 -2.548964 -0.817077 1.062464 -0.298203 0.047058 -2.669488
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_rf/always_10/if_1/if_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/input_ch3_adr0 -2.385885 -1.241506 0.580295 -1.024426 -1.496344 0.924111 2.214275 0.278651 2.013484 -0.110805 1.691495 1.134133 -2.663990 2.054078 -1.149610 0.764107 0.534963 3.119545 -0.509773 -3.847720
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_de/wire_de_txsz 2.408205 -0.026715 -0.031865 2.339768 3.384763 1.978805 -1.727034 0.783962 -0.978181 0.780507 -1.454966 -3.826865 2.329094 -1.358294 1.053990 4.199049 -1.592746 -2.290406 0.757186 -0.234694
wb_dma_rf/input_de_adr1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_rf/input_de_adr0 -1.196137 -0.682141 -0.064439 -2.246280 -1.964003 0.820637 -2.079021 0.742914 -0.773719 0.818308 0.159031 0.632118 -4.561621 4.297818 -0.550950 2.879867 -0.948881 0.252619 -0.759775 -3.736481
wb_dma_de/always_2/if_1 -0.822260 -3.117814 1.010732 -3.644529 -3.367906 -0.185775 -0.841236 -0.104099 2.227391 1.488310 0.258765 0.277082 -1.384703 4.605405 0.432696 2.549958 0.580203 1.469296 -0.136793 -1.782749
wb_dma_ch_sel/assign_102_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.223722 -0.440326 -1.762353 -4.204651 -1.129336 0.950385 3.864358 1.010804 -0.267021 -0.372299 -0.238118 1.508309 3.704436 1.779586 -2.373362 -2.244523 1.978279 2.925627 2.920219 0.870641
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_wb_mast/assign_4_mast_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.953732 2.611638 0.351513 -0.654534 -1.254596 2.621459 0.840466 -2.518647 0.588835 -4.107894 2.128502 0.038714 0.629259 -0.204558 -0.861454 2.897442 0.597187 1.434324 3.027117 2.032591
wb_dma_ch_rf/always_2/if_1 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma/input_wb1_err_i 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_133_req_p0/expr_1 3.699131 1.054620 0.163051 -0.210091 -0.544863 0.971932 0.259184 4.193582 -1.169980 -2.328192 1.210346 -2.076456 0.838584 1.038298 -1.842782 -1.586182 4.195589 -2.565768 0.473010 -2.845571
wb_dma_ch_sel/assign_136_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_ch_sel/assign_121_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_sel/assign_4_pri1 1.062978 -1.290840 -0.380042 1.364090 3.123714 1.518634 -0.284721 1.339467 2.052645 0.265361 0.973085 1.309575 -1.528146 -2.930075 0.604765 0.010869 -1.416802 1.085795 0.514980 -3.428320
wb_dma_de/always_2/if_1/cond 0.605062 -1.940851 -0.521837 -1.879684 -1.351633 -2.468697 -0.745994 -0.221455 4.125565 0.600685 0.917803 -0.474095 1.489369 3.504846 0.322018 4.165659 -0.732072 2.241771 1.202793 -1.418937
wb_dma_ch_rf/reg_ch_csr_r -0.474820 1.585690 -2.261545 -2.073646 -1.410585 -0.436717 0.998888 -0.811807 0.192615 3.419964 0.881746 3.531338 2.463936 0.091552 -3.329205 -0.490564 1.338529 2.167204 3.335472 -1.300672
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_wb_if/wire_slv_we 2.364883 -0.563680 -1.564288 -4.730359 -0.877611 -1.505046 2.823036 -1.901267 1.853904 -3.322674 -1.456342 0.173527 2.128705 2.102610 -1.038931 -3.065946 3.290354 2.469635 -0.585923 -0.221504
wb_dma_de/assign_70_de_adr1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_ch_sel/always_38/case_1/stmt_4 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_sel/reg_ch_sel_r 1.733256 0.784216 -0.338016 -6.575799 0.152209 1.977620 1.575758 1.686072 2.331891 2.580620 -4.044342 0.465905 -1.189015 0.033068 -2.548964 -0.817077 1.062464 -0.298203 0.047058 -2.669488
wb_dma_ch_sel/always_38/case_1/stmt_1 2.542690 1.315177 0.650922 -0.537271 0.821456 -2.458862 -1.819699 0.978598 2.598403 1.887915 -0.984280 -2.446423 3.374678 0.832755 -0.095009 4.371197 -0.279711 -2.125906 2.641589 0.378475
wb_dma_ch_sel/always_38/case_1/stmt_3 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_sel/always_38/case_1/stmt_2 2.089382 0.548693 -0.118090 1.155755 2.570614 1.905555 -0.341128 -2.031889 1.767307 -0.834697 0.943564 1.560146 -0.377847 -4.497652 0.857802 0.601638 -0.908965 0.811399 1.622276 -0.281660
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_pri_enc/wire_pri30_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/reg_ch_sel_d 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_ch_rf/assign_14_ch_adr0_we -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_rf/wire_ch1_csr 5.456569 -0.693824 -1.225224 -1.899752 -1.685689 2.524008 -2.727569 0.906999 -3.125427 -0.785229 -2.318730 1.619640 1.301722 1.116110 1.116192 2.349459 -0.457450 -0.139171 1.176523 3.299235
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.430838 -5.352391 3.129327 -0.114450 -2.097973 0.887524 0.532231 -3.335179 3.645920 3.093262 2.206457 -1.117751 3.598356 1.290038 2.138465 1.374709 3.049252 0.710723 1.370316 1.466761
wb_dma_rf/wire_pause_req 1.588910 2.690630 0.049960 -1.791249 1.718749 -2.270203 -0.928534 1.631396 2.898486 1.770434 -1.648895 3.084981 -4.430515 0.545161 -2.066929 -1.030798 -2.496971 -1.139508 0.797966 -1.870087
wb_dma_ch_sel/assign_95_valid 5.673401 -1.752887 -2.596931 -3.367464 -0.801832 0.446612 -5.255347 1.825202 -2.409064 -0.103441 -0.644611 -0.935249 2.044451 3.510851 0.345337 0.853157 0.164504 -2.619840 2.082705 -0.116818
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.046180 -1.007629 0.656453 1.625371 1.582269 2.858103 2.052058 0.239028 1.381686 0.572103 1.384779 -0.038718 0.704642 -2.047351 -0.640977 0.748775 2.896989 1.208615 0.632882 -4.372532
wb_dma_ch_rf/reg_ch_stop 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_146_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_de/input_dma_abort 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/input_adr1 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_de/input_adr0 -1.062853 -0.505206 1.657992 -2.968063 -4.384335 0.180609 1.732092 -1.168378 2.579568 -1.695652 2.839289 0.101771 -2.050380 3.878187 -1.331334 0.629513 2.754233 1.839751 0.568038 -1.595299
wb_dma_ch_arb/reg_next_state 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_wb_mast/input_wb_err_i 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_wb_if/wire_wbs_data_o 0.672226 -0.981438 1.240129 3.229195 2.308227 2.838656 1.708111 -1.605114 -0.797112 0.162787 0.565018 0.740585 2.393561 -0.504080 0.725995 1.068570 -1.244702 1.686008 2.491502 2.910912
wb_dma_de/assign_73_dma_busy -0.406436 1.589463 1.848218 -1.037101 3.691939 1.179166 0.731674 0.116510 2.972764 2.180332 -2.366056 -2.799166 -3.889668 0.348112 -1.732923 1.438860 -1.936227 -2.947226 -1.640848 -4.206800
wb_dma_de/always_22/if_1 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma_rf/wire_ch2_csr 5.456569 -0.693824 -1.225224 -1.899752 -1.685689 2.524008 -2.727569 0.906999 -3.125427 -0.785229 -2.318730 1.619640 1.301722 1.116110 1.116192 2.349459 -0.457450 -0.139171 1.176523 3.299235
wb_dma_de/input_de_start 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_pri_enc_sub/always_3/if_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.921845 -1.294607 1.302287 2.049242 2.049955 0.376655 -1.358532 2.548457 0.046069 -0.336684 0.468854 -1.688116 -0.538314 1.549957 1.080572 0.823791 -2.632557 -1.690601 0.561681 0.581652
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_sel/assign_132_req_p0/expr_1 3.699131 1.054620 0.163051 -0.210091 -0.544863 0.971932 0.259184 4.193582 -1.169980 -2.328192 1.210346 -2.076456 0.838584 1.038298 -1.842782 -1.586182 4.195589 -2.565768 0.473010 -2.845571
wb_dma_ch_rf/always_25/if_1/if_1 -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_ch_sel/assign_98_valid/expr_1 2.511728 -0.644856 -0.776423 -3.062818 -2.967143 -0.789929 -1.619114 2.093959 -0.619956 0.281156 0.726102 -2.016110 2.572085 4.172442 -1.512497 0.569710 3.684313 -1.847098 1.247003 -1.902820
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.194899 1.286939 -2.697140 -2.175663 -0.340175 -0.006697 -0.369935 2.470955 -1.290542 3.368516 -0.528356 1.905085 3.125190 -0.044415 -2.879380 -0.518102 1.294336 0.322045 3.040043 -1.883953
wb_dma_ch_sel/reg_pointer 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_wb_if/input_wb_err_i 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/input_de_csr 2.049781 1.669728 1.188679 0.395894 -0.101215 3.235712 1.436403 -3.302302 0.643895 -0.101095 -0.472660 1.645981 -0.914191 -1.578736 -0.655522 3.481799 0.907326 1.390527 1.166476 -0.130726
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/input_de_adr0_we 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_sel/assign_161_req_p1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.474820 1.585690 -2.261545 -2.073646 -1.410585 -0.436717 0.998888 -0.811807 0.192615 3.419964 0.881746 3.531338 2.463936 0.091552 -3.329205 -0.490564 1.338529 2.167204 3.335472 -1.300672
wb_dma_ch_sel/assign_129_req_p0 3.761456 -2.010294 -0.484477 2.576957 1.449277 2.485534 0.141401 6.148623 -2.489064 -1.660836 1.055306 -0.484588 2.397540 0.428370 -0.003253 -1.172717 0.467191 -0.193437 1.490745 -1.018918
wb_dma_de/wire_de_ack 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_ch_arb 4.457452 1.157157 -1.230139 -2.645883 -1.013640 1.100655 1.747189 3.649065 0.208886 -1.375787 -0.970987 1.292724 1.508211 -0.690749 -2.267639 -1.690976 4.738879 0.742559 0.555682 -2.964348
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_pri_enc_sub/always_3/if_1/cond -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.046180 -1.007629 0.656453 1.625371 1.582269 2.858103 2.052058 0.239028 1.381686 0.572103 1.384779 -0.038718 0.704642 -2.047351 -0.640977 0.748775 2.896989 1.208615 0.632882 -4.372532
wb_dma/wire_de_txsz_we 3.098396 1.127674 1.830320 3.444619 3.375075 2.466941 0.074146 0.664399 -0.536368 -1.374357 0.241442 -1.478936 0.956541 -1.084496 0.373865 1.300505 -1.440780 -1.861663 2.142312 2.086188
wb_dma_ch_pri_enc/wire_pri16_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.404916 -2.118348 -1.475193 0.918803 2.588894 0.881473 -0.095185 4.767709 0.821012 -1.165643 1.891404 1.312559 0.322986 -0.634684 -0.048089 -2.045979 -0.649069 1.544647 1.829485 -3.302645
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_pri_enc/wire_pri7_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_wb_if/wire_mast_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.861914 1.007632 0.838312 1.117618 2.635741 2.588194 -0.513346 -0.993897 -0.017137 1.105286 -0.945435 -2.913460 2.303908 -2.966455 0.026314 2.371638 1.821091 -2.758301 1.230504 -1.121069
wb_dma_wb_if/input_wb_cyc_i 0.062013 1.825313 -1.173272 0.650491 -1.150066 1.090732 3.530038 3.241741 -0.403088 -4.623006 2.019789 -1.870324 2.534733 -0.367464 -2.569673 0.362992 -3.975922 3.070744 3.102391 3.446798
wb_dma_ch_sel/assign_97_valid 4.804315 -1.897112 -0.981241 -1.738920 -1.938824 -0.360541 -4.251032 1.796810 -2.210188 0.513019 0.135603 -0.777587 2.174128 6.137186 -0.003756 2.061928 0.772257 -2.283324 2.368061 0.445318
wb_dma/wire_mast0_drdy 1.381925 1.080619 -3.099824 -0.719868 -0.901064 3.604725 -3.874602 -2.746745 -3.004416 0.034605 2.061646 0.747216 -2.065348 -0.400317 -2.582069 1.417051 -2.756129 -0.992106 1.326688 -1.804811
wb_dma_ch_pri_enc/wire_pri8_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_wb_if/wire_pt_sel_o 0.634462 -3.230669 -1.176486 2.341193 -0.796225 2.607838 1.013361 0.890007 -0.327983 -1.125637 2.027382 1.642962 3.261739 -3.360672 0.493971 -1.564707 -2.508218 4.987889 2.999872 2.772592
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_pri_enc/wire_pri22_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_ch_sel/assign_143_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/assign_135_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/wire_gnt_p0_d 2.875889 0.882495 0.200935 -1.391401 -1.386884 1.790054 4.206895 1.621426 0.716419 -1.129660 -0.650166 0.447229 3.159871 0.036566 -2.043476 0.425915 5.795783 2.413604 0.866572 -2.127374
wb_dma_de/assign_20_adr0_cnt_next -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.825565 -2.093773 1.233973 2.814156 -0.622477 2.311261 1.020665 0.240657 0.368513 -0.020245 2.276755 0.539613 -1.469658 -2.166900 0.395857 -0.349377 -1.294268 2.196900 0.297962 -0.622015
wb_dma_ch_sel/assign_153_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_de/assign_82_rd_ack/expr_1 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 5.399447 0.992984 -0.866089 -1.243241 1.608207 1.645117 -1.245126 2.219775 0.604952 -0.874825 -0.624473 1.578065 0.126447 -1.107001 -0.649992 0.512893 0.134047 -0.341148 2.502864 -1.111624
wb_dma_de/reg_de_csr_we 4.178373 1.422937 1.209094 2.297549 1.207149 4.878987 2.996144 -0.029469 -2.716423 -0.861593 -1.549626 3.401348 0.563876 -0.220240 -1.076208 1.484642 1.017686 2.338104 2.844722 1.822214
wb_dma/wire_wb0_ack_o -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_pri_enc/wire_pri23_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/assign_103_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 1.345175 0.121048 1.716641 -0.627109 -1.122992 -0.038618 -2.657726 0.106671 1.352953 -0.194565 -0.068655 -2.096520 -2.480684 3.935251 0.414184 5.031675 -2.132097 -2.034685 -0.260177 0.087495
wb_dma_rf/wire_ch1_txsz 0.491138 -0.607115 0.308589 0.718239 1.708781 0.980151 -0.062595 -3.582763 2.432494 -1.113636 1.603935 1.760890 0.102075 -3.081167 1.610305 0.129561 -2.545634 1.795302 1.888530 2.641663
wb_dma_de/always_23/block_1/stmt_13 1.891255 -0.752190 0.880829 -2.595654 -0.423680 0.632033 -0.862016 -2.841658 3.821584 0.392955 -0.933012 -2.684520 2.920980 1.809539 0.875628 6.055128 -1.987691 0.370094 1.477391 2.800100
wb_dma_de/always_23/block_1/stmt_14 0.562588 -2.586451 1.240053 0.237657 1.938126 4.980353 -0.085802 3.953186 -2.910743 4.986386 -2.898052 0.787111 -1.854428 1.940313 -1.041935 0.777014 0.814465 -0.873619 -0.156058 -4.766002
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.879921 -0.305054 -0.646564 0.494743 2.850825 2.062446 -0.075130 1.981980 0.412883 0.584818 -0.540795 0.339811 1.016875 -3.469166 -0.100954 -0.727691 0.999242 -0.456603 0.838625 -2.581398
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 4.953471 -0.048474 1.266481 0.896723 2.336842 2.296431 -1.579424 2.054865 0.979791 -0.038806 0.142703 -0.358032 -0.483391 -0.014844 -0.026910 2.075570 0.235480 -1.981684 2.165078 -2.016983
wb_dma_ch_rf/input_ch_sel 1.138237 3.740539 2.075839 -2.485417 2.131917 2.557540 3.902977 -0.999980 3.030398 0.709458 -3.719744 -1.250378 -3.035920 1.892253 -3.908269 3.053570 -3.803843 -0.538089 0.058276 0.014790
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_ch_pri_enc/wire_pri4_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/wire_ch_txsz_we 2.861914 1.007632 0.838312 1.117618 2.635741 2.588194 -0.513346 -0.993897 -0.017137 1.105286 -0.945435 -2.913460 2.303908 -2.966455 0.026314 2.371638 1.821091 -2.758301 1.230504 -1.121069
wb_dma_de/assign_70_de_adr1/expr_1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_ch_sel/assign_116_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 2.213149 1.272779 0.878754 -2.399211 -1.649761 -0.894823 -2.445248 -4.587551 3.126433 -1.194820 1.945717 -0.983246 -0.593351 1.185679 0.185159 3.041994 0.661368 -1.500854 2.076793 0.622896
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_wb_mast/wire_wb_addr_o -0.472982 -2.166089 0.376484 2.896376 -0.963919 0.529267 1.509457 2.177572 -0.762750 -1.852296 3.688751 -1.392213 2.576785 2.920929 -0.216515 0.033078 1.008009 1.528578 1.094416 -0.278417
wb_dma_ch_rf/reg_ch_csr_r2 2.404916 -2.118348 -1.475193 0.918803 2.588894 0.881473 -0.095185 4.767709 0.821012 -1.165643 1.891404 1.312559 0.322986 -0.634684 -0.048089 -2.045979 -0.649069 1.544647 1.829485 -3.302645
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_ch_sel/assign_11_pri3 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_de 3.249660 1.994439 -1.958331 -3.148008 0.440570 -0.820029 -0.986843 2.638724 -0.494545 2.206767 -2.601613 1.604170 1.287323 1.187489 -2.633601 -1.022832 0.822145 -1.142160 1.786602 -1.205480
wb_dma_wb_slv/wire_wb_data_o -4.645716 -4.143800 1.285892 1.958623 1.030070 0.118178 2.620329 0.377393 1.511832 1.009335 3.869002 -2.193218 0.435718 2.747917 -0.475732 -1.513043 -2.684346 1.587996 1.319200 -1.040074
wb_dma_inc30r/always_1/stmt_1 -1.424240 -6.015100 2.357971 0.315933 -1.673566 1.609413 1.108474 0.452528 2.053610 2.743710 1.632895 -2.729188 3.962130 0.244596 2.955516 1.514238 1.674891 0.932558 1.017706 1.219380
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/assign_127_req_p0 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/assign_94_valid 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_ch_pri_enc/wire_pri12_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/always_20/if_1/block_1 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.609498 -0.649303 -0.518680 -0.379591 2.121097 1.564255 -0.626094 2.064996 2.149962 -1.144083 1.525662 2.434916 -0.411750 -1.543721 -0.233301 -0.911337 0.513632 0.870644 2.905331 -2.697213
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_wb_if/input_slv_din -4.645716 -4.143800 1.285892 1.958623 1.030070 0.118178 2.620329 0.377393 1.511832 1.009335 3.869002 -2.193218 0.435718 2.747917 -0.475732 -1.513043 -2.684346 1.587996 1.319200 -1.040074
wb_dma_ch_sel/assign_94_valid/expr_1 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.635148 -0.290425 2.594605 1.486020 2.046217 0.860307 -1.847116 0.362044 0.826856 -1.032184 0.775319 0.316514 -0.748608 1.450911 1.092344 -0.158878 -2.195774 -2.480483 2.596617 3.371808
wb_dma_de/always_21 2.953732 2.611638 0.351513 -0.654534 -1.254596 2.621459 0.840466 -2.518647 0.588835 -4.107894 2.128502 0.038714 0.629259 -0.204558 -0.861454 2.897442 0.597187 1.434324 3.027117 2.032591
wb_dma_de/always_22 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma_de/always_23 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma_ch_pri_enc/wire_pri1_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_de/assign_78_mast0_go -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_de/wire_dma_done 4.245111 0.523955 -1.433103 -3.126430 0.327696 0.296381 -2.096933 -0.113762 1.600953 0.357097 -2.492989 1.524686 0.065082 -1.163069 0.447080 2.673409 -0.516210 0.361949 0.858968 -0.540526
wb_dma_ch_sel/assign_150_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_rf/input_wb_rf_adr 1.030649 -1.622518 3.768714 -2.834073 0.323041 -2.109082 -0.190319 0.389558 3.828515 -0.127139 -0.196826 0.384426 -0.310691 2.362009 0.962351 -5.365279 -2.735003 -2.062066 2.541430 6.601339
wb_dma_wb_if -0.225543 1.766650 -1.403860 -2.386739 -0.506361 -2.406272 1.876903 -1.002880 1.298839 -1.171554 0.508737 1.077301 1.697978 -0.171020 -1.787593 -3.632439 2.461520 1.328344 1.228660 -0.187719
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.178373 1.422937 1.209094 2.297549 1.207149 4.878987 2.996144 -0.029469 -2.716423 -0.861593 -1.549626 3.401348 0.563876 -0.220240 -1.076208 1.484642 1.017686 2.338104 2.844722 1.822214
wb_dma_ch_pri_enc/wire_pri25_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_wb_mast/reg_mast_cyc -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/input_wb_rf_we 2.053313 -0.801018 -1.788357 -3.801618 -0.055849 -0.429722 1.827937 0.019627 0.150559 -1.103067 -0.798647 -1.288309 5.043413 0.037168 -0.753976 -2.987579 5.430095 0.559439 0.654206 -1.473660
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_de/always_6/if_1 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_wb_slv/always_4/stmt_1 1.991622 1.343919 2.195384 -0.480750 -2.533833 -1.704222 -0.525098 -2.385919 0.284601 -1.882342 3.264797 0.300585 0.901441 4.524849 -1.906846 -2.908720 -0.474096 -2.196525 4.958391 6.340340
wb_dma_de/assign_3_ptr_valid 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_wb_mast/input_pt_sel 0.835180 -2.807549 -1.173111 1.837245 2.251115 1.740682 2.222156 -0.129398 0.296801 -0.580159 1.731395 3.121819 4.293334 -0.504890 1.127724 -1.127849 -2.127920 4.588722 3.193779 3.444490
wb_dma_ch_pri_enc/wire_pri15_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_wb_slv/input_wb_we_i 2.570961 -1.810756 -1.556290 2.076835 0.146895 -1.039214 -3.250748 0.651390 -1.845661 -2.624981 2.737221 5.053044 -0.700651 5.198016 1.038492 -1.607072 -3.043894 1.991290 0.990302 2.865937
wb_dma_de/reg_tsz_cnt_is_0_r 2.836391 -0.032815 0.091795 3.123428 3.130917 3.126530 -0.096817 2.798307 -1.746915 -0.169308 -0.841849 -1.792598 1.578875 -1.216699 0.260765 2.683100 -0.789167 -0.790212 0.903212 -0.935785
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.812453 -5.331087 0.103483 -0.521398 3.999540 3.073438 -2.060530 1.194883 -0.815238 4.476647 -2.919709 2.772742 1.332659 -1.642897 2.833745 -1.767482 -0.956068 0.547046 1.304417 -0.552860
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/wire_mast1_drdy 0.596222 -1.874807 -1.024942 -0.489724 0.649030 -0.713281 -1.117648 1.531560 0.961264 -0.560140 1.192332 2.159439 -0.832402 -0.469997 0.938688 -2.237473 -1.363919 1.251568 0.897301 -0.440821
wb_dma_ch_rf/wire_ch_csr_we 2.602445 -0.667893 -1.915880 -3.727300 -0.651886 0.779571 2.643971 3.799414 -1.654543 -0.410178 -1.301952 0.311020 3.948732 1.969183 -2.335520 -2.890957 2.878128 1.193095 2.221594 -0.380103
wb_dma_ch_pri_enc/inst_u9 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/assign_8_ch_csr 1.536747 -0.068551 -1.839669 -2.843688 -0.437645 0.239349 0.204538 4.149517 -2.065859 2.646151 -2.435955 0.720593 1.915610 2.760957 -2.453786 -0.755699 0.286955 -0.424692 1.072749 -0.901417
wb_dma_ch_rf/wire_this_ptr_set 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_pri_enc/inst_u5 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u4 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u7 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u6 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u0 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u3 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u2 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/wire_de_start 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.761456 -2.010294 -0.484477 2.576957 1.449277 2.485534 0.141401 6.148623 -2.489064 -1.660836 1.055306 -0.484588 2.397540 0.428370 -0.003253 -1.172717 0.467191 -0.193437 1.490745 -1.018918
wb_dma_rf/wire_ch_stop 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma/wire_mast0_dout 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_ch_rf/input_de_adr0 -1.196137 -0.682141 -0.064439 -2.246280 -1.964003 0.820637 -2.079021 0.742914 -0.773719 0.818308 0.159031 0.632118 -4.561621 4.297818 -0.550950 2.879867 -0.948881 0.252619 -0.759775 -3.736481
wb_dma_ch_rf/input_de_adr1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_wb_if/input_wbs_data_i 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_de/reg_tsz_dec 1.891673 -1.132869 0.237637 3.426513 3.410365 2.488937 -0.479924 3.092925 -1.653908 0.171166 -0.909418 -2.887791 2.290488 -0.520031 0.994241 2.818069 -2.302317 -0.884958 0.938114 0.311101
wb_dma_ch_sel/input_ch0_am0 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_sel/input_ch0_am1 -0.287771 -3.077841 -0.438691 -0.140520 -0.321411 -0.595074 -0.511764 -0.308246 2.484210 1.489979 0.778980 -0.681940 2.206718 1.115591 1.149820 3.433750 -0.650056 2.086392 0.506428 -1.467378
wb_dma_ch_sel/assign_162_req_p1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.877226 0.456340 0.386916 3.161139 2.383412 3.726624 1.054122 -0.785460 -0.363023 -0.849785 0.592437 -0.676745 1.047055 -2.938649 0.316126 3.196533 0.117840 0.915814 1.090186 -1.071586
wb_dma_rf/wire_ch5_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_rf/wire_ch_am1_we -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_inc30r/wire_out -2.303329 -4.474306 0.833780 -1.499273 -2.391592 1.787106 2.308776 1.587574 0.894733 2.203501 0.948638 0.771325 0.733634 2.653133 -0.100680 0.089910 2.244465 3.300327 -0.185324 -2.880796
wb_dma_ch_pri_enc/reg_pri_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/input_wb0_we_i 2.570961 -1.810756 -1.556290 2.076835 0.146895 -1.039214 -3.250748 0.651390 -1.845661 -2.624981 2.737221 5.053044 -0.700651 5.198016 1.038492 -1.607072 -3.043894 1.991290 0.990302 2.865937
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.145752 -4.440753 1.093191 -2.318214 -2.562995 0.580666 -0.030634 -0.578422 2.077181 2.410486 0.544972 0.681609 -0.621831 3.492334 1.010515 2.224526 0.118626 2.600286 -0.209605 -1.793769
wb_dma_ch_rf/wire_ch_txsz_dewe 3.098396 1.127674 1.830320 3.444619 3.375075 2.466941 0.074146 0.664399 -0.536368 -1.374357 0.241442 -1.478936 0.956541 -1.084496 0.373865 1.300505 -1.440780 -1.861663 2.142312 2.086188
wb_dma_de/always_22/if_1/stmt_2 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 2.386302 -1.588125 1.463024 1.880484 2.142528 0.603555 -0.604665 3.597546 0.342630 -2.198490 2.467003 -0.178411 -0.239028 2.721626 0.560845 -1.551561 -2.174484 -0.637960 3.268629 1.311708
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_ch_sel/assign_149_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma/wire_de_ack 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_wb_mast/always_1/if_1 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_wb_if/wire_wb_cyc_o -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/assign_143_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_wb_mast/wire_mast_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma/wire_slv0_dout 2.296200 0.562150 3.186590 0.216472 -2.137953 -0.728783 -1.501306 -2.136559 0.546984 -0.413750 2.685963 -0.916566 1.463708 3.592273 -1.381222 -2.266520 -0.453589 -4.133158 3.807227 6.539313
wb_dma_ch_sel/reg_am1 -0.287771 -3.077841 -0.438691 -0.140520 -0.321411 -0.595074 -0.511764 -0.308246 2.484210 1.489979 0.778980 -0.681940 2.206718 1.115591 1.149820 3.433750 -0.650056 2.086392 0.506428 -1.467378
wb_dma_ch_sel/input_next_ch 4.245111 0.523955 -1.433103 -3.126430 0.327696 0.296381 -2.096933 -0.113762 1.600953 0.357097 -2.492989 1.524686 0.065082 -1.163069 0.447080 2.673409 -0.516210 0.361949 0.858968 -0.540526
wb_dma_de/always_9 1.891673 -1.132869 0.237637 3.426513 3.410365 2.488937 -0.479924 3.092925 -1.653908 0.171166 -0.909418 -2.887791 2.290488 -0.520031 0.994241 2.818069 -2.302317 -0.884958 0.938114 0.311101
wb_dma_de/always_8 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_wb_mast/always_1/if_1/cond 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_rf/always_1/case_1/stmt_12 -2.099671 -1.075867 3.073503 2.506597 -0.486748 1.002945 -0.304554 -1.672931 0.769107 0.315905 2.503973 0.561905 -2.963969 0.556246 1.307919 1.028584 -1.814099 -0.222398 0.894255 1.541212
wb_dma_rf/always_1/case_1/stmt_13 -0.956907 -1.842800 1.148007 -0.051399 0.499104 -2.060209 0.112535 -0.727965 3.930823 -1.698852 1.280224 -1.162701 -1.098608 0.207499 2.278896 0.911501 -0.551293 1.174154 -1.055918 -1.137979
wb_dma_de/always_3 -0.582463 -3.145821 -0.498089 2.470280 0.473838 -1.156836 1.307148 0.662417 1.671503 0.558769 2.631779 -1.891649 5.460050 0.364652 0.674556 0.817520 1.442140 1.825602 0.955453 -1.070189
wb_dma_de/always_2 -0.822260 -3.117814 1.010732 -3.644529 -3.367906 -0.185775 -0.841236 -0.104099 2.227391 1.488310 0.258765 0.277082 -1.384703 4.605405 0.432696 2.549958 0.580203 1.469296 -0.136793 -1.782749
wb_dma_de/always_5 4.953471 -0.048474 1.266481 0.896723 2.336842 2.296431 -1.579424 2.054865 0.979791 -0.038806 0.142703 -0.358032 -0.483391 -0.014844 -0.026910 2.075570 0.235480 -1.981684 2.165078 -2.016983
wb_dma_de/always_4 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_de/always_7 2.836391 -0.032815 0.091795 3.123428 3.130917 3.126530 -0.096817 2.798307 -1.746915 -0.169308 -0.841849 -1.792598 1.578875 -1.216699 0.260765 2.683100 -0.789167 -0.790212 0.903212 -0.935785
wb_dma_de/always_6 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_ch_sel/input_ch3_txsz 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_11/if_1 2.404916 -2.118348 -1.475193 0.918803 2.588894 0.881473 -0.095185 4.767709 0.821012 -1.165643 1.891404 1.312559 0.322986 -0.634684 -0.048089 -2.045979 -0.649069 1.544647 1.829485 -3.302645
wb_dma_ch_sel/assign_147_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/always_45/case_1/cond 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_de/assign_68_de_txsz 2.408205 -0.026715 -0.031865 2.339768 3.384763 1.978805 -1.727034 0.783962 -0.978181 0.780507 -1.454966 -3.826865 2.329094 -1.358294 1.053990 4.199049 -1.592746 -2.290406 0.757186 -0.234694
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_rf/always_20/if_1 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma/input_wb0s_data_i 2.242660 3.860613 1.722128 0.639764 -0.391599 2.024954 3.238867 -2.292923 -0.035486 -2.633177 -0.625302 3.456932 -1.323204 1.364595 -1.444618 1.612992 0.682171 2.838876 2.150201 3.307613
wb_dma_de/reg_dma_done_d 4.568491 2.651616 -0.771606 -1.494512 1.287675 0.847905 -1.640321 -0.694857 0.738945 -0.548369 -1.631709 1.757113 -0.876245 -2.203618 -0.431029 1.323366 -0.375519 -0.921471 1.579115 0.207827
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_wb_slv/assign_1_rf_sel -0.615355 3.742554 -0.274752 2.052396 1.412544 -3.196888 0.284371 4.217404 1.010251 -2.878705 3.068748 -0.990528 -2.318611 4.753434 -2.730731 -0.704824 -1.676823 -1.492780 0.247508 -2.172871
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.178373 1.422937 1.209094 2.297549 1.207149 4.878987 2.996144 -0.029469 -2.716423 -0.861593 -1.549626 3.401348 0.563876 -0.220240 -1.076208 1.484642 1.017686 2.338104 2.844722 1.822214
wb_dma_de/always_4/if_1/if_1/cond 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_ch_sel/assign_376_gnt_p1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_de/wire_wr_ack 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.877226 0.456340 0.386916 3.161139 2.383412 3.726624 1.054122 -0.785460 -0.363023 -0.849785 0.592437 -0.676745 1.047055 -2.938649 0.316126 3.196533 0.117840 0.915814 1.090186 -1.071586
wb_dma_ch_arb/always_1 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_ch_arb/always_2 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma/wire_ch0_txsz 3.658052 1.189532 0.632230 1.801252 2.463966 2.140564 -1.486435 -0.924845 -0.548092 -0.042627 -0.944126 -2.044031 1.742809 -2.047156 0.746967 3.389057 -0.144400 -2.295008 1.539748 0.748506
wb_dma_de/always_19 -0.971350 -0.609124 -2.354919 -1.280374 -0.571643 -1.589524 3.062532 2.222794 3.070509 -0.786127 0.450154 0.248011 2.352662 3.164891 -1.678664 3.271889 -2.387408 5.860679 1.819034 -1.298705
wb_dma_de/always_18 -0.035112 0.182477 -0.268367 3.955008 -1.388215 0.714036 -0.718927 -2.657396 -2.163764 -0.715470 4.479890 -1.662278 2.421870 2.278452 -1.107176 2.730524 1.280504 -0.396135 1.810434 -0.345659
wb_dma_de/always_15 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_de/always_14 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/always_11 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_de/always_13 4.245111 0.523955 -1.433103 -3.126430 0.327696 0.296381 -2.096933 -0.113762 1.600953 0.357097 -2.492989 1.524686 0.065082 -1.163069 0.447080 2.673409 -0.516210 0.361949 0.858968 -0.540526
wb_dma_de/always_12 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.938690 -0.649763 0.918849 -2.205246 1.192737 -0.197936 -2.168290 1.166048 2.692568 -2.378814 -0.152426 0.680366 -4.050543 3.482728 0.372229 -1.112040 -4.610392 -1.458896 -0.045665 2.080061
wb_dma_ch_sel/assign_155_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_pri_enc/wire_pri13_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/reg_read_r 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.758085 0.765140 -0.947240 0.276320 2.017923 2.446862 0.098211 0.213733 0.946360 -2.029829 1.119882 2.417219 0.788781 -3.223085 -0.178129 -0.071815 0.829129 1.460868 3.071022 -0.961754
wb_dma/assign_9_slv0_pt_in -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_rf/always_17/if_1/block_1 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.983710 1.935091 -2.689232 -3.418026 -2.436309 -1.320807 0.128065 -1.045203 1.096944 3.178589 1.667193 1.805246 2.218313 -0.300417 -3.467110 0.431337 2.086361 1.206639 2.967055 -2.999132
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 4.953471 -0.048474 1.266481 0.896723 2.336842 2.296431 -1.579424 2.054865 0.979791 -0.038806 0.142703 -0.358032 -0.483391 -0.014844 -0.026910 2.075570 0.235480 -1.981684 2.165078 -2.016983
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_pri_enc/wire_pri2_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/always_11/stmt_1 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_rf/wire_ch_adr1_we 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_sel_checker/input_ch_sel 0.807133 0.355428 1.909220 -0.390600 -0.777770 0.265729 -0.289531 -3.745713 2.475034 -1.187034 2.111847 1.307758 -1.534151 0.296134 0.465320 0.588366 0.000536 0.249264 1.820733 1.621618
wb_dma_ch_sel/input_ch1_adr1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma/wire_slv0_pt_in -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
wb_dma_rf/always_2/if_1/if_1/cond 3.894877 1.980014 1.534734 -1.809052 0.582109 -1.028691 -0.560889 0.940332 1.956869 -1.475272 -2.466343 2.566139 -4.958920 1.443776 -0.361387 -0.767524 -0.443672 -1.253992 -0.410608 0.039967
wb_dma_pri_enc_sub/reg_pri_out_d 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/always_4/case_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/wire_pri29_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_de/wire_read_hold -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_rf/wire_sw_pointer 5.361379 1.324432 -1.875077 -2.511148 0.626069 -2.496022 -1.944127 0.487592 2.089381 -3.219323 -2.612968 0.088405 0.828361 -1.356331 1.763086 2.124480 0.429746 0.136978 -0.770555 0.079576
wb_dma/wire_slv0_din -3.790859 -3.487895 2.725481 2.324212 -0.089821 -1.686787 1.074265 3.203629 0.035993 2.535269 1.161228 -1.578184 -1.342805 1.294058 1.377925 1.301839 -1.746544 -0.740932 1.654905 -0.657175
wb_dma_ch_rf/input_dma_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_158_req_p1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/assign_17_ch_am1_we -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_ch_rf/assign_7_pointer_s -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_wb_slv/always_5/stmt_1 2.033227 -0.311635 1.088920 0.914835 -0.236181 -1.651961 -1.244155 2.259764 0.854343 -2.897640 3.418185 -1.412045 0.359952 5.040012 -0.304147 -0.111265 -1.066442 -1.291974 2.791149 1.366465
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_wb_mast/assign_1 1.658218 -2.079374 -1.987800 3.371266 1.182340 -0.365442 0.891904 -0.864582 0.555201 -1.870047 3.933957 3.141946 5.587105 -0.745818 1.004745 -1.277091 -1.109527 4.131765 2.969749 3.509982
wb_dma_ch_sel/input_de_ack 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_sel/reg_valid_sel 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_de/assign_63_chunk_cnt_is_0_d 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.879921 -0.305054 -0.646564 0.494743 2.850825 2.062446 -0.075130 1.981980 0.412883 0.584818 -0.540795 0.339811 1.016875 -3.469166 -0.100954 -0.727691 0.999242 -0.456603 0.838625 -2.581398
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_wb_mast/always_4/stmt_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/assign_375_gnt_p0 2.875889 0.882495 0.200935 -1.391401 -1.386884 1.790054 4.206895 1.621426 0.716419 -1.129660 -0.650166 0.447229 3.159871 0.036566 -2.043476 0.425915 5.795783 2.413604 0.866572 -2.127374
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma/inst_u2 3.249660 1.994439 -1.958331 -3.148008 0.440570 -0.820029 -0.986843 2.638724 -0.494545 2.206767 -2.601613 1.604170 1.287323 1.187489 -2.633601 -1.022832 0.822145 -1.142160 1.786602 -1.205480
wb_dma/inst_u1 2.854756 1.023661 -1.534510 -3.148590 -0.349864 0.369918 -1.386848 2.746385 -1.143469 2.923449 -3.319286 1.444728 0.499551 0.651012 -1.826159 0.291357 0.239663 -1.282046 0.656091 -0.999782
wb_dma/inst_u0 1.768357 -1.007697 -0.937353 -4.437766 -2.100535 -1.362311 -1.277748 0.760696 -0.244216 0.757120 -1.966756 -1.179631 2.009326 1.989676 -0.300661 -0.798304 2.179447 -1.597847 -0.299281 -0.002647
wb_dma/inst_u4 2.557549 0.948001 -2.700044 0.446526 -1.261078 1.167968 0.076600 3.246011 -1.974127 -4.749929 2.448266 2.234327 0.992847 -2.670764 -0.809847 -2.728951 -0.998094 2.535514 2.361943 1.388153
wb_dma_ch_rf/assign_2_ch_adr1 0.594236 -0.983178 1.929382 2.681436 1.482623 -1.466036 0.376596 -1.546669 2.531622 -1.010818 3.542955 -2.838438 2.998134 -0.576011 0.615624 -2.387168 3.562325 -1.767613 0.958953 -0.766244
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_rf/wire_pointer_s -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_sel/always_40/case_1/stmt_1 2.175433 -0.310176 1.234524 0.474797 0.865614 2.485116 1.701745 -1.656826 2.468713 0.524034 1.706445 0.969648 0.534532 -2.025755 -0.839434 0.442511 3.868101 0.828402 1.693023 -3.492962
wb_dma_ch_sel/always_40/case_1/stmt_2 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_sel/always_40/case_1/stmt_3 0.807133 0.355428 1.909220 -0.390600 -0.777770 0.265729 -0.289531 -3.745713 2.475034 -1.187034 2.111847 1.307758 -1.534151 0.296134 0.465320 0.588366 0.000536 0.249264 1.820733 1.621618
wb_dma_ch_sel/always_40/case_1/stmt_4 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_pri_enc_sub 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/reg_ch_am1_r -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_de/assign_72_dma_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/reg_ptr_adr_low -0.886203 0.179879 -0.199535 2.656454 -1.401603 1.892794 -0.311526 -4.125474 -1.853706 0.652315 3.659995 -0.038115 0.919296 1.899263 -1.448391 2.858626 0.286854 0.659054 2.330939 -0.293346
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_de/reg_state 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma_ch_rf/always_26/if_1 5.361379 1.324432 -1.875077 -2.511148 0.626069 -2.496022 -1.944127 0.487592 2.089381 -3.219323 -2.612968 0.088405 0.828361 -1.356331 1.763086 2.124480 0.429746 0.136978 -0.770555 0.079576
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.415648 -2.364045 -0.823830 -1.256331 3.108013 3.338593 -0.441492 0.487291 -1.375499 3.700941 -3.791222 4.443688 -0.279210 -1.662456 0.837800 -0.392887 0.039836 2.505208 1.123392 -2.338983
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_sel/assign_113_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_inc30r/always_1 -1.424240 -6.015100 2.357971 0.315933 -1.673566 1.609413 1.108474 0.452528 2.053610 2.743710 1.632895 -2.729188 3.962130 0.244596 2.955516 1.514238 1.674891 0.932558 1.017706 1.219380
wb_dma_de/always_23/block_1/case_1/cond 4.274020 1.778281 -2.750614 -1.717717 2.820520 -1.016701 -1.691049 2.770867 -0.683825 3.513638 -3.563040 1.735786 2.780681 -0.595516 -2.312994 -0.993985 -0.788560 -1.558993 2.595837 -0.665026
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.761456 -2.010294 -0.484477 2.576957 1.449277 2.485534 0.141401 6.148623 -2.489064 -1.660836 1.055306 -0.484588 2.397540 0.428370 -0.003253 -1.172717 0.467191 -0.193437 1.490745 -1.018918
wb_dma_de/always_8/stmt_1/expr_1/expr_1 4.953471 -0.048474 1.266481 0.896723 2.336842 2.296431 -1.579424 2.054865 0.979791 -0.038806 0.142703 -0.358032 -0.483391 -0.014844 -0.026910 2.075570 0.235480 -1.981684 2.165078 -2.016983
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.649157 -1.093276 -0.767611 2.833458 2.482983 2.718002 0.029647 1.818529 -1.164309 1.029396 -1.193783 -2.259726 1.622308 -1.234917 0.580442 4.659801 -1.627172 0.859721 -0.367168 -2.227509
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 3.379872 0.662182 -0.134873 -0.146494 -1.351665 1.185265 1.542059 2.086240 -0.458874 -3.183675 2.744777 -0.519660 1.907120 0.692950 -1.792909 -1.824552 4.955848 -0.083799 1.701331 -2.050835
wb_dma_ch_sel/assign_148_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma/wire_ndr 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_pri_enc_sub/always_3/if_1/if_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.511720 -0.438855 0.917795 -1.415606 -1.099672 2.654106 1.611134 -1.682742 2.237220 -0.842533 2.180287 0.484944 -0.296862 -1.620992 -0.832402 0.131292 4.725656 1.117546 0.801711 -3.986240
wb_dma_rf/input_dma_done_all 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_de/assign_66_dma_done 4.245111 0.523955 -1.433103 -3.126430 0.327696 0.296381 -2.096933 -0.113762 1.600953 0.357097 -2.492989 1.524686 0.065082 -1.163069 0.447080 2.673409 -0.516210 0.361949 0.858968 -0.540526
wb_dma/wire_ch4_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/input_ch3_csr 5.456569 -0.693824 -1.225224 -1.899752 -1.685689 2.524008 -2.727569 0.906999 -3.125427 -0.785229 -2.318730 1.619640 1.301722 1.116110 1.116192 2.349459 -0.457450 -0.139171 1.176523 3.299235
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_de/wire_adr1_cnt_next -0.926676 -4.514202 -0.332957 1.958215 1.119830 0.617941 2.110735 1.323465 1.559558 1.354725 1.236087 -0.905099 4.642812 -0.577992 1.398945 0.722866 0.290113 3.185173 0.802925 -0.883148
wb_dma/wire_de_adr0 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/reg_adr0_cnt -0.822260 -3.117814 1.010732 -3.644529 -3.367906 -0.185775 -0.841236 -0.104099 2.227391 1.488310 0.258765 0.277082 -1.384703 4.605405 0.432696 2.549958 0.580203 1.469296 -0.136793 -1.782749
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/wire_am0 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma/wire_am1 -0.287771 -3.077841 -0.438691 -0.140520 -0.321411 -0.595074 -0.511764 -0.308246 2.484210 1.489979 0.778980 -0.681940 2.206718 1.115591 1.149820 3.433750 -0.650056 2.086392 0.506428 -1.467378
wb_dma_ch_sel/assign_137_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/assign_140_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_rf/always_22/if_1/if_1 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_de/assign_69_de_adr0 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_de/wire_mast0_go -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_wb_slv/input_slv_din -4.645716 -4.143800 1.285892 1.958623 1.030070 0.118178 2.620329 0.377393 1.511832 1.009335 3.869002 -2.193218 0.435718 2.747917 -0.475732 -1.513043 -2.684346 1.587996 1.319200 -1.040074
wb_dma_de/always_3/if_1/if_1 -0.582463 -3.145821 -0.498089 2.470280 0.473838 -1.156836 1.307148 0.662417 1.671503 0.558769 2.631779 -1.891649 5.460050 0.364652 0.674556 0.817520 1.442140 1.825602 0.955453 -1.070189
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_sel/always_47/case_1 -0.287771 -3.077841 -0.438691 -0.140520 -0.321411 -0.595074 -0.511764 -0.308246 2.484210 1.489979 0.778980 -0.681940 2.206718 1.115591 1.149820 3.433750 -0.650056 2.086392 0.506428 -1.467378
wb_dma_ch_sel/assign_152_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_de/reg_de_adr0_we 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_sel/assign_114_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_rf/assign_4_ch_am1 -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_de/wire_dma_done_all 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_wb_slv/input_wb_data_i 1.991622 1.343919 2.195384 -0.480750 -2.533833 -1.704222 -0.525098 -2.385919 0.284601 -1.882342 3.264797 0.300585 0.901441 4.524849 -1.906846 -2.908720 -0.474096 -2.196525 4.958391 6.340340
wb_dma_de/input_nd 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_sel/assign_126_ch_sel 2.880388 1.391234 -0.821844 -5.371056 0.391199 0.486832 0.735190 3.835659 1.433656 1.279549 -3.501290 -0.268595 -0.372579 1.045047 -2.599043 -1.171415 1.483311 -1.382514 -0.209599 -2.845932
wb_dma/wire_mast1_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/wire_ptr_valid 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma/wire_ch_sel 1.138237 3.740539 2.075839 -2.485417 2.131917 2.557540 3.902977 -0.999980 3.030398 0.709458 -3.719744 -1.250378 -3.035920 1.892253 -3.908269 3.053570 -3.803843 -0.538089 0.058276 0.014790
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.511720 -0.438855 0.917795 -1.415606 -1.099672 2.654106 1.611134 -1.682742 2.237220 -0.842533 2.180287 0.484944 -0.296862 -1.620992 -0.832402 0.131292 4.725656 1.117546 0.801711 -3.986240
wb_dma_de/always_12/stmt_1/expr_1 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma/wire_dma_req 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_ch_sel/assign_136_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_rf/assign_5_sw_pointer 5.361379 1.324432 -1.875077 -2.511148 0.626069 -2.496022 -1.944127 0.487592 2.089381 -3.219323 -2.612968 0.088405 0.828361 -1.356331 1.763086 2.124480 0.429746 0.136978 -0.770555 0.079576
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_ch_sel/assign_97_valid/expr_1 4.804315 -1.897112 -0.981241 -1.738920 -1.938824 -0.360541 -4.251032 1.796810 -2.210188 0.513019 0.135603 -0.777587 2.174128 6.137186 -0.003756 2.061928 0.772257 -2.283324 2.368061 0.445318
wb_dma_de/always_9/stmt_1 1.891673 -1.132869 0.237637 3.426513 3.410365 2.488937 -0.479924 3.092925 -1.653908 0.171166 -0.909418 -2.887791 2.290488 -0.520031 0.994241 2.818069 -2.302317 -0.884958 0.938114 0.311101
wb_dma_de/input_pause_req 1.588910 2.690630 0.049960 -1.791249 1.718749 -2.270203 -0.928534 1.631396 2.898486 1.770434 -1.648895 3.084981 -4.430515 0.545161 -2.066929 -1.030798 -2.496971 -1.139508 0.797966 -1.870087
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.049781 1.669728 1.188679 0.395894 -0.101215 3.235712 1.436403 -3.302302 0.643895 -0.101095 -0.472660 1.645981 -0.914191 -1.578736 -0.655522 3.481799 0.907326 1.390527 1.166476 -0.130726
wb_dma_de/wire_dma_busy -0.406436 1.589463 1.848218 -1.037101 3.691939 1.179166 0.731674 0.116510 2.972764 2.180332 -2.366056 -2.799166 -3.889668 0.348112 -1.732923 1.438860 -1.936227 -2.947226 -1.640848 -4.206800
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_pri_enc/always_2/if_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/always_6/if_1/stmt_1 1.434721 -0.052561 0.853848 2.527560 4.018006 2.574257 -0.503363 0.669862 -0.775811 2.349148 -1.642831 -4.597589 2.642678 -2.323561 0.316662 2.727946 0.136714 -3.249614 0.503639 -1.412181
wb_dma_ch_rf/input_de_txsz_we 3.098396 1.127674 1.830320 3.444619 3.375075 2.466941 0.074146 0.664399 -0.536368 -1.374357 0.241442 -1.478936 0.956541 -1.084496 0.373865 1.300505 -1.440780 -1.861663 2.142312 2.086188
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_wb_if/input_wb_addr_i -0.910730 0.345822 0.767046 -3.966042 1.460791 -3.828742 -0.217645 0.732243 2.781541 -2.732012 1.730385 2.489903 -0.844073 2.900819 1.530314 -5.642899 -3.524151 -0.414233 3.258337 5.817004
wb_dma_ch_sel/always_7/stmt_1 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.983710 1.935091 -2.689232 -3.418026 -2.436309 -1.320807 0.128065 -1.045203 1.096944 3.178589 1.667193 1.805246 2.218313 -0.300417 -3.467110 0.431337 2.086361 1.206639 2.967055 -2.999132
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.702680 0.518063 -0.501452 0.913600 1.464717 3.312294 1.281682 0.061506 -1.455203 -1.122221 -0.686410 5.151877 -0.232395 -2.203287 -0.074198 -0.957131 -0.401542 2.902910 2.595353 1.704183
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_rf/always_4/if_1/block_1 -3.609627 -1.918770 3.012056 1.812194 -1.319828 1.365541 0.548099 -3.945780 1.101143 0.229668 3.212125 -0.439002 -2.911096 0.620134 1.006019 1.176490 -0.330614 0.036759 -0.113418 -0.040844
wb_dma_de/reg_dma_abort_r 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/input_ch2_txsz 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/input_ch5_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_sel/assign_150_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_sel/assign_155_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/always_43/case_1/stmt_4 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_sel/always_43/case_1/stmt_3 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_sel/always_43/case_1/stmt_2 0.491138 -0.607115 0.308589 0.718239 1.708781 0.980151 -0.062595 -3.582763 2.432494 -1.113636 1.603935 1.760890 0.102075 -3.081167 1.610305 0.129561 -2.545634 1.795302 1.888530 2.641663
wb_dma_ch_sel/always_43/case_1/stmt_1 3.658052 1.189532 0.632230 1.801252 2.463966 2.140564 -1.486435 -0.924845 -0.548092 -0.042627 -0.944126 -2.044031 1.742809 -2.047156 0.746967 3.389057 -0.144400 -2.295008 1.539748 0.748506
wb_dma_de/always_19/stmt_1/expr_1 -0.971350 -0.609124 -2.354919 -1.280374 -0.571643 -1.589524 3.062532 2.222794 3.070509 -0.786127 0.450154 0.248011 2.352662 3.164891 -1.678664 3.271889 -2.387408 5.860679 1.819034 -1.298705
wb_dma_ch_rf/wire_ch_err_we 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.543857 -1.064499 1.417395 0.240691 2.135076 -0.378573 1.459443 0.585738 3.218177 1.609486 0.479506 -0.729979 -3.243023 2.391349 -1.164508 -0.668952 -2.454388 0.053561 -1.091356 -3.100822
wb_dma_rf/wire_ch1_adr1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 4.889161 -1.294661 0.661218 2.739211 0.838964 0.347169 -2.697486 -0.977409 -3.423938 3.286270 -0.693223 5.769271 -1.774753 3.499600 -0.582338 -3.065276 3.427349 -2.476167 0.074755 -1.152011
assert_wb_dma_wb_if/input_pt_sel_i -1.825565 -2.093773 1.233973 2.814156 -0.622477 2.311261 1.020665 0.240657 0.368513 -0.020245 2.276755 0.539613 -1.469658 -2.166900 0.395857 -0.349377 -1.294268 2.196900 0.297962 -0.622015
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.261093 -1.238213 -0.294115 -1.056460 -0.499822 2.198613 2.624359 5.724703 -0.252073 -2.151873 0.453213 0.467818 -0.317717 3.434499 -1.379080 -0.121900 -1.307239 3.152182 2.198704 -0.477501
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_rf/input_paused -0.863990 -0.036841 0.721909 2.019857 0.506515 -1.009599 -1.826597 -1.200630 1.083243 1.759770 2.343536 0.696363 -0.516828 1.366191 -0.151262 2.051385 -3.072890 -0.356710 2.643597 0.770941
wb_dma/wire_mast0_adr -0.035112 0.182477 -0.268367 3.955008 -1.388215 0.714036 -0.718927 -2.657396 -2.163764 -0.715470 4.479890 -1.662278 2.421870 2.278452 -1.107176 2.730524 1.280504 -0.396135 1.810434 -0.345659
wb_dma_ch_pri_enc/inst_u8 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/assign_148_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.921845 -1.294607 1.302287 2.049242 2.049955 0.376655 -1.358532 2.548457 0.046069 -0.336684 0.468854 -1.688116 -0.538314 1.549957 1.080572 0.823791 -2.632557 -1.690601 0.561681 0.581652
wb_dma_ch_arb/always_2/block_1 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_ch_sel/always_40/case_1/cond 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_ch_rf/assign_22_ch_err_we 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_rf/wire_pointer 0.676389 1.060288 5.526300 1.627270 -0.110375 1.031775 2.107747 -2.510714 2.082757 3.438138 0.133993 2.623298 -2.194242 -1.496608 -0.494157 -1.317711 3.758177 -2.203839 2.297068 0.878978
wb_dma_ch_pri_enc/always_2/if_1/if_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/wire_pri19_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/assign_5_pri1 1.062978 -1.290840 -0.380042 1.364090 3.123714 1.518634 -0.284721 1.339467 2.052645 0.265361 0.973085 1.309575 -1.528146 -2.930075 0.604765 0.010869 -1.416802 1.085795 0.514980 -3.428320
wb_dma_rf/inst_u26 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u27 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/always_23/block_1/case_1/block_10 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_de/always_23/block_1/case_1/block_11 2.953732 2.611638 0.351513 -0.654534 -1.254596 2.621459 0.840466 -2.518647 0.588835 -4.107894 2.128502 0.038714 0.629259 -0.204558 -0.861454 2.897442 0.597187 1.434324 3.027117 2.032591
wb_dma_rf/inst_u22 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u23 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u20 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/assign_86_de_ack 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_rf/inst_u28 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/inst_u29 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/always_1/stmt_1 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.725908 -0.751531 1.268963 3.596072 3.340912 2.595698 -0.038140 -0.065362 -0.232796 1.090314 -0.738584 -2.023072 1.182955 -1.854715 1.139675 3.070325 -2.221110 -0.716551 0.428849 0.531616
wb_dma_ch_sel/assign_142_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_rf/inst_check_wb_dma_rf 0.303242 -1.773032 1.466168 0.352426 0.759301 -2.319516 -0.747696 -1.586043 3.744179 -3.167156 2.165713 -2.244119 -0.090835 0.506756 2.673342 -0.186994 -0.228257 0.038429 -0.274423 0.453690
wb_dma_rf/reg_wb_rf_dout -3.448819 -4.656866 2.834796 2.172845 1.055071 -2.685919 -0.700162 2.279577 1.114041 1.965560 0.718598 -1.102833 -0.661633 0.616006 4.126078 -0.028672 -0.908035 -0.213351 0.401577 -0.363548
wb_dma/input_dma_req_i 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_de/input_am1 -0.287771 -3.077841 -0.438691 -0.140520 -0.321411 -0.595074 -0.511764 -0.308246 2.484210 1.489979 0.778980 -0.681940 2.206718 1.115591 1.149820 3.433750 -0.650056 2.086392 0.506428 -1.467378
wb_dma_de/input_am0 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_sel/reg_next_start 2.413931 -0.893779 -1.253555 -2.354885 0.997555 -1.104607 -4.019912 0.325157 2.116817 2.580563 -0.792683 0.317780 1.313523 -1.309560 0.957114 2.076111 -2.272933 -1.133542 2.622843 -0.122934
wb_dma_ch_sel/input_ch4_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_sel/assign_107_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma/wire_next_ch 4.245111 0.523955 -1.433103 -3.126430 0.327696 0.296381 -2.096933 -0.113762 1.600953 0.357097 -2.492989 1.524686 0.065082 -1.163069 0.447080 2.673409 -0.516210 0.361949 0.858968 -0.540526
wb_dma_rf/wire_ch2_txsz 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_ch_rf/wire_ch_am0 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_rf/wire_ch_am1 -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma/wire_ch6_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/input_csr 2.639718 -1.179880 0.447362 -1.522414 0.743517 2.830927 1.409441 0.839289 -1.305014 0.665223 -1.390678 5.887253 -0.059683 1.932281 -0.182350 -2.469831 -1.423335 3.263172 4.307909 3.728919
wb_dma_de/reg_read 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma/input_wb1_cyc_i -1.825565 -2.093773 1.233973 2.814156 -0.622477 2.311261 1.020665 0.240657 0.368513 -0.020245 2.276755 0.539613 -1.469658 -2.166900 0.395857 -0.349377 -1.294268 2.196900 0.297962 -0.622015
wb_dma_ch_rf/wire_ch_adr0_we -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_sel/assign_140_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_rf/wire_ch3_txsz 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_rf/input_wb_rf_din 2.296200 0.562150 3.186590 0.216472 -2.137953 -0.728783 -1.501306 -2.136559 0.546984 -0.413750 2.685963 -0.916566 1.463708 3.592273 -1.381222 -2.266520 -0.453589 -4.133158 3.807227 6.539313
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_pri_enc_sub/reg_pri_out_d1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_rf/always_19/if_1/block_1 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_ch_rf/always_2 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_ch_rf/always_1 1.345175 0.121048 1.716641 -0.627109 -1.122992 -0.038618 -2.657726 0.106671 1.352953 -0.194565 -0.068655 -2.096520 -2.480684 3.935251 0.414184 5.031675 -2.132097 -2.034685 -0.260177 0.087495
wb_dma_de/input_mast0_drdy 1.381925 1.080619 -3.099824 -0.719868 -0.901064 3.604725 -3.874602 -2.746745 -3.004416 0.034605 2.061646 0.747216 -2.065348 -0.400317 -2.582069 1.417051 -2.756129 -0.992106 1.326688 -1.804811
wb_dma_ch_rf/always_6 -0.474820 1.585690 -2.261545 -2.073646 -1.410585 -0.436717 0.998888 -0.811807 0.192615 3.419964 0.881746 3.531338 2.463936 0.091552 -3.329205 -0.490564 1.338529 2.167204 3.335472 -1.300672
wb_dma_ch_rf/always_5 -1.726224 -1.402227 1.568091 1.899442 -0.396750 1.397964 1.021843 -3.490894 1.093478 -1.692567 2.699563 -0.999757 -1.224725 -0.150593 1.021637 1.178160 0.753239 1.052625 -0.775342 -0.805662
wb_dma_ch_rf/always_4 -3.609627 -1.918770 3.012056 1.812194 -1.319828 1.365541 0.548099 -3.945780 1.101143 0.229668 3.212125 -0.439002 -2.911096 0.620134 1.006019 1.176490 -0.330614 0.036759 -0.113418 -0.040844
wb_dma_ch_rf/always_9 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_rf/always_8 -1.164219 -1.075543 1.398229 0.494857 3.225830 0.646365 0.449778 2.210193 2.094478 2.224549 -1.499833 -2.732459 -2.656362 1.837244 -0.823889 0.667862 -2.793190 -1.872447 -2.112386 -3.441869
assert_wb_dma_rf/input_wb_rf_dout 0.303242 -1.773032 1.466168 0.352426 0.759301 -2.319516 -0.747696 -1.586043 3.744179 -3.167156 2.165713 -2.244119 -0.090835 0.506756 2.673342 -0.186994 -0.228257 0.038429 -0.274423 0.453690
wb_dma/wire_wb1_addr_o -1.006191 -2.970284 0.414967 1.782388 -0.327493 2.213067 2.752382 2.886025 -0.567435 -1.056729 2.309828 0.079373 1.346581 1.969687 -0.101095 -0.564693 -0.238184 3.088692 1.200291 -0.269174
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_wb_slv/always_5/stmt_1/expr_1 2.033227 -0.311635 1.088920 0.914835 -0.236181 -1.651961 -1.244155 2.259764 0.854343 -2.897640 3.418185 -1.412045 0.359952 5.040012 -0.304147 -0.111265 -1.066442 -1.291974 2.791149 1.366465
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.364883 -0.563680 -1.564288 -4.730359 -0.877611 -1.505046 2.823036 -1.901267 1.853904 -3.322674 -1.456342 0.173527 2.128705 2.102610 -1.038931 -3.065946 3.290354 2.469635 -0.585923 -0.221504
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.692631 -1.290084 -1.435746 0.057923 0.069544 -3.176780 -2.231843 2.296264 2.047488 -3.585701 4.507425 1.150881 0.018777 2.692564 0.332901 -2.842184 -2.346687 0.523532 2.187314 0.805463
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_wb_slv/reg_slv_dout 1.991622 1.343919 2.195384 -0.480750 -2.533833 -1.704222 -0.525098 -2.385919 0.284601 -1.882342 3.264797 0.300585 0.901441 4.524849 -1.906846 -2.908720 -0.474096 -2.196525 4.958391 6.340340
wb_dma_ch_pri_enc/always_2 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/always_4 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/inst_u3 -0.225543 1.766650 -1.403860 -2.386739 -0.506361 -2.406272 1.876903 -1.002880 1.298839 -1.171554 0.508737 1.077301 1.697978 -0.171020 -1.787593 -3.632439 2.461520 1.328344 1.228660 -0.187719
wb_dma_wb_slv/always_1/stmt_1 0.718063 -1.266160 2.371762 -3.714510 -0.357204 -3.132243 -0.076689 0.091069 3.630808 -1.332049 0.894321 1.603951 -0.511245 3.094160 0.786572 -5.825308 -2.950284 -0.383156 3.706473 6.541880
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_rf/wire_ch0_am0 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_rf/wire_ch0_am1 -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma_wb_mast/wire_mast_drdy 2.536690 0.563492 -4.020372 -0.389416 -1.855733 3.700054 -3.869769 -2.379822 -4.619676 -1.210797 3.641054 2.510595 -0.678577 -1.126985 -1.598548 0.302969 -0.126067 0.377698 3.399348 -1.546558
wb_dma_wb_if/wire_mast_pt_out -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
wb_dma_ch_sel/assign_95_valid/expr_1 5.673401 -1.752887 -2.596931 -3.367464 -0.801832 0.446612 -5.255347 1.825202 -2.409064 -0.103441 -0.644611 -0.935249 2.044451 3.510851 0.345337 0.853157 0.164504 -2.619840 2.082705 -0.116818
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 3.379872 0.662182 -0.134873 -0.146494 -1.351665 1.185265 1.542059 2.086240 -0.458874 -3.183675 2.744777 -0.519660 1.907120 0.692950 -1.792909 -1.824552 4.955848 -0.083799 1.701331 -2.050835
wb_dma/constraint_slv0_din 0.011259 -0.261038 1.505124 0.834636 1.138612 -2.962203 -2.262340 -2.019209 3.495731 0.260483 1.449333 -0.389659 -2.426635 2.955081 0.272133 1.393158 -3.500119 -1.250877 1.156984 0.315483
wb_dma_de/always_4/if_1/if_1 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_rf/always_2 3.350151 2.431455 1.165293 -0.641524 -0.228037 -2.957720 -2.286111 0.957485 1.873069 0.100144 -1.042557 4.514407 -4.674721 0.771370 -0.546090 -0.656357 -1.224708 -1.219102 1.505273 0.495314
wb_dma_rf/inst_u24 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/always_1 -3.448819 -4.656866 2.834796 2.172845 1.055071 -2.685919 -0.700162 2.279577 1.114041 1.965560 0.718598 -1.102833 -0.661633 0.616006 4.126078 -0.028672 -0.908035 -0.213351 0.401577 -0.363548
wb_dma_ch_sel/always_38 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_ch_sel/always_39 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_sel/always_37 1.733256 0.784216 -0.338016 -6.575799 0.152209 1.977620 1.575758 1.686072 2.331891 2.580620 -4.044342 0.465905 -1.189015 0.033068 -2.548964 -0.817077 1.062464 -0.298203 0.047058 -2.669488
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.389078 -5.041425 -0.453961 -2.107375 2.136713 4.026704 0.059967 3.251441 -0.952579 3.299184 -1.987556 1.929709 2.817482 -1.189052 1.191105 -2.611521 0.103469 1.671994 2.110832 -0.537046
wb_dma_ch_sel/assign_10_pri3 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_rf/inst_u21 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_rf/wire_ch3_adr0 -2.385885 -1.241506 0.580295 -1.024426 -1.496344 0.924111 2.214275 0.278651 2.013484 -0.110805 1.691495 1.134133 -2.663990 2.054078 -1.149610 0.764107 0.534963 3.119545 -0.509773 -3.847720
wb_dma_ch_rf/input_dma_busy -1.164219 -1.075543 1.398229 0.494857 3.225830 0.646365 0.449778 2.210193 2.094478 2.224549 -1.499833 -2.732459 -2.656362 1.837244 -0.823889 0.667862 -2.793190 -1.872447 -2.112386 -3.441869
wb_dma_ch_sel/assign_134_req_p0 3.699131 1.054620 0.163051 -0.210091 -0.544863 0.971932 0.259184 4.193582 -1.169980 -2.328192 1.210346 -2.076456 0.838584 1.038298 -1.842782 -1.586182 4.195589 -2.565768 0.473010 -2.845571
wb_dma/wire_wb0m_data_o -4.645716 -4.143800 1.285892 1.958623 1.030070 0.118178 2.620329 0.377393 1.511832 1.009335 3.869002 -2.193218 0.435718 2.747917 -0.475732 -1.513043 -2.684346 1.587996 1.319200 -1.040074
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_ch_rf/always_6/if_1 -0.474820 1.585690 -2.261545 -2.073646 -1.410585 -0.436717 0.998888 -0.811807 0.192615 3.419964 0.881746 3.531338 2.463936 0.091552 -3.329205 -0.490564 1.338529 2.167204 3.335472 -1.300672
wb_dma 0.361253 1.038408 -1.316044 -1.332916 -0.573986 -0.744229 -0.317820 0.833599 -1.872299 0.686600 -2.270221 -0.187366 1.421869 -0.268796 -0.486015 -0.724493 0.608660 -0.798645 -0.748105 1.005029
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.879921 -0.305054 -0.646564 0.494743 2.850825 2.062446 -0.075130 1.981980 0.412883 0.584818 -0.540795 0.339811 1.016875 -3.469166 -0.100954 -0.727691 0.999242 -0.456603 0.838625 -2.581398
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
assert_wb_dma_rf/input_wb_rf_adr 0.303242 -1.773032 1.466168 0.352426 0.759301 -2.319516 -0.747696 -1.586043 3.744179 -3.167156 2.165713 -2.244119 -0.090835 0.506756 2.673342 -0.186994 -0.228257 0.038429 -0.274423 0.453690
wb_dma_ch_rf/always_6/if_1/if_1 -0.474820 1.585690 -2.261545 -2.073646 -1.410585 -0.436717 0.998888 -0.811807 0.192615 3.419964 0.881746 3.531338 2.463936 0.091552 -3.329205 -0.490564 1.338529 2.167204 3.335472 -1.300672
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_arb/wire_gnt 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.863990 -0.036841 0.721909 2.019857 0.506515 -1.009599 -1.826597 -1.200630 1.083243 1.759770 2.343536 0.696363 -0.516828 1.366191 -0.151262 2.051385 -3.072890 -0.356710 2.643597 0.770941
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_rf/always_1/case_1/cond -3.448819 -4.656866 2.834796 2.172845 1.055071 -2.685919 -0.700162 2.279577 1.114041 1.965560 0.718598 -1.102833 -0.661633 0.616006 4.126078 -0.028672 -0.908035 -0.213351 0.401577 -0.363548
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_wb_slv/assign_4/expr_1 -4.680855 -1.212117 0.342201 2.824572 3.030105 -0.430574 2.796907 -0.034043 0.065328 -0.530662 4.060509 -1.171823 0.600779 3.634287 -0.040543 -0.198267 -1.710915 1.167750 1.043220 -1.065938
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.796732 1.311267 0.891737 1.550490 1.231021 3.069732 0.407836 -2.560693 0.634924 -1.416252 1.046654 0.212389 0.437549 -2.757915 0.188017 2.524577 0.957877 0.317958 1.891082 0.046629
wb_dma_de/always_3/if_1/stmt_1 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_sel/assign_104_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_rf/always_9/stmt_1 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_wb_if/input_mast_adr -0.472982 -2.166089 0.376484 2.896376 -0.963919 0.529267 1.509457 2.177572 -0.762750 -1.852296 3.688751 -1.392213 2.576785 2.920929 -0.216515 0.033078 1.008009 1.528578 1.094416 -0.278417
assert_wb_dma_ch_arb/input_req 2.750727 -2.480868 0.291214 1.568502 1.740597 1.377790 -0.270200 5.179043 0.083473 -1.477485 2.264757 -0.431247 0.465010 2.563935 0.006940 -0.473215 -0.480522 0.343813 2.466751 -2.117291
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_wb_if/input_wbm_data_i 1.991622 1.343919 2.195384 -0.480750 -2.533833 -1.704222 -0.525098 -2.385919 0.284601 -1.882342 3.264797 0.300585 0.901441 4.524849 -1.906846 -2.908720 -0.474096 -2.196525 4.958391 6.340340
wb_dma_de/wire_tsz_cnt_is_0_d 2.879921 -0.305054 -0.646564 0.494743 2.850825 2.062446 -0.075130 1.981980 0.412883 0.584818 -0.540795 0.339811 1.016875 -3.469166 -0.100954 -0.727691 0.999242 -0.456603 0.838625 -2.581398
wb_dma/wire_dma_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel_checker/input_ch_sel_r 0.807133 0.355428 1.909220 -0.390600 -0.777770 0.265729 -0.289531 -3.745713 2.475034 -1.187034 2.111847 1.307758 -1.534151 0.296134 0.465320 0.588366 0.000536 0.249264 1.820733 1.621618
wb_dma_ch_sel/assign_119_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_inc30r/input_in -1.901485 -2.849425 1.311407 -2.346802 -3.589459 0.016525 1.363264 -2.774989 3.978608 1.517494 3.086369 -0.283810 1.323468 1.487869 -0.258074 1.255729 3.657497 2.252255 0.742148 -2.477108
wb_dma_ch_pri_enc/inst_u15 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u14 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u17 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/wire_dma_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_pri_enc/inst_u11 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u10 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u13 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u12 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u19 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u18 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/assign_110_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_rf/inst_u30 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 2.213149 1.272779 0.878754 -2.399211 -1.649761 -0.894823 -2.445248 -4.587551 3.126433 -1.194820 1.945717 -0.983246 -0.593351 1.185679 0.185159 3.041994 0.661368 -1.500854 2.076793 0.622896
wb_dma/wire_pointer3 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_pri_enc/wire_pri6_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_rf/assign_6_csr_we 3.894877 1.980014 1.534734 -1.809052 0.582109 -1.028691 -0.560889 0.940332 1.956869 -1.475272 -2.466343 2.566139 -4.958920 1.443776 -0.361387 -0.767524 -0.443672 -1.253992 -0.410608 0.039967
wb_dma_de/assign_82_rd_ack 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_sel/assign_96_valid 6.304981 -0.778072 -2.619665 -0.640544 -2.206575 -3.177856 -3.217986 -0.134835 -0.870771 -0.300671 -0.576142 3.413785 0.120676 6.028110 -0.243554 1.447608 0.787439 0.103763 0.553263 0.204907
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/reg_next_ch 4.245111 0.523955 -1.433103 -3.126430 0.327696 0.296381 -2.096933 -0.113762 1.600953 0.357097 -2.492989 1.524686 0.065082 -1.163069 0.447080 2.673409 -0.516210 0.361949 0.858968 -0.540526
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.098396 1.127674 1.830320 3.444619 3.375075 2.466941 0.074146 0.664399 -0.536368 -1.374357 0.241442 -1.478936 0.956541 -1.084496 0.373865 1.300505 -1.440780 -1.861663 2.142312 2.086188
assert_wb_dma_ch_arb 2.750727 -2.480868 0.291214 1.568502 1.740597 1.377790 -0.270200 5.179043 0.083473 -1.477485 2.264757 -0.431247 0.465010 2.563935 0.006940 -0.473215 -0.480522 0.343813 2.466751 -2.117291
wb_dma/wire_csr 4.054016 -1.207660 0.869835 -0.569081 -0.178566 4.240763 0.644272 3.922938 -2.967688 0.346774 -3.056249 4.486421 -1.156727 0.753821 0.457490 -0.452842 -1.538499 1.243617 1.229514 3.454090
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_wb_if/input_mast_din 0.672226 -0.981438 1.240129 3.229195 2.308227 2.838656 1.708111 -1.605114 -0.797112 0.162787 0.565018 0.740585 2.393561 -0.504080 0.725995 1.068570 -1.244702 1.686008 2.491502 2.910912
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_rf/reg_sw_pointer_r 5.361379 1.324432 -1.875077 -2.511148 0.626069 -2.496022 -1.944127 0.487592 2.089381 -3.219323 -2.612968 0.088405 0.828361 -1.356331 1.763086 2.124480 0.429746 0.136978 -0.770555 0.079576
wb_dma_ch_sel/assign_142_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_rf 1.768357 -1.007697 -0.937353 -4.437766 -2.100535 -1.362311 -1.277748 0.760696 -0.244216 0.757120 -1.966756 -1.179631 2.009326 1.989676 -0.300661 -0.798304 2.179447 -1.597847 -0.299281 -0.002647
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.002086 -4.234465 1.451084 0.768610 0.695517 1.131872 -0.127588 1.522033 0.448568 2.513564 -0.505405 -0.044948 -1.530089 1.119148 2.364003 1.698953 -0.949967 1.150875 -0.998487 -2.243600
wb_dma_de/reg_chunk_cnt 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.389078 -5.041425 -0.453961 -2.107375 2.136713 4.026704 0.059967 3.251441 -0.952579 3.299184 -1.987556 1.929709 2.817482 -1.189052 1.191105 -2.611521 0.103469 1.671994 2.110832 -0.537046
wb_dma_de/always_23/block_1/case_1/block_3/if_1 2.173957 -4.607875 -0.562255 -0.294290 2.354221 2.462494 0.600688 4.243698 -1.110917 2.790377 -1.450890 1.945815 4.294380 -0.964269 1.006700 -3.300265 1.567186 1.243536 1.514408 -0.702368
wb_dma/input_wb0m_data_i 1.991622 1.343919 2.195384 -0.480750 -2.533833 -1.704222 -0.525098 -2.385919 0.284601 -1.882342 3.264797 0.300585 0.901441 4.524849 -1.906846 -2.908720 -0.474096 -2.196525 4.958391 6.340340
wb_dma_de/always_15/stmt_1 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma/wire_ch7_csr 3.628360 0.189495 -1.314765 -2.183828 -1.613968 1.993704 -0.398502 1.616556 -2.230510 0.326210 -1.795682 1.342536 1.964834 -0.104578 -0.762742 0.512980 2.460153 0.201444 0.888773 0.069132
wb_dma/input_wb0_ack_i 3.068259 3.423104 -1.895385 -0.072621 -0.210869 1.914926 -0.453103 -5.314645 -1.424730 -0.811437 0.342928 3.843661 0.113842 -1.066516 -1.670715 1.683963 0.540852 2.007977 3.173695 1.380827
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.796780 -0.970338 -0.231810 0.961328 -0.591557 -0.476207 0.484126 3.691103 -0.511553 -2.670947 2.905688 -1.432749 2.213208 3.705156 -0.883368 -0.834447 1.071705 0.235761 2.068826 -0.422189
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 2.386302 -1.588125 1.463024 1.880484 2.142528 0.603555 -0.604665 3.597546 0.342630 -2.198490 2.467003 -0.178411 -0.239028 2.721626 0.560845 -1.551561 -2.174484 -0.637960 3.268629 1.311708
wb_dma_ch_sel/assign_125_de_start 3.745293 0.291666 -1.581469 -1.694219 1.098077 -2.348601 -4.037397 1.551718 1.673246 1.287272 -0.464707 -0.298034 2.286643 -0.550266 0.368687 1.520911 -1.263249 -2.058217 2.619307 -0.092942
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma_ch_sel/input_dma_busy 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_inc30r -2.303329 -4.474306 0.833780 -1.499273 -2.391592 1.787106 2.308776 1.587574 0.894733 2.203501 0.948638 0.771325 0.733634 2.653133 -0.100680 0.089910 2.244465 3.300327 -0.185324 -2.880796
wb_dma_ch_sel/always_45/case_1 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_sel/assign_117_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.694107 2.220832 0.502207 -1.372150 -0.783563 0.533640 -1.135388 -4.427136 2.265399 -2.506964 1.832986 -1.334386 1.148591 -0.432323 0.092606 3.653395 0.089788 -0.427092 2.989639 2.219716
wb_dma/wire_ch3_adr0 -2.385885 -1.241506 0.580295 -1.024426 -1.496344 0.924111 2.214275 0.278651 2.013484 -0.110805 1.691495 1.134133 -2.663990 2.054078 -1.149610 0.764107 0.534963 3.119545 -0.509773 -3.847720
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_de/always_6/if_1/if_1/cond 1.891673 -1.132869 0.237637 3.426513 3.410365 2.488937 -0.479924 3.092925 -1.653908 0.171166 -0.909418 -2.887791 2.290488 -0.520031 0.994241 2.818069 -2.302317 -0.884958 0.938114 0.311101
wb_dma/wire_mast1_pt_out -1.485558 0.474070 0.637208 3.296305 2.980640 -0.275175 0.409930 -0.628708 1.163523 -1.563331 2.574556 -0.525113 -1.165232 -0.540318 0.805924 0.496313 -2.153594 -0.021850 0.301898 -0.480708
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_sel/always_48 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_ch_sel/always_43 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_ch_sel/always_42 4.054016 -1.207660 0.869835 -0.569081 -0.178566 4.240763 0.644272 3.922938 -2.967688 0.346774 -3.056249 4.486421 -1.156727 0.753821 0.457490 -0.452842 -1.538499 1.243617 1.229514 3.454090
wb_dma_ch_sel/always_40 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_ch_sel/always_47 -0.287771 -3.077841 -0.438691 -0.140520 -0.321411 -0.595074 -0.511764 -0.308246 2.484210 1.489979 0.778980 -0.681940 2.206718 1.115591 1.149820 3.433750 -0.650056 2.086392 0.506428 -1.467378
wb_dma_ch_sel/always_46 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_sel/always_45 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_ch_sel/always_44 -1.062853 -0.505206 1.657992 -2.968063 -4.384335 0.180609 1.732092 -1.168378 2.579568 -1.695652 2.839289 0.101771 -2.050380 3.878187 -1.331334 0.629513 2.754233 1.839751 0.568038 -1.595299
wb_dma_ch_sel/assign_152_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_rf/input_ndnr 3.767359 0.402299 0.058694 1.154741 1.291267 3.800105 1.857967 0.602353 -0.457273 -0.990899 0.685087 0.051986 2.434441 -2.162611 -0.933878 0.958425 3.719863 0.889938 2.112827 -2.315137
wb_dma_de/always_4/if_1/stmt_1 4.953471 -0.048474 1.266481 0.896723 2.336842 2.296431 -1.579424 2.054865 0.979791 -0.038806 0.142703 -0.358032 -0.483391 -0.014844 -0.026910 2.075570 0.235480 -1.981684 2.165078 -2.016983
wb_dma_wb_if/wire_wb_addr_o -0.472982 -2.166089 0.376484 2.896376 -0.963919 0.529267 1.509457 2.177572 -0.762750 -1.852296 3.688751 -1.392213 2.576785 2.920929 -0.216515 0.033078 1.008009 1.528578 1.094416 -0.278417
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_sel/assign_111_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_wb_slv/assign_2_pt_sel -1.721324 -1.368646 -2.000505 2.196789 3.613348 2.452263 3.675738 2.640990 -0.764924 -1.720248 1.363106 0.257784 2.393919 -2.753978 -0.440125 -2.229102 -5.524626 3.766436 2.130964 1.930175
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.911344 0.373029 -0.241117 -1.488646 0.132153 -0.750795 -1.685915 0.447488 1.653882 -0.446285 -1.163312 -2.664716 2.905458 1.111603 0.439011 4.278450 0.966253 -1.245709 1.060410 -0.417482
wb_dma_ch_sel/assign_144_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_de/input_pointer 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.953732 2.611638 0.351513 -0.654534 -1.254596 2.621459 0.840466 -2.518647 0.588835 -4.107894 2.128502 0.038714 0.629259 -0.204558 -0.861454 2.897442 0.597187 1.434324 3.027117 2.032591
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.307780 2.180354 1.446870 -1.864032 -1.619203 -1.225331 -1.151139 -5.012049 3.244686 -0.197778 0.090486 0.876157 -1.977636 2.330910 -0.392172 3.971168 0.553826 -0.531491 1.164160 0.756781
wb_dma_ch_rf/input_wb_rf_adr 2.597851 -0.541106 -0.761913 -0.622028 0.777613 4.425041 -2.771780 -1.699338 4.055366 0.224722 2.051188 0.057608 3.190681 3.741331 -1.752670 -3.864378 -2.229259 0.355349 -4.167346 3.450855
wb_dma_ch_sel/input_pointer0 2.175433 -0.310176 1.234524 0.474797 0.865614 2.485116 1.701745 -1.656826 2.468713 0.524034 1.706445 0.969648 0.534532 -2.025755 -0.839434 0.442511 3.868101 0.828402 1.693023 -3.492962
wb_dma_ch_sel/input_pointer1 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma_ch_sel/input_pointer2 0.807133 0.355428 1.909220 -0.390600 -0.777770 0.265729 -0.289531 -3.745713 2.475034 -1.187034 2.111847 1.307758 -1.534151 0.296134 0.465320 0.588366 0.000536 0.249264 1.820733 1.621618
wb_dma_ch_sel/input_pointer3 1.385307 1.684777 1.867640 -0.120537 -0.635588 1.681010 1.011555 -3.521158 1.972283 0.470967 -0.109065 2.698980 -3.069248 0.010255 -0.815541 2.862888 1.091314 1.135302 0.717616 -1.050141
wb_dma_de/reg_chunk_0 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_sel/assign_151_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/assign_138_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_sel/reg_am0 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma/assign_2_dma_req 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.596918 -1.173427 -0.108230 -2.121170 -0.229264 1.397277 0.569074 -0.966803 3.075340 -0.719055 2.212188 1.483869 -1.501020 -3.169356 -0.075782 -2.041610 2.858425 1.259791 0.145679 -4.214257
wb_dma_ch_rf/wire_ch_csr 1.536747 -0.068551 -1.839669 -2.843688 -0.437645 0.239349 0.204538 4.149517 -2.065859 2.646151 -2.435955 0.720593 1.915610 2.760957 -2.453786 -0.755699 0.286955 -0.424692 1.072749 -0.901417
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.127533 -3.242314 2.226992 0.114880 -3.143592 0.382621 1.477977 -2.236566 2.317590 -0.389764 2.691524 -0.176218 1.174061 3.402092 1.175592 1.976871 0.767876 2.654873 1.196009 2.239392
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_sel/assign_118_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_ch_rf/input_de_adr1_we -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_wb_mast/input_mast_din 0.672226 -0.981438 1.240129 3.229195 2.308227 2.838656 1.708111 -1.605114 -0.797112 0.162787 0.565018 0.740585 2.393561 -0.504080 0.725995 1.068570 -1.244702 1.686008 2.491502 2.910912
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 2.162241 0.182703 0.106530 -3.642679 -0.579472 -0.787680 4.538913 -1.813098 1.743046 -2.962571 -2.241394 -1.706455 2.969477 3.804710 -1.882668 -1.392811 3.759309 2.023215 -0.426317 0.135450
wb_dma_de/always_2/if_1/stmt_1 -1.062853 -0.505206 1.657992 -2.968063 -4.384335 0.180609 1.732092 -1.168378 2.579568 -1.695652 2.839289 0.101771 -2.050380 3.878187 -1.331334 0.629513 2.754233 1.839751 0.568038 -1.595299
wb_dma_de/assign_65_done/expr_1 4.012468 0.487385 -0.475885 0.601863 3.035703 1.767874 -1.169896 1.222215 0.815906 -0.155874 -0.559116 1.294706 -0.078709 -2.974256 0.305399 0.514286 -0.892588 -0.434779 1.733278 -1.014571
wb_dma_ch_sel/reg_de_start_r 4.925915 -0.037844 -1.687087 -2.650836 0.592803 -1.093962 -3.261416 1.575515 1.430841 -0.511197 -1.084240 -0.885277 1.876211 0.149264 0.507755 1.908734 0.158043 -1.468563 1.284694 -0.988017
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/input_dma_rest -1.230225 -0.237820 1.560048 0.685745 -0.388050 1.231288 2.058207 -3.502981 2.064110 2.121786 0.102226 2.310202 -1.670528 0.579911 -0.676544 2.823055 -0.908819 2.525166 0.626045 -0.381431
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.266923 0.841859 2.060841 1.494875 0.954843 1.615675 2.487769 -2.898294 2.402840 2.630567 -0.152709 3.023743 -1.273624 -0.889779 -1.412707 1.388915 3.105361 1.231140 0.868511 -2.870462
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_de/wire_de_csr 2.049781 1.669728 1.188679 0.395894 -0.101215 3.235712 1.436403 -3.302302 0.643895 -0.101095 -0.472660 1.645981 -0.914191 -1.578736 -0.655522 3.481799 0.907326 1.390527 1.166476 -0.130726
wb_dma_ch_sel/reg_ndnr 3.767359 0.402299 0.058694 1.154741 1.291267 3.800105 1.857967 0.602353 -0.457273 -0.990899 0.685087 0.051986 2.434441 -2.162611 -0.933878 0.958425 3.719863 0.889938 2.112827 -2.315137
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_sel/reg_txsz 2.728100 0.517472 -0.498685 0.609407 3.225758 1.416095 -1.310228 -0.807800 0.727386 0.660308 -0.065896 -1.198776 1.923519 -4.561368 0.397752 -0.294283 0.605543 -2.147910 1.485550 -0.913392
wb_dma_rf/always_1/case_1/stmt_10 0.503951 -1.352423 1.793086 1.798318 1.372027 -0.084350 -0.344320 -2.235162 1.900273 -3.329630 3.032185 -2.654780 0.079494 0.681673 1.536130 -1.265830 0.014862 -0.732132 0.428187 0.855958
wb_dma_ch_pri_enc/inst_u28 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u29 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/wire_de_adr1 -1.077699 -1.559753 0.858786 2.161150 1.285862 1.288031 2.006111 -0.303834 1.156606 0.856157 1.777099 -0.280576 1.006155 -1.066475 -0.104758 -0.317427 1.473100 1.180427 0.368356 -2.241652
wb_dma_ch_arb/always_2/block_1/case_1 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_de/always_18/stmt_1/expr_1 -0.035112 0.182477 -0.268367 3.955008 -1.388215 0.714036 -0.718927 -2.657396 -2.163764 -0.715470 4.479890 -1.662278 2.421870 2.278452 -1.107176 2.730524 1.280504 -0.396135 1.810434 -0.345659
wb_dma_ch_arb/always_1/if_1 2.946722 0.609455 -1.354008 -2.530387 -1.373763 0.853449 2.689568 1.540223 1.031695 -1.470329 0.282471 1.995302 2.222367 -1.355731 -1.902101 -1.983555 5.016592 2.445841 1.061309 -2.562273
wb_dma_ch_pri_enc/inst_u20 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u21 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u22 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u23 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u24 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u25 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u26 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_pri_enc/inst_u27 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/wire_dma_busy -0.406436 1.589463 1.848218 -1.037101 3.691939 1.179166 0.731674 0.116510 2.972764 2.180332 -2.366056 -2.799166 -3.889668 0.348112 -1.732923 1.438860 -1.936227 -2.947226 -1.640848 -4.206800
wb_dma_ch_sel/reg_ack_o 2.480419 2.803710 1.309514 -1.560131 -0.984918 0.571138 0.359871 -4.684822 2.541419 -0.873753 -0.108070 0.252787 -0.097690 0.093258 -0.712282 3.979473 0.647921 0.194816 2.114821 1.689169
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_rf/reg_csr_r 3.350151 2.431455 1.165293 -0.641524 -0.228037 -2.957720 -2.286111 0.957485 1.873069 0.100144 -1.042557 4.514407 -4.674721 0.771370 -0.546090 -0.656357 -1.224708 -1.219102 1.505273 0.495314
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.558245 -1.748735 0.659002 -1.075555 -0.332716 0.567927 -0.884868 4.603373 0.762215 -1.326320 1.578261 0.010552 -1.472776 5.284050 -0.638615 0.629448 -0.919134 0.244824 2.418194 -1.670248
assert_wb_dma_ch_sel 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_rf/always_27/stmt_1/expr_1 6.119567 2.077288 -1.833442 -2.943564 0.284392 -0.926844 -2.514373 0.919857 1.100418 -1.198181 -2.319526 0.815111 0.923762 -0.333186 -0.200109 2.287366 0.482227 -0.910577 1.112419 -0.228498
wb_dma_ch_sel/inst_ch2 0.807133 0.355428 1.909220 -0.390600 -0.777770 0.265729 -0.289531 -3.745713 2.475034 -1.187034 2.111847 1.307758 -1.534151 0.296134 0.465320 0.588366 0.000536 0.249264 1.820733 1.621618
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_ch_sel/assign_122_valid 4.475099 0.317578 0.878454 -1.062857 0.443284 1.411426 -1.519509 2.217052 0.773047 -0.233633 -0.271908 -0.258726 -0.699372 2.307598 -0.720197 2.328524 0.268077 -1.517084 2.129143 -1.367512
wb_dma_rf/wire_dma_abort 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_de/assign_67_dma_done_all/expr_1 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
wb_dma_de/always_4/if_1/cond 3.963382 -0.702356 -0.061986 0.037169 2.979000 0.726848 -2.216749 2.605549 1.902345 0.251183 0.110392 1.140116 -1.187478 -1.111928 0.437122 0.002602 -1.606478 -1.115762 1.852182 -1.994291
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.926676 -4.514202 -0.332957 1.958215 1.119830 0.617941 2.110735 1.323465 1.559558 1.354725 1.236087 -0.905099 4.642812 -0.577992 1.398945 0.722866 0.290113 3.185173 0.802925 -0.883148
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.364883 -0.563680 -1.564288 -4.730359 -0.877611 -1.505046 2.823036 -1.901267 1.853904 -3.322674 -1.456342 0.173527 2.128705 2.102610 -1.038931 -3.065946 3.290354 2.469635 -0.585923 -0.221504
wb_dma_ch_sel/assign_156_req_p0 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
assert_wb_dma_ch_arb/input_advance 2.750727 -2.480868 0.291214 1.568502 1.740597 1.377790 -0.270200 5.179043 0.083473 -1.477485 2.264757 -0.431247 0.465010 2.563935 0.006940 -0.473215 -0.480522 0.343813 2.466751 -2.117291
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.669613 -0.029917 1.181796 -1.055966 -1.612195 -0.733625 -0.511533 0.061639 1.915243 -1.449141 2.113650 -0.025729 -1.930820 4.193544 -0.636196 1.471236 -0.551615 0.223950 1.502390 -0.258871
wb_dma_ch_rf/reg_ch_tot_sz_r 1.434721 -0.052561 0.853848 2.527560 4.018006 2.574257 -0.503363 0.669862 -0.775811 2.349148 -1.642831 -4.597589 2.642678 -2.323561 0.316662 2.727946 0.136714 -3.249614 0.503639 -1.412181
wb_dma_ch_rf/wire_ch_adr0 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_ch_rf/wire_ch_adr1 0.594236 -0.983178 1.929382 2.681436 1.482623 -1.466036 0.376596 -1.546669 2.531622 -1.010818 3.542955 -2.838438 2.998134 -0.576011 0.615624 -2.387168 3.562325 -1.767613 0.958953 -0.766244
wb_dma/wire_ch0_adr0 0.758357 -1.794405 1.993522 -1.568346 -3.326372 1.339038 0.087018 -1.397004 0.780856 -0.799489 2.026846 1.616178 -1.069561 5.749431 -0.378539 1.123413 -0.440215 1.683088 2.453250 2.717117
wb_dma/wire_ch0_adr1 -0.013998 -0.981733 0.683391 2.760682 -0.189453 -1.132207 -0.267765 0.610529 0.478618 -1.878925 3.817463 -2.394676 1.632753 2.368311 0.107567 0.562258 0.683934 -0.641343 0.879758 -0.595519
wb_dma_ch_pri_enc/wire_pri24_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma/input_dma_rest_i -1.230225 -0.237820 1.560048 0.685745 -0.388050 1.231288 2.058207 -3.502981 2.064110 2.121786 0.102226 2.310202 -1.670528 0.579911 -0.676544 2.823055 -0.908819 2.525166 0.626045 -0.381431
wb_dma_inc30r/assign_1_out -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_sel/assign_133_req_p0 3.699131 1.054620 0.163051 -0.210091 -0.544863 0.971932 0.259184 4.193582 -1.169980 -2.328192 1.210346 -2.076456 0.838584 1.038298 -1.842782 -1.586182 4.195589 -2.565768 0.473010 -2.845571
wb_dma_ch_rf/always_23 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_inc30r/reg_out_r -1.424240 -6.015100 2.357971 0.315933 -1.673566 1.609413 1.108474 0.452528 2.053610 2.743710 1.632895 -2.729188 3.962130 0.244596 2.955516 1.514238 1.674891 0.932558 1.017706 1.219380
wb_dma/wire_pointer2 0.807133 0.355428 1.909220 -0.390600 -0.777770 0.265729 -0.289531 -3.745713 2.475034 -1.187034 2.111847 1.307758 -1.534151 0.296134 0.465320 0.588366 0.000536 0.249264 1.820733 1.621618
wb_dma_ch_rf/always_20 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma/wire_pointer0 2.175433 -0.310176 1.234524 0.474797 0.865614 2.485116 1.701745 -1.656826 2.468713 0.524034 1.706445 0.969648 0.534532 -2.025755 -0.839434 0.442511 3.868101 0.828402 1.693023 -3.492962
wb_dma/wire_pointer1 3.295452 0.604863 1.321696 -0.109605 0.464680 2.234815 0.134218 -1.630438 2.508921 -1.080346 1.664142 1.277469 -1.272652 -0.669807 -0.404839 2.040895 1.363489 0.552687 2.274863 -1.798567
wb_dma/wire_mast0_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_rf/always_26 5.361379 1.324432 -1.875077 -2.511148 0.626069 -2.496022 -1.944127 0.487592 2.089381 -3.219323 -2.612968 0.088405 0.828361 -1.356331 1.763086 2.124480 0.429746 0.136978 -0.770555 0.079576
wb_dma_de/always_23/block_1/case_1/block_5 1.415648 -2.364045 -0.823830 -1.256331 3.108013 3.338593 -0.441492 0.487291 -1.375499 3.700941 -3.791222 4.443688 -0.279210 -1.662456 0.837800 -0.392887 0.039836 2.505208 1.123392 -2.338983
wb_dma_ch_sel/assign_144_req_p0/expr_1 4.648579 0.617724 0.214223 -0.710478 -0.077267 -0.136827 -1.697197 2.678021 0.346204 -1.458947 0.879009 -0.956940 0.744939 2.920252 -0.964871 1.098952 1.172909 -1.966163 2.270636 -0.979196
wb_dma_ch_rf/wire_ch_am0_we -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma_ch_rf/always_25 -0.703813 -3.422869 0.243143 -0.338378 0.224510 -2.206261 -0.262442 -0.308373 3.691059 -0.129387 0.234699 -1.646192 1.489392 0.654407 2.750626 2.496671 -0.462377 1.932354 -1.060637 -1.171802
wb_dma/wire_dma_rest -1.230225 -0.237820 1.560048 0.685745 -0.388050 1.231288 2.058207 -3.502981 2.064110 2.121786 0.102226 2.310202 -1.670528 0.579911 -0.676544 2.823055 -0.908819 2.525166 0.626045 -0.381431
wb_dma_wb_mast/input_mast_adr -0.472982 -2.166089 0.376484 2.896376 -0.963919 0.529267 1.509457 2.177572 -0.762750 -1.852296 3.688751 -1.392213 2.576785 2.920929 -0.216515 0.033078 1.008009 1.528578 1.094416 -0.278417
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.375916 -0.336249 1.195570 -2.675384 -2.186668 2.882518 0.445385 -1.973889 2.208629 -1.613345 1.883274 1.120589 -2.847922 -0.595019 -0.312891 1.142267 3.063418 1.201867 0.363522 -3.381061
wb_dma_ch_sel/always_44/case_1 -1.062853 -0.505206 1.657992 -2.968063 -4.384335 0.180609 1.732092 -1.168378 2.579568 -1.695652 2.839289 0.101771 -2.050380 3.878187 -1.331334 0.629513 2.754233 1.839751 0.568038 -1.595299
wb_dma/wire_ch0_am0 -0.342634 -2.608686 1.850267 1.208961 -0.267429 1.904465 -0.756040 0.560336 -0.884951 1.330151 1.501328 1.512181 -1.472809 4.406182 0.042633 0.273826 -2.336305 0.382847 1.933470 1.275256
wb_dma/wire_ch0_am1 -0.287771 -3.077841 -0.438691 -0.140520 -0.321411 -0.595074 -0.511764 -0.308246 2.484210 1.489979 0.778980 -0.681940 2.206718 1.115591 1.149820 3.433750 -0.650056 2.086392 0.506428 -1.467378
wb_dma_ch_rf/always_19/if_1 0.340999 -1.387597 1.389214 2.188010 2.032415 1.045068 -1.613929 1.090903 0.306803 0.837181 -0.141424 -1.686701 -1.088165 0.313573 1.383791 2.278348 -2.576714 -1.611651 -0.355078 -0.277223
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.010274 -1.751695 1.889932 -2.621234 -3.395788 0.979838 -0.025225 0.354647 0.536853 0.559179 0.909523 1.112489 -3.259923 5.420418 -0.627869 0.966956 0.430349 0.878945 0.318965 -0.933747
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 4.889161 -1.294661 0.661218 2.739211 0.838964 0.347169 -2.697486 -0.977409 -3.423938 3.286270 -0.693223 5.769271 -1.774753 3.499600 -0.582338 -3.065276 3.427349 -2.476167 0.074755 -1.152011
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.886203 0.179879 -0.199535 2.656454 -1.401603 1.892794 -0.311526 -4.125474 -1.853706 0.652315 3.659995 -0.038115 0.919296 1.899263 -1.448391 2.858626 0.286854 0.659054 2.330939 -0.293346
wb_dma_de/always_3/if_1 -0.582463 -3.145821 -0.498089 2.470280 0.473838 -1.156836 1.307148 0.662417 1.671503 0.558769 2.631779 -1.891649 5.460050 0.364652 0.674556 0.817520 1.442140 1.825602 0.955453 -1.070189
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/assign_16_ch_adr1_we 0.077264 -0.382119 0.555773 2.980098 0.859253 -1.229948 0.595937 -0.704414 1.429761 -0.566049 3.546250 -2.549672 2.898429 -0.139835 -0.432268 -0.205363 2.919045 -1.051375 0.715902 -2.196650
wb_dma_wb_if/wire_wbm_data_o -4.645716 -4.143800 1.285892 1.958623 1.030070 0.118178 2.620329 0.377393 1.511832 1.009335 3.869002 -2.193218 0.435718 2.747917 -0.475732 -1.513043 -2.684346 1.587996 1.319200 -1.040074
wb_dma_ch_pri_enc/wire_pri_out_tmp 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.986886 -1.494224 0.122101 1.365282 1.884692 2.332667 0.140885 4.192752 0.518818 -1.414212 2.017509 -0.197894 0.808448 0.960963 -0.529693 0.435253 1.099739 0.403744 2.522047 -3.401680
wb_dma_ch_sel/always_48/case_1/stmt_1 2.875889 0.882495 0.200935 -1.391401 -1.386884 1.790054 4.206895 1.621426 0.716419 -1.129660 -0.650166 0.447229 3.159871 0.036566 -2.043476 0.425915 5.795783 2.413604 0.866572 -2.127374
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
assert_wb_dma_ch_arb/input_grant0 2.750727 -2.480868 0.291214 1.568502 1.740597 1.377790 -0.270200 5.179043 0.083473 -1.477485 2.264757 -0.431247 0.465010 2.563935 0.006940 -0.473215 -0.480522 0.343813 2.466751 -2.117291
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_pri_enc/wire_pri18_out 2.183223 -0.005582 0.305037 -0.354337 1.699511 0.980712 -0.720493 -1.139460 3.125169 -0.317448 1.160750 2.469088 -2.200615 -2.403634 0.349386 0.160727 -0.747149 0.800730 1.573424 -1.736746
wb_dma_de/assign_6_adr0_cnt_next -2.002086 -4.234465 1.451084 0.768610 0.695517 1.131872 -0.127588 1.522033 0.448568 2.513564 -0.505405 -0.044948 -1.530089 1.119148 2.364003 1.698953 -0.949967 1.150875 -0.998487 -2.243600
wb_dma_ch_rf/reg_ch_err 3.969283 0.087791 -0.664553 -2.447711 -0.167499 0.377930 -0.663385 1.157084 2.217482 -1.333685 1.278449 2.521755 -0.762366 0.461951 -0.915735 -0.690839 1.040444 0.987091 2.643174 -1.861560
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.686126 -0.706262 0.943842 1.269840 1.699318 2.712929 0.335289 0.799454 1.988297 -0.703488 1.850191 0.321461 -0.996313 -0.693397 -0.217939 1.964552 0.802952 0.718289 1.639459 -3.618971
wb_dma_wb_slv/input_wb_addr_i -0.910730 0.345822 0.767046 -3.966042 1.460791 -3.828742 -0.217645 0.732243 2.781541 -2.732012 1.730385 2.489903 -0.844073 2.900819 1.530314 -5.642899 -3.524151 -0.414233 3.258337 5.817004
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.652254 -1.827194 0.081944 1.020129 1.921797 0.035465 -0.637117 -0.152708 2.150808 0.081892 1.516689 1.581346 -1.734905 -1.649675 1.306388 -0.969105 -2.575431 1.194911 0.420843 -0.684102
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 4.122286 0.906317 0.678481 1.849141 2.176947 3.118150 -0.281868 1.036594 -0.815958 -0.490641 -0.592292 -0.533349 0.917405 -1.372753 -0.081932 2.454547 0.542827 -1.055933 1.656587 -0.531125
