{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543980109366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543980109366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 22:21:49 2018 " "Processing started: Tue Dec 04 22:21:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543980109366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980109366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Thunderbird_Turn_Signal -c Thunderbird_Turn_Signal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Thunderbird_Turn_Signal -c Thunderbird_Turn_Signal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980109366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543980110132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1543980110132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ped_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file ped_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 ped_flip_flop " "Found entity 1: ped_flip_flop" {  } { { "ped_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/ped_flip_flop.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543980140307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980140307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file gated_d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 gated_d_latch " "Found entity 1: gated_d_latch" {  } { { "gated_d_latch.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/gated_d_latch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543980140307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980140307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/clock_1hz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543980140307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980140307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thunderbird_turn_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file thunderbird_turn_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Thunderbird_Turn_Signal " "Found entity 1: Thunderbird_Turn_Signal" {  } { { "Thunderbird_Turn_Signal.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543980140323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980140323 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tb.v(50) " "Verilog HDL warning at tb.v(50): extended using \"x\" or \"z\"" {  } { { "tb.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/tb.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543980140323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543980140323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980140323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_la Thunderbird_Turn_Signal.v(16) " "Verilog HDL Implicit Net warning at Thunderbird_Turn_Signal.v(16): created implicit net for \"next_la\"" {  } { { "Thunderbird_Turn_Signal.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543980140323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_lb Thunderbird_Turn_Signal.v(17) " "Verilog HDL Implicit Net warning at Thunderbird_Turn_Signal.v(17): created implicit net for \"next_lb\"" {  } { { "Thunderbird_Turn_Signal.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543980140323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_lc Thunderbird_Turn_Signal.v(18) " "Verilog HDL Implicit Net warning at Thunderbird_Turn_Signal.v(18): created implicit net for \"next_lc\"" {  } { { "Thunderbird_Turn_Signal.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543980140323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_ra Thunderbird_Turn_Signal.v(21) " "Verilog HDL Implicit Net warning at Thunderbird_Turn_Signal.v(21): created implicit net for \"next_ra\"" {  } { { "Thunderbird_Turn_Signal.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543980140323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_rb Thunderbird_Turn_Signal.v(22) " "Verilog HDL Implicit Net warning at Thunderbird_Turn_Signal.v(22): created implicit net for \"next_rb\"" {  } { { "Thunderbird_Turn_Signal.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543980140323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next_rc Thunderbird_Turn_Signal.v(23) " "Verilog HDL Implicit Net warning at Thunderbird_Turn_Signal.v(23): created implicit net for \"next_rc\"" {  } { { "Thunderbird_Turn_Signal.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543980140323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Thunderbird_Turn_Signal " "Elaborating entity \"Thunderbird_Turn_Signal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543980140354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ped_flip_flop ped_flip_flop:ff_la " "Elaborating entity \"ped_flip_flop\" for hierarchy \"ped_flip_flop:ff_la\"" {  } { { "Thunderbird_Turn_Signal.v" "ff_la" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543980140354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gated_d_latch ped_flip_flop:ff_la\|gated_d_latch:latch1 " "Elaborating entity \"gated_d_latch\" for hierarchy \"ped_flip_flop:ff_la\|gated_d_latch:latch1\"" {  } { { "ped_flip_flop.v" "latch1" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/ped_flip_flop.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543980140354 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q gated_d_latch.v(7) " "Verilog HDL Always Construct warning at gated_d_latch.v(7): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "gated_d_latch.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/gated_d_latch.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543980140370 "|Thunderbird_Turn_Signal|ped_flip_flop:ff_la|gated_d_latch:latch1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q gated_d_latch.v(8) " "Inferred latch for \"Q\" at gated_d_latch.v(8)" {  } { { "gated_d_latch.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/gated_d_latch.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980140370 "|Thunderbird_Turn_Signal|ped_flip_flop:ff_la|gated_d_latch:latch1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543980141042 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/output_files/Thunderbird_Turn_Signal.map.smsg " "Generated suppressed messages file C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/output_files/Thunderbird_Turn_Signal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980141557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543980141714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543980141714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Thunderbird_Turn_Signal.v" "" { Text "C:/Users/USER1/Digital Logic/Thunderbird_Turn_Signal/Thunderbird_Turn_Signal.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543980141824 "|Thunderbird_Turn_Signal|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543980141824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543980141824 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543980141824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543980141824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543980141824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543980141885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 22:22:21 2018 " "Processing ended: Tue Dec 04 22:22:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543980141885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543980141885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543980141885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543980141885 ""}
