Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 16 21:35:07 2024
| Host         : Peng0v0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.215        0.000                      0                 1065        0.208        0.000                      0                 1065        1.100        0.000                       0                  1071  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       15.215        0.000                      0                 1065        0.208        0.000                      0                 1065        9.600        0.000                       0                  1067  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.215ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.515ns (32.578%)  route 3.135ns (67.422%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 18.277 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.483 r  ALU/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    ALU/res0_inferred__1/i__carry__2_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  ALU/res0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.537    ALU/res0_inferred__1/i__carry__3_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.591 r  ALU/res0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.591    ALU/res0_inferred__1/i__carry__4_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.756 r  ALU/res0_inferred__1/i__carry__5/O[1]
                         net (fo=1, routed)           0.440     2.196    REGs/data2[25]
    SLICE_X11Y167        LUT6 (Prop_lut6_I5_O)        0.125     2.321 r  REGs/digit4[1]_i_2/O
                         net (fo=1, routed)           0.000     2.321    REGs/res[25]
    SLICE_X11Y167        MUXF7 (Prop_muxf7_I0_O)      0.107     2.428 r  REGs/digit4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.428    DIS/digit4_reg[3]_0[1]
    SLICE_X11Y167        FDRE                                         r  DIS/digit4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.159    18.277    DIS/clk_out1
    SLICE_X11Y167        FDRE                                         r  DIS/digit4_reg[1]/C
                         clock pessimism             -0.609    17.669    
                         clock uncertainty           -0.074    17.595    
    SLICE_X11Y167        FDRE (Setup_fdre_C_D)        0.048    17.643    DIS/digit4_reg[1]
  -------------------------------------------------------------------
                         required time                         17.643    
                         arrival time                          -2.428    
  -------------------------------------------------------------------
                         slack                                 15.215    

Slack (MET) :             15.259ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.565ns (33.971%)  route 3.042ns (66.029%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 18.277 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.483 r  ALU/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    ALU/res0_inferred__1/i__carry__2_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  ALU/res0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.537    ALU/res0_inferred__1/i__carry__3_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.591 r  ALU/res0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.591    ALU/res0_inferred__1/i__carry__4_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.645 r  ALU/res0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.645    ALU/res0_inferred__1/i__carry__5_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.796 r  ALU/res0_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.347     2.142    REGs/data2[31]
    SLICE_X11Y167        LUT6 (Prop_lut6_I5_O)        0.120     2.262 r  REGs/digit4[3]_i_3/O
                         net (fo=1, routed)           0.000     2.262    REGs/res[31]
    SLICE_X11Y167        MUXF7 (Prop_muxf7_I1_O)      0.122     2.384 r  REGs/digit4_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.384    DIS/digit4_reg[3]_0[3]
    SLICE_X11Y167        FDRE                                         r  DIS/digit4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.159    18.277    DIS/clk_out1
    SLICE_X11Y167        FDRE                                         r  DIS/digit4_reg[3]/C
                         clock pessimism             -0.609    17.669    
                         clock uncertainty           -0.074    17.595    
    SLICE_X11Y167        FDRE (Setup_fdre_C_D)        0.048    17.643    DIS/digit4_reg[3]
  -------------------------------------------------------------------
                         required time                         17.643    
                         arrival time                          -2.384    
  -------------------------------------------------------------------
                         slack                                 15.259    

Slack (MET) :             15.344ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.464ns (32.389%)  route 3.056ns (67.611%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 18.276 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.483 r  ALU/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    ALU/res0_inferred__1/i__carry__2_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  ALU/res0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.537    ALU/res0_inferred__1/i__carry__3_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.591 r  ALU/res0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.591    ALU/res0_inferred__1/i__carry__4_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.703 r  ALU/res0_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.361     2.064    REGs/data2[26]
    SLICE_X11Y168        LUT6 (Prop_lut6_I5_O)        0.127     2.191 r  REGs/digit4[2]_i_2/O
                         net (fo=1, routed)           0.000     2.191    REGs/res[26]
    SLICE_X11Y168        MUXF7 (Prop_muxf7_I0_O)      0.107     2.298 r  REGs/digit4_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.298    DIS/digit4_reg[3]_0[2]
    SLICE_X11Y168        FDRE                                         r  DIS/digit4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.158    18.276    DIS/clk_out1
    SLICE_X11Y168        FDRE                                         r  DIS/digit4_reg[2]/C
                         clock pessimism             -0.609    17.668    
                         clock uncertainty           -0.074    17.594    
    SLICE_X11Y168        FDRE (Setup_fdre_C_D)        0.048    17.642    DIS/digit4_reg[2]
  -------------------------------------------------------------------
                         required time                         17.642    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                 15.344    

Slack (MET) :             15.369ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.457ns (32.386%)  route 3.042ns (67.614%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 18.279 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.483 r  ALU/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    ALU/res0_inferred__1/i__carry__2_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  ALU/res0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.537    ALU/res0_inferred__1/i__carry__3_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.688 r  ALU/res0_inferred__1/i__carry__4/O[3]
                         net (fo=1, routed)           0.347     2.034    REGs/data2[23]
    SLICE_X11Y165        LUT6 (Prop_lut6_I5_O)        0.120     2.154 r  REGs/digit3[3]_i_3/O
                         net (fo=1, routed)           0.000     2.154    REGs/res[23]
    SLICE_X11Y165        MUXF7 (Prop_muxf7_I1_O)      0.122     2.276 r  REGs/digit3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.276    DIS/digit3_reg[3]_0[3]
    SLICE_X11Y165        FDRE                                         r  DIS/digit3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.161    18.279    DIS/clk_out1
    SLICE_X11Y165        FDRE                                         r  DIS/digit3_reg[3]/C
                         clock pessimism             -0.609    17.671    
                         clock uncertainty           -0.074    17.597    
    SLICE_X11Y165        FDRE (Setup_fdre_C_D)        0.048    17.645    DIS/digit3_reg[3]
  -------------------------------------------------------------------
                         required time                         17.645    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                 15.369    

Slack (MET) :             15.405ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.356ns (30.389%)  route 3.106ns (69.611%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 18.279 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.483 r  ALU/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    ALU/res0_inferred__1/i__carry__2_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.595 r  ALU/res0_inferred__1/i__carry__3/O[2]
                         net (fo=1, routed)           0.411     2.006    REGs/data2[18]
    SLICE_X11Y165        LUT6 (Prop_lut6_I5_O)        0.127     2.133 r  REGs/digit3[2]_i_2/O
                         net (fo=1, routed)           0.000     2.133    REGs/res[18]
    SLICE_X11Y165        MUXF7 (Prop_muxf7_I0_O)      0.107     2.240 r  REGs/digit3_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.240    DIS/digit3_reg[3]_0[2]
    SLICE_X11Y165        FDRE                                         r  DIS/digit3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.161    18.279    DIS/clk_out1
    SLICE_X11Y165        FDRE                                         r  DIS/digit3_reg[2]/C
                         clock pessimism             -0.609    17.671    
                         clock uncertainty           -0.074    17.597    
    SLICE_X11Y165        FDRE (Setup_fdre_C_D)        0.048    17.645    DIS/digit3_reg[2]
  -------------------------------------------------------------------
                         required time                         17.645    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 15.405    

Slack (MET) :             15.456ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.403ns (31.811%)  route 3.007ns (68.189%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.722ns = ( 18.278 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.483 r  ALU/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    ALU/res0_inferred__1/i__carry__2_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  ALU/res0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.537    ALU/res0_inferred__1/i__carry__3_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.645 r  ALU/res0_inferred__1/i__carry__4/O[0]
                         net (fo=1, routed)           0.312     1.957    REGs/data2[20]
    SLICE_X11Y166        LUT6 (Prop_lut6_I5_O)        0.123     2.080 r  REGs/digit3[0]_i_3/O
                         net (fo=1, routed)           0.000     2.080    REGs/res[20]
    SLICE_X11Y166        MUXF7 (Prop_muxf7_I1_O)      0.108     2.188 r  REGs/digit3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.188    DIS/digit3_reg[3]_0[0]
    SLICE_X11Y166        FDRE                                         r  DIS/digit3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.160    18.278    DIS/clk_out1
    SLICE_X11Y166        FDRE                                         r  DIS/digit3_reg[0]/C
                         clock pessimism             -0.609    17.670    
                         clock uncertainty           -0.074    17.596    
    SLICE_X11Y166        FDRE (Setup_fdre_C_D)        0.048    17.644    DIS/digit3_reg[0]
  -------------------------------------------------------------------
                         required time                         17.644    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                 15.456    

Slack (MET) :             15.460ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.476ns (33.497%)  route 2.930ns (66.503%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.722ns = ( 18.278 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.483 r  ALU/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    ALU/res0_inferred__1/i__carry__2_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  ALU/res0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.537    ALU/res0_inferred__1/i__carry__3_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.702 r  ALU/res0_inferred__1/i__carry__4/O[1]
                         net (fo=1, routed)           0.235     1.937    REGs/data2[21]
    SLICE_X11Y166        LUT6 (Prop_lut6_I5_O)        0.125     2.062 r  REGs/digit3[1]_i_3/O
                         net (fo=1, routed)           0.000     2.062    REGs/res[21]
    SLICE_X11Y166        MUXF7 (Prop_muxf7_I1_O)      0.122     2.184 r  REGs/digit3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.184    DIS/digit3_reg[3]_0[1]
    SLICE_X11Y166        FDRE                                         r  DIS/digit3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.160    18.278    DIS/clk_out1
    SLICE_X11Y166        FDRE                                         r  DIS/digit3_reg[1]/C
                         clock pessimism             -0.609    17.670    
                         clock uncertainty           -0.074    17.596    
    SLICE_X11Y166        FDRE (Setup_fdre_C_D)        0.048    17.644    DIS/digit3_reg[1]
  -------------------------------------------------------------------
                         required time                         17.644    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 15.460    

Slack (MET) :             15.479ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.349ns (30.723%)  route 3.042ns (69.277%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 18.281 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.580 r  ALU/res0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.347     1.926    REGs/data2[15]
    SLICE_X11Y163        LUT6 (Prop_lut6_I5_O)        0.120     2.046 r  REGs/digit2[3]_i_3/O
                         net (fo=1, routed)           0.000     2.046    REGs/res[15]
    SLICE_X11Y163        MUXF7 (Prop_muxf7_I1_O)      0.122     2.168 r  REGs/digit2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.168    DIS/digit2_reg[3]_0[3]
    SLICE_X11Y163        FDRE                                         r  DIS/digit2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.163    18.281    DIS/clk_out1
    SLICE_X11Y163        FDRE                                         r  DIS/digit2_reg[3]/C
                         clock pessimism             -0.609    17.673    
                         clock uncertainty           -0.074    17.599    
    SLICE_X11Y163        FDRE (Setup_fdre_C_D)        0.048    17.647    DIS/digit2_reg[3]
  -------------------------------------------------------------------
                         required time                         17.647    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                 15.479    

Slack (MET) :             15.499ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.506ns (34.276%)  route 2.888ns (65.724%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 18.276 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.483 r  ALU/res0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.483    ALU/res0_inferred__1/i__carry__2_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.537 r  ALU/res0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.537    ALU/res0_inferred__1/i__carry__3_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.591 r  ALU/res0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.591    ALU/res0_inferred__1/i__carry__4_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.645 r  ALU/res0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.645    ALU/res0_inferred__1/i__carry__5_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.753 r  ALU/res0_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.193     1.945    REGs/data2[28]
    SLICE_X8Y167         LUT6 (Prop_lut6_I5_O)        0.123     2.068 r  REGs/digit4[0]_i_3/O
                         net (fo=1, routed)           0.000     2.068    REGs/res[28]
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.103     2.171 r  REGs/digit4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.171    DIS/digit4_reg[3]_0[0]
    SLICE_X8Y167         FDRE                                         r  DIS/digit4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.158    18.276    DIS/clk_out1
    SLICE_X8Y167         FDRE                                         r  DIS/digit4_reg[0]/C
                         clock pessimism             -0.609    17.668    
                         clock uncertainty           -0.074    17.594    
    SLICE_X8Y167         FDRE (Setup_fdre_C_D)        0.076    17.670    DIS/digit4_reg[0]
  -------------------------------------------------------------------
                         required time                         17.670    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                 15.499    

Slack (MET) :             15.552ns  (required time - arrival time)
  Source:                 REGs/regfile_reg[21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.309ns (30.319%)  route 3.008ns (69.681%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 18.281 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.222ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.354    -2.222    REGs/CLK
    SLICE_X3Y159         FDRE                                         r  REGs/regfile_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y159         FDRE (Prop_fdre_C_Q)         0.223    -1.999 r  REGs/regfile_reg[21][0]/Q
                         net (fo=2, routed)           0.775    -1.225    REGs/regfile_reg[21]_21[0]
    SLICE_X1Y161         LUT6 (Prop_lut6_I3_O)        0.043    -1.182 r  REGs/regfile[1][0]_i_14/O
                         net (fo=1, routed)           0.000    -1.182    REGs/regfile[1][0]_i_14_n_0
    SLICE_X1Y161         MUXF7 (Prop_muxf7_I1_O)      0.122    -1.060 r  REGs/regfile_reg[1][0]_i_7/O
                         net (fo=1, routed)           0.000    -1.060    REGs/regfile_reg[1][0]_i_7_n_0
    SLICE_X1Y161         MUXF8 (Prop_muxf8_I0_O)      0.045    -1.015 r  REGs/regfile_reg[1][0]_i_3/O
                         net (fo=1, routed)           0.584    -0.431    REGs/regfile_reg[1][0]_i_3_n_0
    SLICE_X3Y161         LUT5 (Prop_lut5_I2_O)        0.126    -0.305 r  REGs/regfile[1][0]_i_1/O
                         net (fo=34, routed)          1.337     1.032    REGs/reg_2[0]
    SLICE_X10Y160        LUT2 (Prop_lut2_I1_O)        0.043     1.075 r  REGs/i__carry_i_8/O
                         net (fo=1, routed)           0.000     1.075    ALU/S[0]
    SLICE_X10Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.321 r  ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.321    ALU/res0_inferred__1/i__carry_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.375 r  ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.375    ALU/res0_inferred__1/i__carry__0_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.429 r  ALU/res0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.429    ALU/res0_inferred__1/i__carry__1_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.537 r  ALU/res0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.313     1.850    REGs/data2[12]
    SLICE_X11Y162        LUT6 (Prop_lut6_I5_O)        0.123     1.973 r  REGs/digit2[0]_i_3/O
                         net (fo=1, routed)           0.000     1.973    REGs/res[12]
    SLICE_X11Y162        MUXF7 (Prop_muxf7_I1_O)      0.122     2.095 r  REGs/digit2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.095    DIS/digit2_reg[3]_0[0]
    SLICE_X11Y162        FDRE                                         r  DIS/digit2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        1.163    18.281    DIS/clk_out1
    SLICE_X11Y162        FDRE                                         r  DIS/digit2_reg[0]/C
                         clock pessimism             -0.609    17.673    
                         clock uncertainty           -0.074    17.599    
    SLICE_X11Y162        FDRE (Setup_fdre_C_D)        0.048    17.647    DIS/digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.647    
                         arrival time                          -2.095    
  -------------------------------------------------------------------
                         slack                                 15.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DIS/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.590    -0.593    DIS/clk_out1
    SLICE_X10Y157        FDRE                                         r  DIS/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y157        FDRE (Prop_fdre_C_Q)         0.118    -0.475 r  DIS/count_reg[14]/Q
                         net (fo=1, routed)           0.107    -0.368    DIS/count_reg_n_0_[14]
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.293 r  DIS/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.293    DIS/count_reg[12]_i_1_n_5
    SLICE_X10Y157        FDRE                                         r  DIS/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.791    -0.642    DIS/clk_out1
    SLICE_X10Y157        FDRE                                         r  DIS/count_reg[14]/C
                         clock pessimism              0.050    -0.593    
    SLICE_X10Y157        FDRE (Hold_fdre_C_D)         0.092    -0.501    DIS/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DIS/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.591    -0.592    DIS/clk_out1
    SLICE_X10Y156        FDRE                                         r  DIS/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  DIS/count_reg[10]/Q
                         net (fo=1, routed)           0.107    -0.367    DIS/count_reg_n_0_[10]
    SLICE_X10Y156        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.292 r  DIS/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.292    DIS/count_reg[8]_i_1_n_5
    SLICE_X10Y156        FDRE                                         r  DIS/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.792    -0.641    DIS/clk_out1
    SLICE_X10Y156        FDRE                                         r  DIS/count_reg[10]/C
                         clock pessimism              0.050    -0.592    
    SLICE_X10Y156        FDRE (Hold_fdre_C_D)         0.092    -0.500    DIS/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DIS/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.591    -0.592    DIS/clk_out1
    SLICE_X10Y155        FDRE                                         r  DIS/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  DIS/count_reg[6]/Q
                         net (fo=1, routed)           0.107    -0.367    DIS/count_reg_n_0_[6]
    SLICE_X10Y155        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.292 r  DIS/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.292    DIS/count_reg[4]_i_1_n_5
    SLICE_X10Y155        FDRE                                         r  DIS/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.792    -0.641    DIS/clk_out1
    SLICE_X10Y155        FDRE                                         r  DIS/count_reg[6]/C
                         clock pessimism              0.050    -0.592    
    SLICE_X10Y155        FDRE (Hold_fdre_C_D)         0.092    -0.500    DIS/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DIS/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.190%)  route 0.107ns (32.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.590    -0.593    DIS/clk_out1
    SLICE_X10Y157        FDRE                                         r  DIS/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y157        FDRE (Prop_fdre_C_Q)         0.118    -0.475 r  DIS/count_reg[14]/Q
                         net (fo=1, routed)           0.107    -0.368    DIS/count_reg_n_0_[14]
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.267 r  DIS/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.267    DIS/count_reg[12]_i_1_n_4
    SLICE_X10Y157        FDRE                                         r  DIS/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.791    -0.642    DIS/clk_out1
    SLICE_X10Y157        FDRE                                         r  DIS/count_reg[15]/C
                         clock pessimism              0.050    -0.593    
    SLICE_X10Y157        FDRE (Hold_fdre_C_D)         0.092    -0.501    DIS/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DIS/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.190%)  route 0.107ns (32.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.591    -0.592    DIS/clk_out1
    SLICE_X10Y156        FDRE                                         r  DIS/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  DIS/count_reg[10]/Q
                         net (fo=1, routed)           0.107    -0.367    DIS/count_reg_n_0_[10]
    SLICE_X10Y156        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.266 r  DIS/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    DIS/count_reg[8]_i_1_n_4
    SLICE_X10Y156        FDRE                                         r  DIS/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.792    -0.641    DIS/clk_out1
    SLICE_X10Y156        FDRE                                         r  DIS/count_reg[11]/C
                         clock pessimism              0.050    -0.592    
    SLICE_X10Y156        FDRE (Hold_fdre_C_D)         0.092    -0.500    DIS/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 DIS/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.190%)  route 0.107ns (32.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.591    -0.592    DIS/clk_out1
    SLICE_X10Y155        FDRE                                         r  DIS/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  DIS/count_reg[6]/Q
                         net (fo=1, routed)           0.107    -0.367    DIS/count_reg_n_0_[6]
    SLICE_X10Y155        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.266 r  DIS/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    DIS/count_reg[4]_i_1_n_4
    SLICE_X10Y155        FDRE                                         r  DIS/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.792    -0.641    DIS/clk_out1
    SLICE_X10Y155        FDRE                                         r  DIS/count_reg[7]/C
                         clock pessimism              0.050    -0.592    
    SLICE_X10Y155        FDRE (Hold_fdre_C_D)         0.092    -0.500    DIS/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 DIS/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.196ns (58.590%)  route 0.139ns (41.410%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.591    -0.592    DIS/clk_out1
    SLICE_X10Y154        FDRE                                         r  DIS/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.118    -0.474 f  DIS/count_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.335    DIS/count_reg_n_0_[0]
    SLICE_X10Y154        LUT1 (Prop_lut1_I0_O)        0.028    -0.307 r  DIS/count[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.307    DIS/count[0]_i_2_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.257 r  DIS/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.257    DIS/count_reg[0]_i_1_n_7
    SLICE_X10Y154        FDRE                                         r  DIS/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.792    -0.641    DIS/clk_out1
    SLICE_X10Y154        FDRE                                         r  DIS/count_reg[0]/C
                         clock pessimism              0.050    -0.592    
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.092    -0.500    DIS/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DIS/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.196ns (56.823%)  route 0.149ns (43.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.590    -0.593    DIS/clk_out1
    SLICE_X10Y157        FDRE                                         r  DIS/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y157        FDRE (Prop_fdre_C_Q)         0.118    -0.475 r  DIS/count_reg[12]/Q
                         net (fo=1, routed)           0.149    -0.326    DIS/count_reg_n_0_[12]
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078    -0.248 r  DIS/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.248    DIS/count_reg[12]_i_1_n_7
    SLICE_X10Y157        FDRE                                         r  DIS/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.791    -0.642    DIS/clk_out1
    SLICE_X10Y157        FDRE                                         r  DIS/count_reg[12]/C
                         clock pessimism              0.050    -0.593    
    SLICE_X10Y157        FDRE (Hold_fdre_C_D)         0.092    -0.501    DIS/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DIS/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.196ns (56.823%)  route 0.149ns (43.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.591    -0.592    DIS/clk_out1
    SLICE_X10Y155        FDRE                                         r  DIS/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  DIS/count_reg[4]/Q
                         net (fo=1, routed)           0.149    -0.325    DIS/count_reg_n_0_[4]
    SLICE_X10Y155        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078    -0.247 r  DIS/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.247    DIS/count_reg[4]_i_1_n_7
    SLICE_X10Y155        FDRE                                         r  DIS/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.792    -0.641    DIS/clk_out1
    SLICE_X10Y155        FDRE                                         r  DIS/count_reg[4]/C
                         clock pessimism              0.050    -0.592    
    SLICE_X10Y155        FDRE (Hold_fdre_C_D)         0.092    -0.500    DIS/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DIS/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.196ns (56.823%)  route 0.149ns (43.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.591    -0.592    DIS/clk_out1
    SLICE_X10Y156        FDRE                                         r  DIS/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y156        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  DIS/count_reg[8]/Q
                         net (fo=1, routed)           0.149    -0.325    DIS/count_reg_n_0_[8]
    SLICE_X10Y156        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078    -0.247 r  DIS/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.247    DIS/count_reg[8]_i_1_n_7
    SLICE_X10Y156        FDRE                                         r  DIS/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1065, routed)        0.792    -0.641    DIS/clk_out1
    SLICE_X10Y156        FDRE                                         r  DIS/count_reg[8]/C
                         clock pessimism              0.050    -0.592    
    SLICE_X10Y156        FDRE (Hold_fdre_C_D)         0.092    -0.500    DIS/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X9Y166     REGs/regfile_reg[0][7]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X16Y162    REGs/regfile_reg[0][8]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X9Y166     REGs/regfile_reg[0][9]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X6Y160     REGs/regfile_reg[13][4]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X6Y160     REGs/regfile_reg[13][5]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X17Y161    REGs/regfile_reg[13][6]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X17Y161    REGs/regfile_reg[13][7]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X6Y160     REGs/regfile_reg[13][9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X7Y165     REGs/regfile_reg[1][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X17Y170    REGs/regfile_reg[22][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X16Y166    REGs/regfile_reg[7][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X16Y166    REGs/regfile_reg[7][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X16Y166    REGs/regfile_reg[7][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X12Y168    REGs/regfile_reg[14][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X12Y168    REGs/regfile_reg[14][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X4Y168     REGs/regfile_reg[14][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X16Y169    REGs/regfile_reg[18][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X16Y169    REGs/regfile_reg[18][27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X10Y155    DIS/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X10Y155    DIS/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X10Y155    DIS/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X10Y156    DIS/count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X10Y156    DIS/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X9Y166     REGs/regfile_reg[0][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X9Y166     REGs/regfile_reg[0][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X14Y165    REGs/regfile_reg[10][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X14Y165    REGs/regfile_reg[10][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X14Y165    REGs/regfile_reg[10][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



