#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 17 09:41:09 2022
# Process ID: 16268
# Current directory: F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16308 F:\jisuanjizuchengyuanli\vivado2.2\lab1_32_alu\lab1.xpr
# Log file: F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/vivado.log
# Journal file: F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.xpr
INFO: [Project 1-313] Project file moved from 'F:/jisuanjizuchengyuanli/vivado2.2/lab1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_4bit_adder_pre.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_4bit_adder_pre.v
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top alu [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.395 ; gain = 165.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module '_32bit_adder_pre' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:22]
ERROR: [Synth 8-439] module '_4bit_adder_pre' not found [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:33]
ERROR: [Synth 8-6156] failed synthesizing module '_32bit_adder_pre' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'alu' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1176.973 ; gain = 208.047
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1197.555 ; gain = 19.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module '_32bit_adder_pre' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:22]
INFO: [Synth 8-6157] synthesizing module '_4bit_adder_pre' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_4bit_adder_pre.v:22]
INFO: [Synth 8-6155] done synthesizing module '_4bit_adder_pre' (1#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_4bit_adder_pre.v:22]
WARNING: [Synth 8-3848] Net C in module/entity _32bit_adder_pre does not have driver. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:27]
WARNING: [Synth 8-3848] Net g2 in module/entity _32bit_adder_pre does not have driver. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:30]
INFO: [Synth 8-6155] done synthesizing module '_32bit_adder_pre' (2#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:22]
WARNING: [Synth 8-7023] instance 'm1' of module '_32bit_adder_pre' has 5 connections declared, but only 4 given [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:32]
WARNING: [Synth 8-7023] instance 'm2' of module '_32bit_adder_pre' has 5 connections declared, but only 4 given [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:33]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:23]
WARNING: [Synth 8-3331] design _32bit_adder_pre has unconnected port C
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1218.586 ; gain = 40.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1218.586 ; gain = 40.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1218.586 ; gain = 40.445
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cf'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'of'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[0]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[1]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[2]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[3]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[4]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[5]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[6]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[7]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1371.035 ; gain = 192.895
9 Infos, 25 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1371.035 ; gain = 192.895
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc]
Finished Parsing XDC File [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2008.324 ; gain = 69.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module '_32bit_adder_pre' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:22]
INFO: [Synth 8-6157] synthesizing module '_4bit_adder_pre' [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_4bit_adder_pre.v:22]
INFO: [Synth 8-6155] done synthesizing module '_4bit_adder_pre' (1#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_4bit_adder_pre.v:22]
WARNING: [Synth 8-3848] Net C in module/entity _32bit_adder_pre does not have driver. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:27]
WARNING: [Synth 8-3848] Net g2 in module/entity _32bit_adder_pre does not have driver. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:30]
INFO: [Synth 8-6155] done synthesizing module '_32bit_adder_pre' (2#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/_32bit_adder_pre.v:22]
WARNING: [Synth 8-7023] instance 'm1' of module '_32bit_adder_pre' has 5 connections declared, but only 4 given [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:32]
WARNING: [Synth 8-7023] instance 'm2' of module '_32bit_adder_pre' has 5 connections declared, but only 4 given [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:33]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/sources_1/new/alu.v:23]
WARNING: [Synth 8-3331] design _32bit_adder_pre has unconnected port C
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2040.203 ; gain = 101.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.094 ; gain = 125.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.094 ; gain = 125.168
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cf'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'of'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[0]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[1]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[2]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[3]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[4]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[5]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[6]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[7]'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/jisuanjizuchengyuanli/vivado2.2/lab1_32_alu/lab1.srcs/constrs_1/new/alu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2171.883 ; gain = 232.957
9 Infos, 25 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2171.883 ; gain = 232.957
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 20:24:47 2022...
