
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    MSI
Date:        Thu Nov 28 19:09:11 2019
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log SourceSM_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Microsemi_Prj\hw9\p1a\synthesis\SourceSM.srr"

Running: synthesis in foreground



Running SourceSM_syn|synthesis


Running: compile (Compile) on SourceSM_syn|synthesis
# Thu Nov 28 19:09:11 2019


Running: compile_flow (Compile Process) on SourceSM_syn|synthesis
# Thu Nov 28 19:09:11 2019


Running: compiler (Compile Input) on SourceSM_syn|synthesis
# Thu Nov 28 19:09:11 2019

Copied C:\Microsemi_Prj\hw9\p1a\synthesis\synwork\SourceSM_comp.srs to C:\Microsemi_Prj\hw9\p1a\synthesis\SourceSM.srs


compiler completed
# Thu Nov 28 19:09:12 2019

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on SourceSM_syn|synthesis
# Thu Nov 28 19:09:12 2019


multi_srs_gen completed
# Thu Nov 28 19:09:13 2019

Return Code: 0
Run Time:00h:00m:01s

Copied C:\Microsemi_Prj\hw9\p1a\synthesis\synwork\SourceSM_mult.srs to C:\Microsemi_Prj\hw9\p1a\synthesis\SourceSM.srs

Complete: Compile Process on SourceSM_syn|synthesis


Running: premap (Pre-mapping) on SourceSM_syn|synthesis
# Thu Nov 28 19:09:13 2019


premap completed with warnings
# Thu Nov 28 19:09:13 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on SourceSM_syn|synthesis


Running: map (Map) on SourceSM_syn|synthesis
# Thu Nov 28 19:09:13 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on SourceSM_syn|synthesis
# Thu Nov 28 19:09:13 2019

Copied C:\Microsemi_Prj\hw9\p1a\synthesis\synwork\SourceSM_m.srm to C:\Microsemi_Prj\hw9\p1a\synthesis\SourceSM.srm


fpga_mapper completed with warnings
# Thu Nov 28 19:09:13 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Map on SourceSM_syn|synthesis

Complete: Logic Synthesis on SourceSM_syn|synthesis

TCL script complete: "SourceSM_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

