module i_dpll(
input  SignalIn,                // input signal
input  MainClock,               // reference signal
input SignalOut,               // input
input Lead, Lag,               // internal DPLL signals
input Positive, Negative,      // internal DPLL signals
input InputSignalEdgeDet,
input InputSignalEdge,
input InputSignal
);

assert property(@(posedge MainClock) (Positive == 1 & Negative == 0) |-> (SignalOut == 1));
assert property(@(posedge MainClock) (Positive == 1 & Negative == 1) |-> (SignalOut == 0));
assert property(@(posedge MainClock) (Lead == 1 & Lag == 0) |-> (SignalOut == 1));
assert property(@(posedge MainClock) (Lead == 0 & Lag == 0) |-> (SignalOut == 0));
assert property(@(posedge MainClock) (Lead == 1 & Lag == 1) |-> (SignalOut == 0));
assert property(@(posedge MainClock) (Positive == 0 & Negative == 1) |-> (SignalOut == 0));
assert property(@(posedge MainClock) (Positive == 0 & Negative == 0) |-> (SignalOut == 0));
assert property(@(posedge MainClock) (Lead == 0 & Lag == 1) |-> (SignalOut == 0));

endmodule