{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1722325850259 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV_CPU EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"RISCV_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1722325850326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722325850360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722325850362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722325850362 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1722325850505 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722325850728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722325850728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722325850728 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1722325850728 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 16003 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325850736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 16005 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325850736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 16007 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325850736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 16009 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325850736 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 16011 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325850736 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1722325850736 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1722325850738 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 8 " "No exact pin location assignment(s) for 1 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_reset " "Pin sys_reset not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { sys_reset } } } { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722325851129 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1722325851129 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "102 " "TimeQuest Timing Analyzer is analyzing 102 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1722325851952 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV_CPU.sdc " "Synopsys Design Constraints File file not found: 'RISCV_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1722325851962 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1722325851963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1722325852053 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1722325852054 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1722325852055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[14\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[14\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[12\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[12\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[13\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[13\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[1\] " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[1\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 18 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 4383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[30\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[30\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[28\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[28\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[29\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[29\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[31\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[31\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[27\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[27\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[26\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[26\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852447 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1722325852447 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325852447 ""}  } { { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 5 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 15999 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325852447 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[8\]~100  " "Automatically promoted node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[8\]~100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325852448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[18\]~102 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[18\]~102" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[18]~102 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[19\]~111 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[19\]~111" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[19]~111 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[20\]~120 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[20\]~120" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[20]~120 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[22\]~130 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[22\]~130" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[22]~130 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6177 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[23\]~142 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[23\]~142" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[23]~142 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[21\]~151 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[21\]~151" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[21]~151 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6210 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852448 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[17\]~274 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[17\]~274" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[17]~274 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6368 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852448 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325852448 ""}  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[8]~100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6134 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325852448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|Mux2~23  " "Automatically promoted node RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|Mux2~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[3\] " "Destination node RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[3\]" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ALU_control:ALU_control|ALU_Ctrl_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3037 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325852449 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ALU_control:ALU_control|Mux2~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8686 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325852449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|WideOr0~3  " "Automatically promoted node RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|WideOr0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""}  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control|WideOr0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 15958 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325852449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|int_state.INT_IDLE~0 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|int_state.INT_IDLE~0" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 48 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|int_state.INT_IDLE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6927 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|DALU:DALU\|dividend_sign~0 " "Destination node RISCV_CPU:RISCV_CPU\|DALU:DALU\|dividend_sign~0" {  } { { "../rtl/cpu/DALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/DALU.v" 19 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|DALU:DALU|dividend_sign~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 12940 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|Selector0~0 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|Selector0~0" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 115 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 13567 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|Selector0~1 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|Selector0~1" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 115 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|Selector0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 13568 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|csr_state~17 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|csr_state~17" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 49 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|csr_state~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 15428 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|csr_state~19 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|csr_state~19" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 49 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|csr_state~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 15827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852449 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325852449 ""}  } { { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 16000 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325852449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_CPU:RISCV_CPU\|sys_start  " "Automatically promoted node RISCV_CPU:RISCV_CPU\|sys_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|sys_start~0 " "Destination node RISCV_CPU:RISCV_CPU\|sys_start~0" {  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 136 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|sys_start~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6485 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~0 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~0" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 12518 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[14\]~1 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[14\]~1" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 18 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o[14]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 12519 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~2 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~2" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 12685 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~3 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~3" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 12715 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~4 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~4" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 12738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~5 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~5" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 12755 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~6 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~6" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 13234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~7 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~7" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 13257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~8 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~8" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 13281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325852450 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1722325852450 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325852450 ""}  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 136 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|sys_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 4538 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325852450 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1722325853451 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722325853459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722325853460 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722325853468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722325853478 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1722325853485 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1722325854665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1722325854674 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1722325854674 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sys_start " "Node \"sys_start\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_start" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1722325854770 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_debug_pin " "Node \"uart_debug_pin\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_debug_pin" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1722325854770 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1722325854770 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722325854770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1722325855865 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_CBES" "648 645 " "Fitter requires 648 LABs to implement the project, but the device contains only 645 LABs" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/user/side project/RISV-V CPU/quartus_prj/" "LE" } }  } 0 170012 "Fitter requires %1!d! LABs to implement the project, but the device contains only %2!d! LABs" 0 0 "Fitter" 0 -1 1722325861367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722325861374 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1722325861374 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1722325862872 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1722325862878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.fit.smsg " "Generated suppressed messages file C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1722325863265 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5178 " "Peak virtual memory: 5178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722325863470 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 30 15:51:03 2024 " "Processing ended: Tue Jul 30 15:51:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722325863470 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722325863470 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722325863470 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1722325863470 ""}
