##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_3
		4.2::Critical Path Report for I2S_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_3       | Frequency: 57.48 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 48.00 MHz  | 
Clock: I2S_Clock     | Frequency: 49.98 MHz  | Target: 5.33 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_3       Clock_3        41666.7          24268       N/A              N/A         N/A              N/A         N/A              N/A         
I2S_Clock     I2S_Clock      187500           167492      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
I2S_SDI_eight(0)_PAD  16714         I2S_Clock:R       
I2S_SDI_five(0)_PAD   16213         I2S_Clock:R       
I2S_SDI_four(0)_PAD   14152         I2S_Clock:R       
I2S_SDI_one(0)_PAD    17623         I2S_Clock:R       
I2S_SDI_seven(0)_PAD  16743         I2S_Clock:R       
I2S_SDI_six(0)_PAD    15455         I2S_Clock:R       
I2S_SDI_three(0)_PAD  15129         I2S_Clock:R       
I2S_SDI_two(0)_PAD    14453         I2S_Clock:R       
MISO_1(0)_PAD         15862         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
I2S_eight_ws(0)_PAD  25129         I2S_Clock:R       
I2S_five_ws(0)_PAD   23093         I2S_Clock:R       
I2S_four_ws(0)_PAD   22616         I2S_Clock:R       
I2S_one(0)_PAD       26269         I2S_Clock:R       
I2S_one(1)_PAD       24014         I2S_Clock:R       
I2S_seven_ws(0)_PAD  23276         I2S_Clock:R       
I2S_six_ws(0)_PAD    25417         I2S_Clock:R       
I2S_three_ws(0)_PAD  23409         I2S_Clock:R       
I2S_two_ws(0)_PAD    24050         I2S_Clock:R       
MOSI_1(0)_PAD        33422         Clock_3:R         
SCLK_1(0)_PAD        24440         Clock_3:R         
cs(0)_PAD            23561         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 57.48 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 24268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13889
-------------------------------------   ----- 
End-of-path arrival time (ps)           13889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell95     2895   8255  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell95     3350  11605  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell30     2284  13889  24268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2S_Clock
***************************************
Clock: I2S_Clock
Frequency: 49.98 MHz | Target: 5.33 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sthree:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 167492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19508
-------------------------------------   ----- 
End-of-path arrival time (ps)           19508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  167492  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/main_1               macrocell2      6245   9825  167492  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/q                    macrocell2      3350  13175  167492  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0             statusicell1    6333  19508  167492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/clock                        statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 24268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13889
-------------------------------------   ----- 
End-of-path arrival time (ps)           13889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell95     2895   8255  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell95     3350  11605  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell30     2284  13889  24268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1


5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sthree:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 167492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19508
-------------------------------------   ----- 
End-of-path arrival time (ps)           19508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  167492  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/main_1               macrocell2      6245   9825  167492  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/q                    macrocell2      3350  13175  167492  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0             statusicell1    6333  19508  167492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/clock                        statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 24268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13889
-------------------------------------   ----- 
End-of-path arrival time (ps)           13889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell95     2895   8255  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split_1\/q       macrocell95     3350  11605  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_1          macrocell30     2284  13889  24268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 24279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13877
-------------------------------------   ----- 
End-of-path arrival time (ps)           13877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  24268  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      2882   8242  24279  RISE       1
\SPIM:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11592  24279  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/main_0        macrocell30     2285  13877  24279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_pre_reg\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 26141p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15026
-------------------------------------   ----- 
End-of-path arrival time (ps)           15026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  26141  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell7      3898   7478  26141  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell7      3350  10828  26141  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell3    4198  15026  26141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26858p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11959
-------------------------------------   ----- 
End-of-path arrival time (ps)           11959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1   count7cell      1940   1940  26858  RISE       1
\SPIM:BSPIM:load_rx_data\/main_3  macrocell3      3262   5202  26858  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell3      3350   8552  26858  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   3407  11959  26858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 28745p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  28745  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell27     5831   9411  28745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 29201p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11966
-------------------------------------   ----- 
End-of-path arrival time (ps)           11966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell26    1250   1250  27557  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell5     3711   4961  29201  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell5     3350   8311  29201  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell2   3654  11966  29201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 29297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8860
-------------------------------------   ---- 
End-of-path arrival time (ps)           8860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  28745  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell26     5280   8860  29297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 29297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8860
-------------------------------------   ---- 
End-of-path arrival time (ps)           8860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  28745  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell28     5280   8860  29297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell26     1250   1250  27557  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   4620   5870  29787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29866p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  24268  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_3  macrocell29     2931   8291  29866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 29902p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  24268  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/main_0  macrocell32     2895   8255  29902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 29983p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1   count7cell     1940   1940  26858  RISE       1
\SPIM:BSPIM:load_rx_data\/main_3  macrocell3     3262   5202  26858  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell3     3350   8552  26858  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell2   2632  11184  29983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30069p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell28     1250   1250  27685  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   4338   5588  30069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30138p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell27     1250   1250  28080  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   4268   5518  30138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell28   1250   1250  27685  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_2  macrocell29   5611   6861  31296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell28   1250   1250  27685  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell31   5597   6847  31309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 31511p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26448  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell26   4705   6645  31511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 31511p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26448  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell28   4705   6645  31511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 31511p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26448  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell33   4705   6645  31511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell27   1250   1250  28080  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_1  macrocell29   5391   6641  31516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell27   1250   1250  28080  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell31   5381   6631  31526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell26   1250   1250  27557  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_0  macrocell29   5304   6554  31602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 31616p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell26   1250   1250  27557  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell31   5291   6541  31616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_268/main_3
Capture Clock  : Net_268/clock_0
Path slack     : 32394p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell28   1250   1250  27685  RISE       1
Net_268/main_3          macrocell15   4512   5762  32394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 32394p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell28   1250   1250  27685  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell34   4512   5762  32394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 32489p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26448  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell27   3728   5668  32489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 32490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26860  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell26   3726   5666  32490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 32490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26860  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell28   3726   5666  32490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26860  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell33   3726   5666  32490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26860  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell27   3697   5637  32520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_268/main_2
Capture Clock  : Net_268/clock_0
Path slack     : 32618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell27   1250   1250  28080  RISE       1
Net_268/main_2          macrocell15   4289   5539  32618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 32618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell27   1250   1250  28080  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell34   4289   5539  32618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 32654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell26   3563   5503  32654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 32654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell28   3563   5503  32654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell33   3563   5503  32654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 32664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26875  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell26   3552   5492  32664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 32664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26875  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell28   3552   5492  32664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26875  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell33   3552   5492  32664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 32683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26875  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell27   3534   5474  32683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_268/main_1
Capture Clock  : Net_268/clock_0
Path slack     : 32702p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell26   1250   1250  27557  RISE       1
Net_268/main_1          macrocell15   4205   5455  32702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 32702p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell26   1250   1250  27557  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell34   4205   5455  32702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 32821p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell26   3396   5336  32821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 32821p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell28   3396   5336  32821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 32821p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell33   3396   5336  32821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell31   3262   5202  32954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32955p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell31   3262   5202  32955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26860  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell31   3260   5200  32957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 32971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26875  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell31   3245   5185  32971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 32987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell27   3230   5170  32987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 32997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26858  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell27   3219   5159  32997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_263/q
Path End       : Net_263/main_0
Capture Clock  : Net_263/clock_0
Path slack     : 33134p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_263/q       macrocell25   1250   1250  33134  RISE       1
Net_263/main_0  macrocell25   3773   5023  33134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 33191p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell26   1250   1250  27557  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell26   3716   4966  33191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 33191p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell26   1250   1250  27557  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell28   3716   4966  33191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33191p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell26   1250   1250  27557  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell33   3716   4966  33191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_263/main_1
Capture Clock  : Net_263/clock_0
Path slack     : 33195p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell26   1250   1250  27557  RISE       1
Net_263/main_1          macrocell25   3711   4961  33195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 33195p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell26   1250   1250  27557  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell27   3711   4961  33195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33235p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_from_dp_reg\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:mosi_from_dp_reg\/q  macrocell32   1250   1250  33235  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_5  macrocell29   3671   4921  33235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 33279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26448  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell31   2938   4878  33279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_263/main_3
Capture Clock  : Net_263/clock_0
Path slack     : 33318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell28   1250   1250  27685  RISE       1
Net_263/main_3          macrocell25   3589   4839  33318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 33318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell28   1250   1250  27685  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell27   3589   4839  33318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 33364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell33   1250   1250  27725  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell27   3543   4793  33364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_268/q
Path End       : Net_268/main_0
Capture Clock  : Net_268/clock_0
Path slack     : 33409p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_268/q       macrocell15   1250   1250  33409  RISE       1
Net_268/main_0  macrocell15   3497   4747  33409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 33468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell33   1250   1250  27725  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell26   3439   4689  33468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_0\/main_9
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 33468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell33   1250   1250  27725  RISE       1
\SPIM:BSPIM:state_0\/main_9  macrocell28   3439   4689  33468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell33   1250   1250  27725  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell33   3439   4689  33468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell28   1250   1250  27685  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell26   3431   4681  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell28   1250   1250  27685  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell28   3431   4681  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33476p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell28   1250   1250  27685  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell33   3431   4681  33476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_263/main_2
Capture Clock  : Net_263/clock_0
Path slack     : 33715p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell27   1250   1250  28080  RISE       1
Net_263/main_2          macrocell25   3191   4441  33715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 33715p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell27   1250   1250  28080  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell27   3191   4441  33715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 33717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell27   1250   1250  28080  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell26   3190   4440  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 33717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell27   1250   1250  28080  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell28   3190   4440  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 33717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell27   1250   1250  28080  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell33   3190   4440  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 33732p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell34   1250   1250  33732  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    2624   3874  33732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell34   1250   1250  33732  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell34   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:mosi_hs_reg\/q
Path End       : \SPIM:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPIM:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:mosi_hs_reg\/q       macrocell29   1250   1250  34599  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/main_4  macrocell29   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:mosi_hs_reg\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 34624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell31   1250   1250  34624  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell31   2282   3532  34624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sthree:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 167492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19508
-------------------------------------   ----- 
End-of-path arrival time (ps)           19508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  167492  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/main_1               macrocell2      6245   9825  167492  RISE       1
\I2Sthree:bI2S:rx_overflow_0\/q                    macrocell2      3350  13175  167492  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/status_0             statusicell1    6333  19508  167492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:STS[0]:Sts\/clock                        statusicell1        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfour:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 170019p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16981
-------------------------------------   ----- 
End-of-path arrival time (ps)           16981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  170019  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/main_1               macrocell10     4328   7908  170019  RISE       1
\I2Sfour:bI2S:rx_overflow_0\/q                    macrocell10     3350  11258  170019  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/status_0             statusicell6    5723  16981  170019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:STS[0]:Sts\/clock                         statusicell6        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Ssix:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 171084p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15916
-------------------------------------   ----- 
End-of-path arrival time (ps)           15916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  171084  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/main_1               macrocell11     3649   7229  171084  RISE       1
\I2Ssix:bI2S:rx_overflow_0\/q                    macrocell11     3350  10579  171084  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/status_0             statusicell7    5337  15916  171084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:STS[0]:Sts\/clock                          statusicell7        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Seight:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Seight:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 171290p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15710
-------------------------------------   ----- 
End-of-path arrival time (ps)           15710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  171290  RISE       1
\I2Seight:bI2S:rx_overflow_0\/main_1               macrocell14     2910   6490  171290  RISE       1
\I2Seight:bI2S:rx_overflow_0\/q                    macrocell14     3350   9840  171290  RISE       1
\I2Seight:bI2S:Rx:STS[0]:Sts\/status_0             statusicell10   5870  15710  171290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:STS[0]:Sts\/clock                        statusicell10       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 171713p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q                macrocell47     1250   1250  171713  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell4   8527   9777  171713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 172557p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8933
-------------------------------------   ---- 
End-of-path arrival time (ps)           8933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q                macrocell49     1250   1250  172557  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell4   7683   8933  172557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 172758p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  172758  RISE       1
\I2Sfive:bI2S:rxenable\/main_0   macrocell78   10022  11232  172758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Stwo:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 172957p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q            macrocell46    1250   1250  172957  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/main_0    macrocell9     7113   8363  172957  RISE       1
\I2Stwo:bI2S:rx_overflow_0\/q         macrocell9     3350  11713  172957  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/status_0  statusicell5   2330  14043  172957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:STS[0]:Sts\/clock                          statusicell5        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : Net_739/main_1
Capture Clock  : Net_739/clock_0
Path slack     : 173130p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  173130  RISE       1
Net_739/main_1                    macrocell36   8920  10860  173130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 173193p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q                macrocell48     1250   1250  173193  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell4   7047   8297  173193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:rxenable\/main_0
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 173416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10574
-------------------------------------   ----- 
End-of-path arrival time (ps)           10574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  173416  RISE       1
\I2Sone:bI2S:rxenable\/main_0   macrocell42    9364  10574  173416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sfive:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 173533p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13467
-------------------------------------   ----- 
End-of-path arrival time (ps)           13467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  173533  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/main_1               macrocell12     3630   7210  173533  RISE       1
\I2Sfive:bI2S:rx_overflow_0\/q                    macrocell12     3350  10560  173533  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/status_0             statusicell8    2908  13467  173533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:STS[0]:Sts\/clock                         statusicell8        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfive:bI2S:BitCounter\/clock
Path slack     : 173744p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9696
-------------------------------------   ---- 
End-of-path arrival time (ps)           9696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2   controlcell6   1210   1210  172758  RISE       1
\I2Sfive:bI2S:BitCounter\/enable  count7cell     8486   9696  173744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:BitCounter\/enable
Capture Clock  : \I2Sone:bI2S:BitCounter\/clock
Path slack     : 173871p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2   controlcell2   1210   1210  173416  RISE       1
\I2Sone:bI2S:BitCounter\/enable  count7cell     8359   9569  173871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:rxenable\/main_0
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 173951p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10039
-------------------------------------   ----- 
End-of-path arrival time (ps)           10039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2  controlcell8   1210   1210  173951  RISE       1
\I2Seight:bI2S:rxenable\/main_0   macrocell97    8829  10039  173951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:BitCounter\/enable
Capture Clock  : \I2Seight:bI2S:BitCounter\/clock
Path slack     : 173982p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9458
-------------------------------------   ---- 
End-of-path arrival time (ps)           9458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2   controlcell8   1210   1210  173951  RISE       1
\I2Seight:bI2S:BitCounter\/enable  count7cell     8248   9458  173982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 174157p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0   count7cell    1940   1940  174157  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_1  macrocell43   7893   9833  174157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 174165p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  167492  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_3          macrocell22     6245   9825  174165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sone:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 174231p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12769
-------------------------------------   ----- 
End-of-path arrival time (ps)           12769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  174231  RISE       1
\I2Sone:bI2S:rx_overflow_0\/main_1               macrocell8      2902   6482  174231  RISE       1
\I2Sone:bI2S:rx_overflow_0\/q                    macrocell8      3350   9832  174231  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/status_0             statusicell4    2937  12769  174231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:STS[0]:Sts\/clock                          statusicell4        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 174582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9408
-------------------------------------   ---- 
End-of-path arrival time (ps)           9408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  174582  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_1   macrocell75   7468   9408  174582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:reset\/main_0
Capture Clock  : \I2Sfour:bI2S:reset\/clock_0
Path slack     : 174741p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  174741  RISE       1
\I2Sfour:bI2S:reset\/main_0      macrocell53    8039   9249  174741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:BitCounter\/enable
Capture Clock  : \I2Sfour:bI2S:BitCounter\/clock
Path slack     : 174756p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8684
-------------------------------------   ---- 
End-of-path arrival time (ps)           8684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2   controlcell4   1210   1210  174741  RISE       1
\I2Sfour:bI2S:BitCounter\/enable  count7cell     7474   8684  174756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2Sseven:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 174827p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     187000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12173
-------------------------------------   ----- 
End-of-path arrival time (ps)           12173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  174827  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/main_1               macrocell13     2919   6499  174827  RISE       1
\I2Sseven:bI2S:rx_overflow_0\/q                    macrocell13     3350   9849  174827  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/status_0             statusicell9    2323  12173  174827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:STS[0]:Sts\/clock                        statusicell9        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 174861p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9129
-------------------------------------   ---- 
End-of-path arrival time (ps)           9129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1           controlcell1   1210   1210  174861  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_0  macrocell22    7919   9129  174861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 175150p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  175150  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_4   macrocell85   6900   8840  175150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 175180p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q               macrocell18   1250   1250  168507  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_1  macrocell22   7560   8810  175180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 175304p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8686
-------------------------------------   ---- 
End-of-path arrival time (ps)           8686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  175304  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_5   macrocell20   6746   8686  175304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rxenable\/main_7
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 175306p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8684
-------------------------------------   ---- 
End-of-path arrival time (ps)           8684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  175304  RISE       1
\I2Sthree:bI2S:rxenable\/main_7     macrocell23   6744   8684  175306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_1
Path End       : \I2Sthree:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 175326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8664
-------------------------------------   ---- 
End-of-path arrival time (ps)           8664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_1  count7cell    1940   1940  175304  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_5   macrocell21   6724   8664  175326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 175333p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8657
-------------------------------------   ---- 
End-of-path arrival time (ps)           8657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  174582  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_1   macrocell76   6717   8657  175333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175394p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q             macrocell43     1250   1250  175394  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell3   7356   8606  175394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q                macrocell67     1250   1250  175489  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell6   4751   6001  175489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 175627p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q               macrocell46   1250   1250  172957  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_1  macrocell50   7113   8363  175627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 175655p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0   count7cell    1940   1940  175655  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_1  macrocell52   6395   8335  175655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 175744p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8246
-------------------------------------   ---- 
End-of-path arrival time (ps)           8246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  171713  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_0  macrocell46   6996   8246  175744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 175744p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8246
-------------------------------------   ---- 
End-of-path arrival time (ps)           8246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  171713  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_6  macrocell48   6996   8246  175744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_2
Path End       : \I2Sone:bI2S:reset\/main_0
Capture Clock  : \I2Sone:bI2S:reset\/clock_0
Path slack     : 175768p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_2  controlcell2   1210   1210  173416  RISE       1
\I2Sone:bI2S:reset\/main_0      macrocell35    7012   8222  175768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell35         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : Net_711/main_1
Capture Clock  : Net_711/clock_0
Path slack     : 175813p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8177
-------------------------------------   ---- 
End-of-path arrival time (ps)           8177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  175813  RISE       1
Net_711/main_1                      macrocell81   6237   8177  175813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 175813p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8177
-------------------------------------   ---- 
End-of-path arrival time (ps)           8177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  175813  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_0   macrocell84   6237   8177  175813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : Net_683/main_1
Capture Clock  : Net_683/clock_0
Path slack     : 175840p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  175840  RISE       1
Net_683/main_1                    macrocell63   6210   8150  175840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 175840p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  175840  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_0   macrocell67   6210   8150  175840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 175853p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  175840  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_0   macrocell66   6197   8137  175853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:BitCounter\/enable
Capture Clock  : \I2Sthree:bI2S:BitCounter\/clock
Path slack     : 175883p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2   controlcell1   1210   1210  175883  RISE       1
\I2Sthree:bI2S:BitCounter\/enable  count7cell     6347   7557  175883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 175922p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  172557  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_2  macrocell46   6818   8068  175922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 175922p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  172557  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_8  macrocell48   6818   8068  175922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 175943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q                macrocell85     1250   1250  175943  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell8   4297   5547  175943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rxenable\/main_6
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 176025p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7965
-------------------------------------   ---- 
End-of-path arrival time (ps)           7965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  175150  RISE       1
\I2Sseven:bI2S:rxenable\/main_6     macrocell87   6025   7965  176025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 176082p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7908
-------------------------------------   ---- 
End-of-path arrival time (ps)           7908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  170019  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_3          macrocell59     4328   7908  176082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_9
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 176094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7896
-------------------------------------   ---- 
End-of-path arrival time (ps)           7896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q  macrocell50   1250   1250  176094  RISE       1
\I2Stwo:bI2S:rxenable\/main_9       macrocell51   6646   7896  176094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 176239p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7751
-------------------------------------   ---- 
End-of-path arrival time (ps)           7751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1           controlcell2   1210   1210  176239  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_0  macrocell41    6541   7751  176239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_2
Path End       : \I2Sfour:bI2S:rxenable\/main_0
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 176240p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_2  controlcell4   1210   1210  174741  RISE       1
\I2Sfour:bI2S:rxenable\/main_0   macrocell60    6540   7750  176240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:CtlReg\/control_1
Path End       : \I2Sone:bI2S:rxenable\/main_1
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 176243p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7747
-------------------------------------   ---- 
End-of-path arrival time (ps)           7747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:CtlReg\/clock                                 controlcell2        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:CtlReg\/control_1  controlcell2   1210   1210  176239  RISE       1
\I2Sone:bI2S:rxenable\/main_1   macrocell42    6537   7747  176243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 176256p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1           controlcell3   1210   1210  176256  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_0  macrocell50    6524   7734  176256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_9
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 176263p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7727
-------------------------------------   ---- 
End-of-path arrival time (ps)           7727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q  macrocell22   1250   1250  176263  RISE       1
\I2Sthree:bI2S:rxenable\/main_9       macrocell23   6477   7727  176263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176271p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q                macrocell56     1250   1250  176271  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell5   3969   5219  176271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 176295p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  173130  RISE       1
\I2Sone:bI2S:rx_state_1\/main_0   macrocell39   5755   7695  176295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176297p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q                macrocell38     1250   1250  176297  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell3   3943   5193  176297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176297p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q                macrocell20     1250   1250  176297  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell1   3943   5193  176297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 176297p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7693
-------------------------------------   ---- 
End-of-path arrival time (ps)           7693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  173130  RISE       1
\I2Sone:bI2S:rx_state_0\/main_0   macrocell40   5753   7693  176297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_2
Path End       : \I2Seight:bI2S:reset\/main_0
Capture Clock  : \I2Seight:bI2S:reset\/clock_0
Path slack     : 176372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_2  controlcell8   1210   1210  173951  RISE       1
\I2Seight:bI2S:reset\/main_0      macrocell89    6408   7618  176372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:reset\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rxenable\/main_1
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 176386p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1  controlcell7   1210   1210  176386  RISE       1
\I2Sseven:bI2S:rxenable\/main_1   macrocell87    6394   7604  176386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:rxenable\/main_0
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 176397p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  175883  RISE       1
\I2Sthree:bI2S:rxenable\/main_0   macrocell23    6383   7593  176397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176399p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q                macrocell74     1250   1250  176399  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell7   3841   5091  176399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_2
Path End       : \I2Sthree:bI2S:reset\/main_0
Capture Clock  : \I2Sthree:bI2S:reset\/clock_0
Path slack     : 176408p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7582
-------------------------------------   ---- 
End-of-path arrival time (ps)           7582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_2  controlcell1   1210   1210  175883  RISE       1
\I2Sthree:bI2S:reset\/main_0      macrocell16    6372   7582  176408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 176435p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  171713  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_0  macrocell47   6305   7555  176435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_2\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 176435p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_2\/q       macrocell47   1250   1250  171713  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_6  macrocell49   6305   7555  176435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 176454p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  175813  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_0   macrocell85   5596   7536  176454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 176492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  175489  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_8  macrocell67   6248   7498  176492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 176494p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  176494  RISE       1
\I2Seight:bI2S:rx_state_1\/main_4   macrocell93   5556   7496  176494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : Net_725/main_1
Capture Clock  : Net_725/clock_0
Path slack     : 176671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  176671  RISE       1
Net_725/main_1                      macrocell90   5379   7319  176671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_725/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 176671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  176671  RISE       1
\I2Seight:bI2S:rx_state_0\/main_0   macrocell94   5379   7319  176671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q                macrocell76     1250   1250  176692  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell7   3548   4798  176692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176729p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q                macrocell93     1250   1250  176729  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell9   3511   4761  176729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_f0_load\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_f0_load\/q              macrocell46     1250   1250  172957  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell4   6368   7618  176752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 176761p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7229
-------------------------------------   ---- 
End-of-path arrival time (ps)           7229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  171084  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_3          macrocell68     3649   7229  176761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 176780p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7210
-------------------------------------   ---- 
End-of-path arrival time (ps)           7210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  173533  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_3          macrocell77     3630   7210  176780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rxenable\/main_4
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 176823p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  176823  RISE       1
\I2Ssix:bI2S:rxenable\/main_4     macrocell69   5227   7167  176823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_6
Path End       : \I2Sone:bI2S:rxenable\/main_2
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 176852p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_6  count7cell    1940   1940  173130  RISE       1
\I2Sone:bI2S:rxenable\/main_2     macrocell42   5198   7138  176852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 176861p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q                macrocell40     1250   1250  176861  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell3   3379   4629  176861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 176921p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7069
-------------------------------------   ---- 
End-of-path arrival time (ps)           7069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  176921  RISE       1
\I2Sone:bI2S:rx_state_1\/main_2   macrocell39   5129   7069  176921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:BitCounter\/enable
Capture Clock  : \I2Stwo:bI2S:BitCounter\/clock
Path slack     : 176927p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6513
-------------------------------------   ---- 
End-of-path arrival time (ps)           6513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2   controlcell3   1210   1210  176927  RISE       1
\I2Stwo:bI2S:BitCounter\/enable  count7cell     5303   6513  176927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_data_in_0\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177022p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_data_in_0\/q             macrocell98     1250   1250  177022  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell9   5728   6978  177022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_5
Path End       : \I2Sfive:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 177031p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_5  count7cell    1940   1940  174582  RISE       1
\I2Sfive:bI2S:rxenable\/main_3     macrocell78   5019   6959  177031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q                macrocell92     1250   1250  177125  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell9   3115   4365  177125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177132p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q                macrocell65     1250   1250  177132  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell6   3108   4358  177132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177134p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q                macrocell83     1250   1250  177134  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell8   3106   4356  177134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_f0_load\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177137p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_f0_load\/q              macrocell18     1250   1250  168507  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell1   5983   7233  177137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177140p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q                macrocell19     1250   1250  177140  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell1   3100   4350  177140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 177147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6843
-------------------------------------   ---- 
End-of-path arrival time (ps)           6843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell97   1250   1250  177147  RISE       1
\I2Seight:bI2S:rx_state_0\/main_9  macrocell94   5593   6843  177147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177177p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q                macrocell21     1250   1250  177177  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell1   3063   4313  177177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_2
Path End       : \I2Sfive:bI2S:reset\/main_0
Capture Clock  : \I2Sfive:bI2S:reset\/clock_0
Path slack     : 177180p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_2  controlcell6   1210   1210  172758  RISE       1
\I2Sfive:bI2S:reset\/main_0      macrocell71    5600   6810  177180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q               macrocell55   1250   1250  171172  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_1  macrocell59   5504   6754  177236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177239p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q                macrocell58     1250   1250  177239  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell5   3001   4251  177239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 177240p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  176671  RISE       1
\I2Seight:bI2S:rx_state_1\/main_0   macrocell93   4810   6750  177240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:BitCounter\/enable
Capture Clock  : \I2Ssix:bI2S:BitCounter\/clock
Path slack     : 177245p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2   controlcell5   1210   1210  177245  RISE       1
\I2Ssix:bI2S:BitCounter\/enable  count7cell     4985   6195  177245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177276p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q                macrocell94     1250   1250  177276  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell9   2964   4214  177276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 177311p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  177311  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_4   macrocell21   4739   6679  177311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177314p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q                macrocell66     1250   1250  177314  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell6   2926   4176  177314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rxenable\/main_3
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 177337p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  177337  RISE       1
\I2Sthree:bI2S:rxenable\/main_3     macrocell23   4713   6653  177337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_6
Path End       : \I2Sseven:bI2S:rxenable\/main_2
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 177362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_6  count7cell    1940   1940  175813  RISE       1
\I2Sseven:bI2S:rxenable\/main_2     macrocell87   4688   6628  177362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177366p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q                macrocell57     1250   1250  177366  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell5   2874   4124  177366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 177405p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  172557  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_2  macrocell47   5335   6585  177405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_0\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 177405p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_0\/q       macrocell49   1250   1250  172557  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_8  macrocell49   5335   6585  177405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  177422  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_3   macrocell66   4628   6568  177422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:BitCounter\/enable
Capture Clock  : \I2Sseven:bI2S:BitCounter\/clock
Path slack     : 177430p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     183440

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2   controlcell7   1210   1210  177430  RISE       1
\I2Sseven:bI2S:BitCounter\/enable  count7cell     4800   6010  177430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 177437p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  177437  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_1   macrocell67   4613   6553  177437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 177439p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  176494  RISE       1
\I2Seight:bI2S:rx_state_0\/main_4   macrocell94   4611   6551  177439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 177456p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  176399  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_0  macrocell74   5284   6534  177456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 177456p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  176399  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_6  macrocell76   5284   6534  177456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 177462p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  177462  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_5   macrocell67   4588   6528  177462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177466p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q                macrocell39     1250   1250  177466  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell3   2774   4024  177466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177491p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  174827  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_3          macrocell86     2919   6499  177491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  171290  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_3          macrocell96     2910   6490  177500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177508p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  174231  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_3          macrocell41     2902   6482  177508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:CtlReg\/control_1
Path End       : \I2Sthree:bI2S:rxenable\/main_1
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 177550p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:CtlReg\/clock                               controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:CtlReg\/control_1  controlcell1   1210   1210  174861  RISE       1
\I2Sthree:bI2S:rxenable\/main_1   macrocell23    5230   6440  177550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 177564p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  174894  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_3          macrocell50     2846   6426  177564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177615p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q                macrocell75     1250   1250  177615  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell7   2625   3875  177615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 177653p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     181490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q                macrocell84     1250   1250  177653  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell8   2587   3837  177653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 177688p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  177688  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_5   macrocell48   4362   6302  177688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 177711p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  177711  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_0   macrocell57   4339   6279  177711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177715p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  176823  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_2   macrocell66   4335   6275  177715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 177717p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell97   1250   1250  177147  RISE       1
\I2Seight:bI2S:rx_state_2\/main_3  macrocell92   5023   6273  177717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 177717p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q         macrocell97   1250   1250  177147  RISE       1
\I2Seight:bI2S:rx_state_1\/main_9  macrocell93   5023   6273  177717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 177723p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0  count7cell    1940   1940  177723  RISE       1
\I2Sfour:bI2S:rxenable\/main_8     macrocell60   4327   6267  177723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 177757p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  177757  RISE       1
\I2Seight:bI2S:rx_state_0\/main_3   macrocell94   4293   6233  177757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 177773p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  177757  RISE       1
\I2Seight:bI2S:rx_state_1\/main_3   macrocell93   4277   6217  177773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 177796p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  177711  RISE       1
\I2Sfour:bI2S:rxenable\/main_2     macrocell60   4254   6194  177796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 177836p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  176921  RISE       1
\I2Sone:bI2S:rx_state_0\/main_2   macrocell40   4214   6154  177836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 177854p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  175943  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_2  macrocell82   4886   6136  177854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 177854p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  175943  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_2  macrocell83   4886   6136  177854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 177854p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  175943  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_8  macrocell84   4886   6136  177854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rxenable\/main_6
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 177883p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  177311  RISE       1
\I2Sthree:bI2S:rxenable\/main_6     macrocell23   4167   6107  177883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 177900p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  177337  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_1   macrocell21   4150   6090  177900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 177936p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  177936  RISE       1
\I2Seight:bI2S:rx_state_0\/main_2   macrocell94   4114   6054  177936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 177940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  177940  RISE       1
\I2Seight:bI2S:rx_state_0\/main_5   macrocell94   4110   6050  177940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 177945p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  177945  RISE       1
\I2Seight:bI2S:rx_state_0\/main_1   macrocell94   4105   6045  177945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 177959p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  177936  RISE       1
\I2Seight:bI2S:rx_state_1\/main_2   macrocell93   4091   6031  177959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 177959p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  177940  RISE       1
\I2Seight:bI2S:rx_state_1\/main_5   macrocell93   4091   6031  177959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 177961p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell51   1250   1250  177961  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_3  macrocell47   4779   6029  177961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 177961p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell51   1250   1250  177961  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_9  macrocell49   4779   6029  177961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 177962p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  177945  RISE       1
\I2Seight:bI2S:rx_state_1\/main_1   macrocell93   4088   6028  177962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 177986p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  177422  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_3   macrocell67   4064   6004  177986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 177994p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  177437  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_1   macrocell66   4056   5996  177994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 178044p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  175489  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_2  macrocell64   4696   5946  178044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 178044p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  175489  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_2  macrocell65   4696   5946  178044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_0\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 178044p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_0\/q       macrocell67   1250   1250  175489  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_8  macrocell66   4696   5946  178044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 178047p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  177462  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_5   macrocell66   4003   5943  178047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_9
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 178056p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q  macrocell68   1250   1250  178056  RISE       1
\I2Ssix:bI2S:rxenable\/main_9       macrocell69   4684   5934  178056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_0
Path End       : \I2Stwo:bI2S:rxenable\/main_8
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178126p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_0  count7cell    1940   1940  175655  RISE       1
\I2Stwo:bI2S:rxenable\/main_8     macrocell51   3924   5864  178126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : Net_697/main_1
Capture Clock  : Net_697/clock_0
Path slack     : 178158p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  178158  RISE       1
Net_697/main_1                     macrocell72   3892   5832  178158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178158p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  178158  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_0   macrocell75   3892   5832  178158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 178216p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  177688  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_5   macrocell49   3834   5774  178216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 178233p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  176297  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_1  macrocell18   4507   5757  178233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 178233p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  176297  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_1  macrocell19   4507   5757  178233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 178233p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  176297  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_7  macrocell20   4507   5757  178233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 178241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell23   1250   1250  178241  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_3  macrocell19   4499   5749  178241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 178241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell23   1250   1250  178241  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_9  macrocell20   4499   5749  178241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 178245p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  176297  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_0  macrocell37   4495   5745  178245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 178245p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  176297  RISE       1
\I2Sone:bI2S:rx_state_2\/main_0  macrocell38   4495   5745  178245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178245p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  176297  RISE       1
\I2Sone:bI2S:rx_state_1\/main_6  macrocell39   4495   5745  178245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 178251p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  176271  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_6  macrocell58   4489   5739  178251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 178252p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  176729  RISE       1
\I2Seight:bI2S:rx_state_0\/main_7  macrocell94   4488   5738  178252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_0
Path End       : \I2Sone:bI2S:rxenable\/main_8
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 178271p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_0  count7cell    1940   1940  174157  RISE       1
\I2Sone:bI2S:rxenable\/main_8     macrocell42   3779   5719  178271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_4
Path End       : \I2Ssix:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 178287p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_4  count7cell    1940   1940  176823  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_2   macrocell67   3763   5703  178287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_2
Path End       : \I2Sseven:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 178296p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_2  count7cell    1940   1940  175150  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_4   macrocell84   3754   5694  178296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_0
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 178301p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_0   count7cell    1940   1940  177723  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_0  macrocell61   3749   5689  178301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178303p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  178303  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_2   macrocell75   3747   5687  178303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178310p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  178310  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_3   macrocell75   3740   5680  178310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178317p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  178317  RISE       1
\I2Sone:bI2S:rx_state_1\/main_1   macrocell39   3733   5673  178317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_1
Path End       : \I2Stwo:bI2S:rxenable\/main_7
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_1  count7cell    1940   1940  177688  RISE       1
\I2Stwo:bI2S:rxenable\/main_7     macrocell51   3724   5664  178326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 178341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  176399  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_0  macrocell73   4399   5649  178341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_2\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_2\/q       macrocell74   1250   1250  176399  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_6  macrocell75   4399   5649  178341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178353p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  178353  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_5   macrocell85   3697   5637  178353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178361p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  178361  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_2   macrocell85   3689   5629  178361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178367p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  178367  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_1   macrocell85   3683   5623  178367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_4
Path End       : \I2Sone:bI2S:rxenable\/main_4
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 178413p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_4  count7cell    1940   1940  176921  RISE       1
\I2Sone:bI2S:rxenable\/main_4     macrocell42   3637   5577  178413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rxenable\/main_4
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178481p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  178481  RISE       1
\I2Stwo:bI2S:rxenable\/main_4     macrocell51   3569   5509  178481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178481p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  178481  RISE       1
\I2Sfour:bI2S:rxenable\/main_4     macrocell60   3569   5509  178481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178484p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  178484  RISE       1
\I2Sfour:bI2S:rxenable\/main_6     macrocell60   3566   5506  178484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178485p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  178485  RISE       1
\I2Sone:bI2S:rx_state_1\/main_5   macrocell39   3565   5505  178485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  178487  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_4   macrocell75   3563   5503  178487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178488p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  178488  RISE       1
\I2Sone:bI2S:rx_state_1\/main_4   macrocell39   3562   5502  178488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rxenable\/main_3
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178488p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  178488  RISE       1
\I2Sfour:bI2S:rxenable\/main_3     macrocell60   3562   5502  178488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rxenable\/main_3
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178490p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  178490  RISE       1
\I2Stwo:bI2S:rxenable\/main_3     macrocell51   3560   5500  178490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178493p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q         macrocell51   1250   1250  177961  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_9  macrocell48   4247   5497  178493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 178495p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  178495  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_5   macrocell75   3555   5495  178495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 178511p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  178511  RISE       1
\I2Sone:bI2S:rx_state_1\/main_3   macrocell39   3539   5479  178511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178557p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  178557  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_3   macrocell85   3493   5433  178557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_6
Path End       : \I2Ssix:bI2S:rxenable\/main_2
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 178576p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_6  count7cell    1940   1940  175840  RISE       1
\I2Ssix:bI2S:rxenable\/main_2     macrocell69   3474   5414  178576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:reset\/main_0
Capture Clock  : \I2Stwo:bI2S:reset\/clock_0
Path slack     : 178589p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  176927  RISE       1
\I2Stwo:bI2S:reset\/main_0      macrocell44    4191   5401  178589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 178594p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  178594  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_4   macrocell67   3456   5396  178594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178598p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q               macrocell73   1250   1250  175350  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_1  macrocell77   4142   5392  178598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178609p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  178609  RISE       1
\I2Sfour:bI2S:rxenable\/main_7     macrocell60   3441   5381  178609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 178610p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  178594  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_4   macrocell66   3440   5380  178610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178615p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  178615  RISE       1
\I2Sfour:bI2S:rxenable\/main_5     macrocell60   3435   5375  178615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rxenable\/main_6
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178629p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  178629  RISE       1
\I2Stwo:bI2S:rxenable\/main_6     macrocell51   3421   5361  178629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : Net_668/main_1
Capture Clock  : Net_668/clock_0
Path slack     : 178632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  177711  RISE       1
Net_668/main_1                     macrocell54   3418   5358  178632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_6
Path End       : \I2Sfour:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 178632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_6  count7cell    1940   1940  177711  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_0   macrocell58   3418   5358  178632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rxenable\/main_5
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  178632  RISE       1
\I2Stwo:bI2S:rxenable\/main_5     macrocell51   3418   5358  178632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rxenable\/main_2
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178638p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178638  RISE       1
\I2Stwo:bI2S:rxenable\/main_2     macrocell51   3412   5352  178638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:rxenable\/main_0
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 178678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  177430  RISE       1
\I2Sseven:bI2S:rxenable\/main_0   macrocell87    4102   5312  178678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_5
Path End       : \I2Sthree:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 178731p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_5  count7cell    1940   1940  177337  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_1   macrocell20   3319   5259  178731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 178738p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  178738  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_2   macrocell20   3312   5252  178738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:rxenable\/main_0
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 178743p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  177245  RISE       1
\I2Ssix:bI2S:rxenable\/main_0   macrocell69    4037   5247  178743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_2
Path End       : \I2Sthree:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 178747p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_2  count7cell    1940   1940  177311  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_4   macrocell20   3303   5243  178747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 178757p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  178738  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_2   macrocell21   3293   5233  178757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_4
Path End       : \I2Sthree:bI2S:rxenable\/main_4
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 178767p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_4  count7cell    1940   1940  178738  RISE       1
\I2Sthree:bI2S:rxenable\/main_4     macrocell23   3283   5223  178767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 178770p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q  macrocell59   1250   1250  178770  RISE       1
\I2Sfour:bI2S:rxenable\/main_9       macrocell60   3970   5220  178770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 178794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q         macrocell23   1250   1250  178241  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_9  macrocell21   3946   5196  178794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q               macrocell64   1250   1250  173130  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_1  macrocell68   3933   5183  178807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 178815p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0   count7cell    1940   1940  178815  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_0  macrocell79   3235   5175  178815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 178818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0   count7cell    1940   1940  178818  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_1  macrocell24   3232   5172  178818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 178818p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0   count7cell    1940   1940  178818  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_0  macrocell88   3232   5172  178818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 178822p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  176729  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_1  macrocell91   3918   5168  178822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 178822p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  176729  RISE       1
\I2Seight:bI2S:rx_state_2\/main_1  macrocell92   3918   5168  178822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_1\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 178822p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_1\/q       macrocell93   1250   1250  176729  RISE       1
\I2Seight:bI2S:rx_state_1\/main_7  macrocell93   3918   5168  178822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178835p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1           controlcell4   1210   1210  178835  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_0  macrocell59    3945   5155  178835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 178838p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  177134  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_6  macrocell85   3902   5152  178838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_2\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 178860p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_2\/q       macrocell38   1250   1250  176297  RISE       1
\I2Sone:bI2S:rx_state_0\/main_6  macrocell40   3880   5130  178860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 178906p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  178158  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_0   macrocell76   3144   5084  178906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_6
Path End       : \I2Sfive:bI2S:rxenable\/main_2
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 178926p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_6  count7cell    1940   1940  178158  RISE       1
\I2Sfive:bI2S:rxenable\/main_2     macrocell78   3124   5064  178926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_1
Path End       : \I2Seight:bI2S:rxenable\/main_1
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 178931p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_1  controlcell8   1210   1210  178931  RISE       1
\I2Seight:bI2S:rxenable\/main_1   macrocell97    3849   5059  178931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_f0_load\/clock_0
Path slack     : 178952p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  173193  RISE       1
\I2Stwo:bI2S:rx_f0_load\/main_1  macrocell46   3788   5038  178952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_f0_load\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 178952p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  173193  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_7  macrocell48   3788   5038  178952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rxenable\/main_5
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 178958p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  178958  RISE       1
\I2Sthree:bI2S:rxenable\/main_5     macrocell23   3092   5032  178958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 178961p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  178958  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_3   macrocell21   3089   5029  178961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sthree:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 178969p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_overflow_sticky\/q       macrocell22   1250   1250  176263  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/main_2  macrocell22   3771   5021  178969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_overflow_sticky\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_2\/clock_0
Path slack     : 178969p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  173193  RISE       1
\I2Stwo:bI2S:rx_state_2\/main_1  macrocell47   3771   5021  178969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_2\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_state_1\/q
Path End       : \I2Stwo:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 178969p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_state_1\/q       macrocell48   1250   1250  173193  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_7  macrocell49   3771   5021  178969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_1
Path End       : \I2Stwo:bI2S:rxenable\/main_1
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 178979p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_1  controlcell3   1210   1210  176256  RISE       1
\I2Stwo:bI2S:rxenable\/main_1   macrocell51    3801   5011  178979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179073p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  177466  RISE       1
\I2Sone:bI2S:rx_state_0\/main_7  macrocell40   3667   4917  179073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_3
Path End       : \I2Sthree:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179078p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_3  count7cell    1940   1940  178958  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_3   macrocell20   2972   4912  179078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179084p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  178488  RISE       1
\I2Sone:bI2S:rx_state_0\/main_4   macrocell40   2966   4906  179084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_f0_load\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179089p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_f0_load\/q              macrocell55     1250   1250  171172  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell5   4031   5281  179089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179092p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  178485  RISE       1
\I2Sone:bI2S:rx_state_0\/main_5   macrocell40   2958   4898  179092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_2
Path End       : \I2Sone:bI2S:rxenable\/main_6
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179093p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_2  count7cell    1940   1940  178488  RISE       1
\I2Sone:bI2S:rxenable\/main_6     macrocell42   2957   4897  179093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_1
Path End       : \I2Sone:bI2S:rxenable\/main_7
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_1  count7cell    1940   1940  178485  RISE       1
\I2Sone:bI2S:rxenable\/main_7     macrocell42   2946   4886  179104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : Net_625/main_1
Capture Clock  : Net_625/clock_0
Path slack     : 179105p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  179105  RISE       1
Net_625/main_1                      macrocell17   2945   4885  179105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179105p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4885
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  179105  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_0   macrocell20   2945   4885  179105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rxenable\/main_2
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179107p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  179105  RISE       1
\I2Sthree:bI2S:rxenable\/main_2     macrocell23   2943   4883  179107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_6
Path End       : \I2Sthree:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 179123p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_6  count7cell    1940   1940  179105  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_0   macrocell21   2927   4867  179123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179150p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1           controlcell5   1210   1210  179150  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_0  macrocell68    3630   4840  179150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 179159p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell42   1250   1250  179159  RISE       1
\I2Sone:bI2S:rx_state_2\/main_3  macrocell38   3581   4831  179159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 179159p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell42   1250   1250  179159  RISE       1
\I2Sone:bI2S:rx_state_1\/main_9  macrocell39   3581   4831  179159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 179174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  176692  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_2  macrocell73   3566   4816  179174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 179174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  176692  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_8  macrocell75   3566   4816  179174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179191p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  178632  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_3   macrocell49   2859   4799  179191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_3
Path End       : \I2Stwo:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179201p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_3  count7cell    1940   1940  178632  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_3   macrocell48   2849   4789  179201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_1
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179204p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_1           controlcell7   1210   1210  176386  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_0  macrocell86    3576   4786  179204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179206p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  178615  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_3   macrocell57   2844   4784  179206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_3
Path End       : \I2Sfour:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179217p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_3  count7cell    1940   1940  178615  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_3   macrocell58   2833   4773  179217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 179221p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  179221  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_9  macrocell85   3519   4769  179221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 179222p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  177615  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_1  macrocell74   3518   4768  179222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 179222p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  177615  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_7  macrocell76   3518   4768  179222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179223p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  178367  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_1   macrocell84   2827   4767  179223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179224p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  178361  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_2   macrocell84   2826   4766  179224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 179225p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell78   1250   1250  179225  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_9  macrocell75   3515   4765  179225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179229p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  178353  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_5   macrocell84   2821   4761  179229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 179230p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  178303  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_2   macrocell76   2820   4760  179230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rxenable\/q
Path End       : \I2Sthree:bI2S:rxenable\/main_10
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179230p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rxenable\/q        macrocell23   1250   1250  178241  RISE       1
\I2Sthree:bI2S:rxenable\/main_10  macrocell23   3510   4760  179230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  178317  RISE       1
\I2Sone:bI2S:rx_state_0\/main_1   macrocell40   2814   4754  179236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 179237p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  177653  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_7  macrocell85   3503   4753  179237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 179237p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  178310  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_3   macrocell76   2813   4753  179237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_1\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 179241p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_1\/q       macrocell20   1250   1250  176297  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_7  macrocell21   3499   4749  179241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_4
Path End       : \I2Sseven:bI2S:rxenable\/main_4
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179243p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_4  count7cell    1940   1940  178361  RISE       1
\I2Sseven:bI2S:rxenable\/main_4     macrocell87   2807   4747  179243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_5
Path End       : \I2Sseven:bI2S:rxenable\/main_3
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179244p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_5  count7cell    1940   1940  178367  RISE       1
\I2Sseven:bI2S:rxenable\/main_3     macrocell87   2806   4746  179244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_4
Path End       : \I2Sfive:bI2S:rxenable\/main_4
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179247p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_4  count7cell    1940   1940  178303  RISE       1
\I2Sfive:bI2S:rxenable\/main_4     macrocell78   2803   4743  179247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_5
Path End       : \I2Sone:bI2S:rxenable\/main_3
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179249p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_5  count7cell    1940   1940  178317  RISE       1
\I2Sone:bI2S:rxenable\/main_3     macrocell42   2801   4741  179249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_1
Path End       : \I2Sseven:bI2S:rxenable\/main_7
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179252p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_1  count7cell    1940   1940  178353  RISE       1
\I2Sseven:bI2S:rxenable\/main_7     macrocell87   2798   4738  179252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_3
Path End       : \I2Sfive:bI2S:rxenable\/main_5
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179271p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_3  count7cell    1940   1940  178310  RISE       1
\I2Sfive:bI2S:rxenable\/main_5     macrocell78   2779   4719  179271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_data_in_0\/q
Path End       : \I2Sone:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sone:bI2S:rx_data_in_0\/clock_0
Path slack     : 179315p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_data_in_0\/q       macrocell43   1250   1250  175394  RISE       1
\I2Sone:bI2S:rx_data_in_0\/main_2  macrocell43   3425   4675  179315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_data_in_0\/clock_0                         macrocell43         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179330p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  178488  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_1   macrocell58   2720   4660  179330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  178481  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_2   macrocell58   2715   4655  179335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179339p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q               macrocell37   1250   1250  176063  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_1  macrocell41   3401   4651  179339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179339p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  178481  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_2   macrocell48   2711   4651  179339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_overflow_sticky\/q
Path End       : \I2Seight:bI2S:rxenable\/main_9
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179341p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_overflow_sticky\/q  macrocell96   1250   1250  179341  RISE       1
\I2Seight:bI2S:rxenable\/main_9       macrocell97   3399   4649  179341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_f0_load\/q
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179342p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_f0_load\/q               macrocell91   1250   1250  173132  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_1  macrocell96   3398   4648  179342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_4
Path End       : \I2Stwo:bI2S:rx_state_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179343p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_4  count7cell    1940   1940  178481  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_2   macrocell49   2707   4647  179343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179344p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q             macrocell24     1250   1250  179344  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell1   3406   4656  179344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_4
Path End       : \I2Sfour:bI2S:rx_state_1\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_4  count7cell    1940   1940  178481  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_2   macrocell57   2705   4645  179345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_0\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179345p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  178490  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_1   macrocell49   2705   4645  179345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:CtlReg\/control_2
Path End       : \I2Stwo:bI2S:rxenable\/main_0
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 179346p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:CtlReg\/clock                                 controlcell3        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:CtlReg\/control_2  controlcell3   1210   1210  176927  RISE       1
\I2Stwo:bI2S:rxenable\/main_0   macrocell51    3434   4644  179346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_5
Path End       : \I2Sfour:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179346p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_5  count7cell    1940   1940  178488  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_1   macrocell57   2704   4644  179346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179349p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  178484  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_4   macrocell57   2701   4641  179349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_5
Path End       : \I2Stwo:bI2S:rx_state_1\/main_1
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179350p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_5  count7cell    1940   1940  178490  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_1   macrocell48   2700   4640  179350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179350p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q             macrocell88     1250   1250  179350  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell8   3400   4650  179350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_2
Path End       : \I2Sfour:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179350p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_2  count7cell    1940   1940  178484  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_4   macrocell58   2700   4640  179350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 179351p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  176861  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_2  macrocell37   3389   4639  179351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 179351p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  176861  RISE       1
\I2Sone:bI2S:rx_state_2\/main_2  macrocell38   3389   4639  179351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 179351p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  176861  RISE       1
\I2Sone:bI2S:rx_state_1\/main_8  macrocell39   3389   4639  179351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 179353p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0   count7cell    1940   1940  179353  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_0  macrocell70   2697   4637  179353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_0
Path End       : \I2Ssix:bI2S:rxenable\/main_8
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179359p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_0  count7cell    1940   1940  179353  RISE       1
\I2Ssix:bI2S:rxenable\/main_8     macrocell69   2691   4631  179359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell60   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_3  macrocell56   3358   4608  179382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179382p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell60   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_9  macrocell57   3358   4608  179382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179389p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q         macrocell60   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_9  macrocell58   3351   4601  179389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 179412p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  178487  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_4   macrocell76   2638   4578  179412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 179415p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell69   1250   1250  179415  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_9  macrocell67   3325   4575  179415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_0
Path End       : \I2Seight:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2Seight:bI2S:rx_data_in_0\/clock_0
Path slack     : 179416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_0   count7cell    1940   1940  179416  RISE       1
\I2Seight:bI2S:rx_data_in_0\/main_0  macrocell98   2634   4574  179416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_0
Path End       : \I2Seight:bI2S:rxenable\/main_8
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179420p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_0  count7cell    1940   1940  179416  RISE       1
\I2Seight:bI2S:rxenable\/main_8     macrocell97   2630   4570  179420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 179422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  178495  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_5   macrocell76   2628   4568  179422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_2
Path End       : \I2Sfive:bI2S:rxenable\/main_6
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179423p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_2  count7cell    1940   1940  178487  RISE       1
\I2Sfive:bI2S:rxenable\/main_6     macrocell78   2627   4567  179423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rx_state_1\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179425p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  178557  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_3   macrocell84   2625   4565  179425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rx_state_0\/main_3
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179427p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  178511  RISE       1
\I2Sone:bI2S:rx_state_0\/main_3   macrocell40   2623   4563  179427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_3
Path End       : \I2Seight:bI2S:rxenable\/main_5
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179429p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_3  count7cell    1940   1940  177757  RISE       1
\I2Seight:bI2S:rxenable\/main_5     macrocell97   2621   4561  179429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 179431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell69   1250   1250  179415  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_3  macrocell65   3309   4559  179431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 179431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q         macrocell69   1250   1250  179415  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_9  macrocell66   3309   4559  179431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_1
Path End       : \I2Sfive:bI2S:rxenable\/main_7
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179436p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_1  count7cell    1940   1940  178495  RISE       1
\I2Sfive:bI2S:rxenable\/main_7     macrocell78   2614   4554  179436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_3
Path End       : \I2Sseven:bI2S:rxenable\/main_5
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179442p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_3  count7cell    1940   1940  178557  RISE       1
\I2Sseven:bI2S:rxenable\/main_5     macrocell87   2608   4548  179442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:BitCounter\/count_3
Path End       : \I2Sone:bI2S:rxenable\/main_5
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179444p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:BitCounter\/count_3  count7cell    1940   1940  178511  RISE       1
\I2Sone:bI2S:rxenable\/main_5     macrocell42   2606   4546  179444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_1\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179461p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  178609  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_5   macrocell57   2589   4529  179461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:BitCounter\/count_1
Path End       : \I2Sfour:bI2S:rx_state_0\/main_5
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179469p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:BitCounter\/count_1  count7cell    1940   1940  178609  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_5   macrocell58   2581   4521  179469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_overflow_sticky\/q
Path End       : \I2Stwo:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179473p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_overflow_sticky\/q       macrocell50   1250   1250  176094  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/main_2  macrocell50   3267   4517  179473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_overflow_sticky\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_0\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179478p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178638  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_0   macrocell49   2572   4512  179478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_0\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_0\/clock_0
Path slack     : 179483p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  178629  RISE       1
\I2Stwo:bI2S:rx_state_0\/main_4   macrocell49   2567   4507  179483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_0\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : Net_74/main_1
Capture Clock  : Net_74/clock_0
Path slack     : 179487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178638  RISE       1
Net_74/main_1                     macrocell45   2563   4503  179487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_6
Path End       : \I2Stwo:bI2S:rx_state_1\/main_0
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_6  count7cell    1940   1940  178638  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_0   macrocell48   2563   4503  179487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:BitCounter\/count_2
Path End       : \I2Stwo:bI2S:rx_state_1\/main_4
Capture Clock  : \I2Stwo:bI2S:rx_state_1\/clock_0
Path slack     : 179492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:BitCounter\/count_2  count7cell    1940   1940  178629  RISE       1
\I2Stwo:bI2S:rx_state_1\/main_4   macrocell48   2558   4498  179492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_state_1\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_2
Path End       : \I2Ssix:bI2S:rxenable\/main_6
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179507p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_2  count7cell    1940   1940  178594  RISE       1
\I2Ssix:bI2S:rxenable\/main_6     macrocell69   2543   4483  179507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_9
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179509p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q  macrocell77   1250   1250  179509  RISE       1
\I2Sfive:bI2S:rxenable\/main_9       macrocell78   3231   4481  179509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_9
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179516p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q  macrocell86   1250   1250  179516  RISE       1
\I2Sseven:bI2S:rxenable\/main_9       macrocell87   3224   4474  179516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179524p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q               macrocell82   1250   1250  176861  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_1  macrocell86   3216   4466  179524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 179565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  176271  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_0  macrocell55   3175   4425  179565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  176271  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_0  macrocell56   3175   4425  179565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_2\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_2\/q       macrocell56   1250   1250  176271  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_6  macrocell57   3175   4425  179565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:CtlReg\/control_2
Path End       : \I2Sseven:bI2S:reset\/main_0
Capture Clock  : \I2Sseven:bI2S:reset\/clock_0
Path slack     : 179579p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:CtlReg\/clock                               controlcell7        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:CtlReg\/control_2  controlcell7   1210   1210  177430  RISE       1
\I2Sseven:bI2S:reset\/main_0      macrocell80    3201   4411  179579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell80         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179584p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1           controlcell6   1210   1210  179584  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_0  macrocell77    3196   4406  179584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179584p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q             macrocell70     1250   1250  179584  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell6   3166   4416  179584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 179590p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q             macrocell61     1250   1250  179590  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell5   3160   4410  179590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 179618p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  177134  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_0  macrocell82   3122   4372  179618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 179618p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  177134  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_0  macrocell83   3122   4372  179618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_2\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 179618p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_2\/q       macrocell83   1250   1250  177134  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_6  macrocell84   3122   4372  179618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_2
Path End       : \I2Ssix:bI2S:reset\/main_0
Capture Clock  : \I2Ssix:bI2S:reset\/clock_0
Path slack     : 179637p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_2  controlcell5   1210   1210  177245  RISE       1
\I2Ssix:bI2S:reset\/main_0      macrocell62    3143   4353  179637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 179639p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  177125  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_0  macrocell91   3101   4351  179639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 179639p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  177125  RISE       1
\I2Seight:bI2S:rx_state_2\/main_0  macrocell92   3101   4351  179639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 179639p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  177125  RISE       1
\I2Seight:bI2S:rx_state_1\/main_6  macrocell93   3101   4351  179639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_data_in_0\/q
Path End       : \I2Seight:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Seight:bI2S:rx_data_in_0\/clock_0
Path slack     : 179642p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_data_in_0\/q       macrocell98   1250   1250  177022  RISE       1
\I2Seight:bI2S:rx_data_in_0\/main_1  macrocell98   3098   4348  179642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_data_in_0\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 179644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  177132  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_0  macrocell64   3096   4346  179644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 179644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  177132  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_0  macrocell65   3096   4346  179644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 179644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  177132  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_6  macrocell66   3096   4346  179644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 179652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  177140  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_0  macrocell18   3088   4338  179652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_0
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 179652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  177140  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_0  macrocell19   3088   4338  179652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  177140  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_6  macrocell20   3088   4338  179652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 179676p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  177276  RISE       1
\I2Seight:bI2S:rx_state_0\/main_8  macrocell94   3064   4314  179676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Seight:bI2S:rx_f0_load\/clock_0
Path slack     : 179678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  177276  RISE       1
\I2Seight:bI2S:rx_f0_load\/main_2  macrocell91   3062   4312  179678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Seight:bI2S:rx_state_2\/clock_0
Path slack     : 179678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  177276  RISE       1
\I2Seight:bI2S:rx_state_2\/main_2  macrocell92   3062   4312  179678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_0\/q
Path End       : \I2Seight:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Seight:bI2S:rx_state_1\/clock_0
Path slack     : 179678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_0\/q       macrocell94   1250   1250  177276  RISE       1
\I2Seight:bI2S:rx_state_1\/main_8  macrocell93   3062   4312  179678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_1\/clock_0                         macrocell93         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_f0_load\/clock_0
Path slack     : 179684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  177177  RISE       1
\I2Sthree:bI2S:rx_f0_load\/main_2  macrocell18   3056   4306  179684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_f0_load\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_state_2\/clock_0
Path slack     : 179684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  177177  RISE       1
\I2Sthree:bI2S:rx_state_2\/main_2  macrocell19   3056   4306  179684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_1\/clock_0
Path slack     : 179684p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  177177  RISE       1
\I2Sthree:bI2S:rx_state_1\/main_8  macrocell20   3056   4306  179684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_1\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_2
Path End       : \I2Seight:bI2S:rxenable\/main_6
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_2  count7cell    1940   1940  176494  RISE       1
\I2Seight:bI2S:rxenable\/main_6     macrocell97   2320   4260  179730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_5
Path End       : \I2Seight:bI2S:rxenable\/main_3
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_5  count7cell    1940   1940  177945  RISE       1
\I2Seight:bI2S:rxenable\/main_3     macrocell97   2318   4258  179732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:BitCounter\/count_0
Path End       : \I2Sthree:bI2S:rxenable\/main_8
Capture Clock  : \I2Sthree:bI2S:rxenable\/clock_0
Path slack     : 179732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:BitCounter\/count_0  count7cell    1940   1940  178818  RISE       1
\I2Sthree:bI2S:rxenable\/main_8     macrocell23   2318   4258  179732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rxenable\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:BitCounter\/count_0
Path End       : \I2Sfive:bI2S:rxenable\/main_8
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 179734p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:BitCounter\/count_0  count7cell    1940   1940  178815  RISE       1
\I2Sfive:bI2S:rxenable\/main_8     macrocell78   2316   4256  179734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179734p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  177366  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_7  macrocell58   3006   4256  179734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_1
Path End       : \I2Seight:bI2S:rxenable\/main_7
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179735p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_1  count7cell    1940   1940  177940  RISE       1
\I2Seight:bI2S:rxenable\/main_7     macrocell97   2315   4255  179735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_4
Path End       : \I2Seight:bI2S:rxenable\/main_4
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179736p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_4  count7cell    1940   1940  177936  RISE       1
\I2Seight:bI2S:rxenable\/main_4     macrocell97   2314   4254  179736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:BitCounter\/count_0
Path End       : \I2Sseven:bI2S:rxenable\/main_8
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 179737p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:BitCounter\/count_0  count7cell    1940   1940  178818  RISE       1
\I2Sseven:bI2S:rxenable\/main_8     macrocell87   2313   4253  179737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 179738p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  177366  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_1  macrocell55   3002   4252  179738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179738p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  177366  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_1  macrocell56   3002   4252  179738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_1\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179738p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_1\/q       macrocell57   1250   1250  177366  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_7  macrocell57   3002   4252  179738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:BitCounter\/count_6
Path End       : \I2Seight:bI2S:rxenable\/main_2
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 179743p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:BitCounter\/count_6  count7cell    1940   1940  176671  RISE       1
\I2Seight:bI2S:rxenable\/main_2     macrocell97   2307   4247  179743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_0\/clock_0
Path slack     : 179745p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  177239  RISE       1
\I2Sfour:bI2S:rx_state_0\/main_8  macrocell58   2995   4245  179745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_state_2\/q
Path End       : \I2Seight:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Seight:bI2S:rx_state_0\/clock_0
Path slack     : 179762p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_2\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_state_2\/q       macrocell92   1250   1250  177125  RISE       1
\I2Seight:bI2S:rx_state_0\/main_6  macrocell94   2978   4228  179762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_2\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 179769p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_2\/q       macrocell65   1250   1250  177132  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_6  macrocell67   2971   4221  179769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_5
Path End       : \I2Ssix:bI2S:rxenable\/main_3
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179774p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_5  count7cell    1940   1940  177437  RISE       1
\I2Ssix:bI2S:rxenable\/main_3     macrocell69   2276   4216  179774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_3
Path End       : \I2Ssix:bI2S:rxenable\/main_5
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_3  count7cell    1940   1940  177422  RISE       1
\I2Ssix:bI2S:rxenable\/main_5     macrocell69   2256   4196  179794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rxenable\/main_10
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179795p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q        macrocell42   1250   1250  179159  RISE       1
\I2Sone:bI2S:rxenable\/main_10  macrocell42   2945   4195  179795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_2\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_6
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 179797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_2\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_2\/q       macrocell19   1250   1250  177140  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_6  macrocell21   2943   4193  179797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:BitCounter\/count_1
Path End       : \I2Ssix:bI2S:rxenable\/main_7
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179799p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:BitCounter\/clock                             count7cell          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:BitCounter\/count_1  count7cell    1940   1940  177462  RISE       1
\I2Ssix:bI2S:rxenable\/main_7     macrocell69   2251   4191  179799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rxenable\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 179800p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rxenable\/q         macrocell42   1250   1250  179159  RISE       1
\I2Sone:bI2S:rx_state_0\/main_9  macrocell40   2940   4190  179800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_state_0\/q
Path End       : \I2Sthree:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sthree:bI2S:rx_state_0\/clock_0
Path slack     : 179801p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_state_0\/q       macrocell21   1250   1250  177177  RISE       1
\I2Sthree:bI2S:rx_state_0\/main_8  macrocell21   2939   4189  179801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_state_0\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:reset\/q
Path End       : Net_697/main_0
Capture Clock  : Net_697/clock_0
Path slack     : 179815p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:reset\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:reset\/q  macrocell71   1250   1250  179815  RISE       1
Net_697/main_0          macrocell72   2925   4175  179815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_697/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:reset\/q
Path End       : Net_711/main_0
Capture Clock  : Net_711/clock_0
Path slack     : 179821p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:reset\/clock_0                              macrocell80         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:reset\/q  macrocell80   1250   1250  179821  RISE       1
Net_711/main_0           macrocell81   2919   4169  179821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_711/clock_0                                            macrocell81         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_0\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_0\/clock_0
Path slack     : 179824p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  177314  RISE       1
\I2Ssix:bI2S:rx_state_0\/main_7  macrocell67   2916   4166  179824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_f0_load\/clock_0
Path slack     : 179829p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  177314  RISE       1
\I2Ssix:bI2S:rx_f0_load\/main_1  macrocell64   2911   4161  179829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_state_2\/clock_0
Path slack     : 179829p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  177314  RISE       1
\I2Ssix:bI2S:rx_state_2\/main_1  macrocell65   2911   4161  179829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_2\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_state_1\/q
Path End       : \I2Ssix:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Ssix:bI2S:rx_state_1\/clock_0
Path slack     : 179829p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_state_1\/q       macrocell66   1250   1250  177314  RISE       1
\I2Ssix:bI2S:rx_state_1\/main_7  macrocell66   2911   4161  179829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_state_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:CtlReg\/control_1
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179850p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:CtlReg\/clock                               controlcell8        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:CtlReg\/control_1           controlcell8   1210   1210  178931  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_0  macrocell96    2930   4140  179850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_f0_load\/clock_0
Path slack     : 179882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  177239  RISE       1
\I2Sfour:bI2S:rx_f0_load\/main_2  macrocell55   2858   4108  179882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_f0_load\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_state_2\/clock_0
Path slack     : 179882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  177239  RISE       1
\I2Sfour:bI2S:rx_state_2\/main_2  macrocell56   2858   4108  179882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_state_0\/q
Path End       : \I2Sfour:bI2S:rx_state_1\/main_8
Capture Clock  : \I2Sfour:bI2S:rx_state_1\/clock_0
Path slack     : 179882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_state_0\/q       macrocell58   1250   1250  177239  RISE       1
\I2Sfour:bI2S:rx_state_1\/main_8  macrocell57   2858   4108  179882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:CtlReg\/control_1
Path End       : \I2Ssix:bI2S:rxenable\/main_1
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 179888p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:CtlReg\/clock                                 controlcell5        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:CtlReg\/control_1  controlcell5   1210   1210  179150  RISE       1
\I2Ssix:bI2S:rxenable\/main_1   macrocell69    2892   4102  179888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rxenable\/main_9
Capture Clock  : \I2Sone:bI2S:rxenable\/clock_0
Path slack     : 179954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q  macrocell41   1250   1250  179954  RISE       1
\I2Sone:bI2S:rxenable\/main_9       macrocell42   2786   4036  179954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rxenable\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sone:bI2S:rx_f0_load\/clock_0
Path slack     : 179954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  177466  RISE       1
\I2Sone:bI2S:rx_f0_load\/main_1  macrocell37   2786   4036  179954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sone:bI2S:rx_state_2\/clock_0
Path slack     : 179954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  177466  RISE       1
\I2Sone:bI2S:rx_state_2\/main_1  macrocell38   2786   4036  179954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_2\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_1\/q
Path End       : \I2Sone:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sone:bI2S:rx_state_1\/clock_0
Path slack     : 179954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_1\/q       macrocell39   1250   1250  177466  RISE       1
\I2Sone:bI2S:rx_state_1\/main_7  macrocell39   2786   4036  179954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_1\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sone:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sone:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 179972p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_overflow_sticky\/q       macrocell41   1250   1250  179954  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/main_2  macrocell41   2768   4018  179972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_overflow_sticky\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rxenable\/q
Path End       : \I2Stwo:bI2S:rxenable\/main_10
Capture Clock  : \I2Stwo:bI2S:rxenable\/clock_0
Path slack     : 180107p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rxenable\/q        macrocell51   1250   1250  177961  RISE       1
\I2Stwo:bI2S:rxenable\/main_10  macrocell51   2633   3883  180107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rxenable\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 180118p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  176692  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_2  macrocell74   2622   3872  180118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_0\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 180118p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_0\/q       macrocell76   1250   1250  176692  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_8  macrocell76   2622   3872  180118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_0\/q
Path End       : \I2Sseven:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sseven:bI2S:rx_state_0\/clock_0
Path slack     : 180118p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_0\/q       macrocell85   1250   1250  175943  RISE       1
\I2Sseven:bI2S:rx_state_0\/main_8  macrocell85   2622   3872  180118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rxenable\/q
Path End       : \I2Seight:bI2S:rxenable\/main_10
Capture Clock  : \I2Seight:bI2S:rxenable\/clock_0
Path slack     : 180120p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rxenable\/q        macrocell97   1250   1250  177147  RISE       1
\I2Seight:bI2S:rxenable\/main_10  macrocell97   2620   3870  180120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rxenable\/clock_0                           macrocell97         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_overflow_sticky\/q
Path End       : \I2Seight:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Seight:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180123p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_overflow_sticky\/q       macrocell96   1250   1250  179341  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/main_2  macrocell96   2617   3867  180123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_overflow_sticky\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_f0_load\/clock_0
Path slack     : 180125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  177615  RISE       1
\I2Sfive:bI2S:rx_f0_load\/main_1  macrocell73   2615   3865  180125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_state_1\/q
Path End       : \I2Sfive:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sfive:bI2S:rx_state_1\/clock_0
Path slack     : 180125p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_state_1\/q       macrocell75   1250   1250  177615  RISE       1
\I2Sfive:bI2S:rx_state_1\/main_7  macrocell75   2615   3865  180125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_1\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_data_in_0\/q
Path End       : \I2Sseven:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_data_in_0\/clock_0
Path slack     : 180128p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_data_in_0\/q       macrocell88   1250   1250  179350  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/main_1  macrocell88   2612   3862  180128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_data_in_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rxenable\/main_10
Capture Clock  : \I2Sseven:bI2S:rxenable\/clock_0
Path slack     : 180137p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q        macrocell87   1250   1250  179221  RISE       1
\I2Sseven:bI2S:rxenable\/main_10  macrocell87   2603   3853  180137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 180137p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  179221  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_3  macrocell83   2603   3853  180137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rxenable\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_9
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 180137p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rxenable\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rxenable\/q         macrocell87   1250   1250  179221  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_9  macrocell84   2603   3853  180137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:rx_data_in_0\/q
Path End       : \I2Sthree:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Sthree:bI2S:rx_data_in_0\/clock_0
Path slack     : 180138p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:rx_data_in_0\/q       macrocell24   1250   1250  179344  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/main_2  macrocell24   2602   3852  180138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:rx_data_in_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfive:bI2S:rx_data_in_0\/clock_0
Path slack     : 180147p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q       macrocell79   1250   1250  180147  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/main_1  macrocell79   2593   3843  180147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_data_in_0\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180149p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_data_in_0\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_data_in_0\/q             macrocell79     1250   1250  180147  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell7   2601   3851  180149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_2\/main_3
Capture Clock  : \I2Sfive:bI2S:rx_state_2\/clock_0
Path slack     : 180154p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell78   1250   1250  179225  RISE       1
\I2Sfive:bI2S:rx_state_2\/main_3  macrocell74   2586   3836  180154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_2\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rx_state_0\/main_9
Capture Clock  : \I2Sfive:bI2S:rx_state_0\/clock_0
Path slack     : 180154p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q         macrocell78   1250   1250  179225  RISE       1
\I2Sfive:bI2S:rx_state_0\/main_9  macrocell76   2586   3836  180154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_f0_load\/clock_0
Path slack     : 180161p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  177653  RISE       1
\I2Sseven:bI2S:rx_f0_load\/main_1  macrocell82   2579   3829  180161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_2\/main_1
Capture Clock  : \I2Sseven:bI2S:rx_state_2\/clock_0
Path slack     : 180161p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  177653  RISE       1
\I2Sseven:bI2S:rx_state_2\/main_1  macrocell83   2579   3829  180161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_2\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_state_1\/q
Path End       : \I2Sseven:bI2S:rx_state_1\/main_7
Capture Clock  : \I2Sseven:bI2S:rx_state_1\/clock_0
Path slack     : 180161p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_state_1\/q       macrocell84   1250   1250  177653  RISE       1
\I2Sseven:bI2S:rx_state_1\/main_7  macrocell84   2579   3829  180161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_state_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rxenable\/q
Path End       : \I2Sfive:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 180164p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rxenable\/q        macrocell78   1250   1250  179225  RISE       1
\I2Sfive:bI2S:rxenable\/main_10  macrocell78   2576   3826  180164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfive:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfive:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_overflow_sticky\/q       macrocell77   1250   1250  179509  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/main_2  macrocell77   2318   3568  180422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_overflow_sticky\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sseven:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sseven:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180431p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_overflow_sticky\/q       macrocell86   1250   1250  179516  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/main_2  macrocell86   2309   3559  180431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_overflow_sticky\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:CtlReg\/control_1
Path End       : \I2Sfour:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 180436p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:CtlReg\/clock                                controlcell4        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:CtlReg\/control_1  controlcell4   1210   1210  178835  RISE       1
\I2Sfour:bI2S:rxenable\/main_1   macrocell60    2344   3554  180436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:reset\/q
Path End       : Net_683/main_0
Capture Clock  : Net_683/clock_0
Path slack     : 180438p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:reset\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:reset\/q  macrocell62   1250   1250  180438  RISE       1
Net_683/main_0         macrocell63   2302   3552  180438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_683/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_overflow_sticky\/q
Path End       : \I2Ssix:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Ssix:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180439p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_overflow_sticky\/q       macrocell68   1250   1250  178056  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/main_2  macrocell68   2301   3551  180439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_overflow_sticky\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_state_0\/q
Path End       : \I2Sone:bI2S:rx_state_0\/main_8
Capture Clock  : \I2Sone:bI2S:rx_state_0\/clock_0
Path slack     : 180439p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_state_0\/q       macrocell40   1250   1250  176861  RISE       1
\I2Sone:bI2S:rx_state_0\/main_8  macrocell40   2301   3551  180439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_state_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sthree:bI2S:reset\/q
Path End       : Net_625/main_0
Capture Clock  : Net_625/clock_0
Path slack     : 180443p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sthree:bI2S:reset\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Sthree:bI2S:reset\/q  macrocell16   1250   1250  180443  RISE       1
Net_625/main_0           macrocell17   2297   3547  180443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_625/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_overflow_sticky\/q
Path End       : \I2Sfour:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2Sfour:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 180443p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_overflow_sticky\/q       macrocell59   1250   1250  178770  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/main_2  macrocell59   2297   3547  180443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_overflow_sticky\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:reset\/q
Path End       : Net_739/main_0
Capture Clock  : Net_739/clock_0
Path slack     : 180444p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:reset\/clock_0                                macrocell35         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Sone:bI2S:reset\/q  macrocell35   1250   1250  180444  RISE       1
Net_739/main_0         macrocell36   2296   3546  180444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:reset\/q
Path End       : Net_725/main_0
Capture Clock  : Net_725/clock_0
Path slack     : 180447p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:reset\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2Seight:bI2S:reset\/q  macrocell89   1250   1250  180447  RISE       1
Net_725/main_0           macrocell90   2293   3543  180447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_725/clock_0                                            macrocell90         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rxenable\/q
Path End       : \I2Sfour:bI2S:rxenable\/main_10
Capture Clock  : \I2Sfour:bI2S:rxenable\/clock_0
Path slack     : 180447p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rxenable\/q        macrocell60   1250   1250  179382  RISE       1
\I2Sfour:bI2S:rxenable\/main_10  macrocell60   2293   3543  180447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rxenable\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:rx_data_in_0\/q
Path End       : \I2Sfour:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Sfour:bI2S:rx_data_in_0\/clock_0
Path slack     : 180450p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:rx_data_in_0\/q       macrocell61   1250   1250  179590  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/main_1  macrocell61   2290   3540  180450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:rx_data_in_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:CtlReg\/control_1
Path End       : \I2Sfive:bI2S:rxenable\/main_1
Capture Clock  : \I2Sfive:bI2S:rxenable\/clock_0
Path slack     : 180456p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:CtlReg\/clock                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:CtlReg\/control_1  controlcell6   1210   1210  179584  RISE       1
\I2Sfive:bI2S:rxenable\/main_1   macrocell78    2324   3534  180456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rxenable\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfive:bI2S:rx_f0_load\/q
Path End       : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180465p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3905
-------------------------------------   ---- 
End-of-path arrival time (ps)           3905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:rx_f0_load\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sfive:bI2S:rx_f0_load\/q              macrocell73     1250   1250  175350  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell7   2655   3905  180465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Seight:bI2S:rx_f0_load\/q
Path End       : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180478p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:rx_f0_load\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Seight:bI2S:rx_f0_load\/q              macrocell91     1250   1250  173132  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell9   2642   3892  180478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Seight:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:reset\/q
Path End       : Net_74/main_0
Capture Clock  : Net_74/clock_0
Path slack     : 180492p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:reset\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:reset\/q  macrocell44   1250   1250  180492  RISE       1
Net_74/main_0          macrocell45   2248   3498  180492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rxenable\/q
Path End       : \I2Ssix:bI2S:rxenable\/main_10
Capture Clock  : \I2Ssix:bI2S:rxenable\/clock_0
Path slack     : 180493p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rxenable\/q        macrocell69   1250   1250  179415  RISE       1
\I2Ssix:bI2S:rxenable\/main_10  macrocell69   2247   3497  180493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rxenable\/clock_0                             macrocell69         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_data_in_0\/q
Path End       : \I2Ssix:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2Ssix:bI2S:rx_data_in_0\/clock_0
Path slack     : 180496p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_data_in_0\/q       macrocell70   1250   1250  179584  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/main_1  macrocell70   2244   3494  180496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_data_in_0\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sone:bI2S:rx_f0_load\/q
Path End       : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180504p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:rx_f0_load\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sone:bI2S:rx_f0_load\/q              macrocell37     1250   1250  176063  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell3   2616   3866  180504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sone:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2Stwo:bI2S:rx_data_in_0\/clock_0
Path slack     : 180513p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q       macrocell52   1250   1250  180513  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/main_2  macrocell52   2227   3477  180513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sfour:bI2S:reset\/q
Path End       : Net_668/main_0
Capture Clock  : Net_668/clock_0
Path slack     : 180514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sfour:bI2S:reset\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\I2Sfour:bI2S:reset\/q  macrocell53   1250   1250  180514  RISE       1
Net_668/main_0          macrocell54   2226   3476  180514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_668/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Stwo:bI2S:rx_data_in_0\/q
Path End       : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180519p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     184000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:rx_data_in_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Stwo:bI2S:rx_data_in_0\/q             macrocell52     1250   1250  180513  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell4   2231   3481  180519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Sseven:bI2S:rx_f0_load\/q
Path End       : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180809p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:rx_f0_load\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Sseven:bI2S:rx_f0_load\/q              macrocell82     1250   1250  176861  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell8   2311   3561  180809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2Ssix:bI2S:rx_f0_load\/q
Path End       : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 180826p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   187500
- Setup time                                        -3130
------------------------------------------------   ------ 
End-of-path required time (ps)                     184370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:rx_f0_load\/clock_0                           macrocell64         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2Ssix:bI2S:rx_f0_load\/q              macrocell64     1250   1250  173130  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell6   2294   3544  180826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\/clock                       datapathcell6       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

