$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module handshake_testbench_module $end
  $var wire 1 # system_clock $end
  $var wire 1 $ system_reset $end
  $var wire 8 % sender_data_to_send [7:0] $end
  $var wire 1 & sender_has_valid_data $end
  $var wire 1 ' sender_can_send_data $end
  $var wire 8 ( receiver_data_received [7:0] $end
  $var wire 1 ) receiver_has_valid_data $end
  $var wire 1 * receiver_accepts_data $end
  $scope module HANDSHAKE_CONTROLLER_INSTANCE $end
   $var wire 1 # clock_signal $end
   $var wire 1 $ reset_active $end
   $var wire 8 % sender_data_payload [7:0] $end
   $var wire 1 & sender_data_valid $end
   $var wire 1 ' sender_ready_to_receive $end
   $var wire 8 ( receiver_data_payload [7:0] $end
   $var wire 1 ) receiver_data_valid $end
   $var wire 1 * receiver_ready_to_accept $end
   $var wire 1 + data_transfer_active $end
   $var wire 1 ) buffered_data_valid $end
   $var wire 8 ( internal_data_buffer [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000 %
0&
1'
b00000000 (
0)
0*
0+
#5
1#
#10
0#
#15
1#
0$
#20
0#
#25
1#
b10101011 %
1&
b10101011 (
1)
1*
1+
#30
0#
#35
1#
0&
0)
0+
#40
0#
#45
1#
#50
0#
#55
1#
b11001101 %
1&
0'
b11001101 (
1)
0*
#60
0#
#65
1#
#70
0#
#75
1#
1'
1*
1+
#80
0#
#85
1#
0&
0)
0+
#90
0#
#95
1#
#100
0#
#105
1#
b00010010 %
1&
b00010010 (
1)
1+
#110
0#
#115
1#
b00110100 %
b00110100 (
#120
0#
#125
1#
b01010110 %
b01010110 (
#130
0#
#135
1#
0&
0'
0*
0+
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
