Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: I2C.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "I2C.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "I2C"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : I2C
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\X9\v\I2C\I2C\I2C.vhd" into library work
Parsing entity <I2C>.
Parsing architecture <Behavioral> of entity <i2c>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <I2C> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <I2C>.
    Related source file is "D:\X9\v\I2C\I2C\I2C.vhd".
    Found 1-bit register for signal <sda_buf>.
    Found 1-bit register for signal <scl>.
    Found 8-bit register for signal <clk_div>.
    Found 8-bit register for signal <readData_reg>.
    Found 2-bit register for signal <main_state>.
    Found 3-bit register for signal <i2c_state>.
    Found 4-bit register for signal <inner_state>.
    Found 8-bit register for signal <writeData_reg>.
    Found 12-bit register for signal <cnt_scan>.
    Found 2-bit register for signal <en>.
    Found 20-bit register for signal <cnt_delay>.
    Found 1-bit register for signal <phase0>.
    Found 1-bit register for signal <phase1>.
    Found 1-bit register for signal <phase2>.
    Found 1-bit register for signal <phase3>.
    Found 1-bit register for signal <start_delaycnt>.
    Found 1-bit register for signal <link>.
    Found finite state machine <FSM_0> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 38                                             |
    | Inputs             | 15                                             |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <i2c_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 37                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <inner_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 122                                            |
    | Inputs             | 8                                              |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <cnt_delay[19]_GND_5_o_add_3_OUT> created at line 99.
    Found 8-bit adder for signal <clk_div[7]_GND_5_o_add_8_OUT> created at line 118.
    Found 12-bit adder for signal <cnt_scan[11]_GND_5_o_add_175_OUT> created at line 783.
    Found 8-bit 4-to-1 multiplexer for signal <seg_data_buf> created at line 792.
    Found 1-bit tristate buffer for signal <sda> created at line 88
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred  51 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   3 Finite State Machine(s).
Unit <I2C> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 20-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 8
 12-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 8-bit register                                        : 3
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 47
 20-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <writeData_reg_4> (without init value) has a constant value of 0 in block <I2C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeData_reg_5> (without init value) has a constant value of 0 in block <I2C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeData_reg_6> (without init value) has a constant value of 0 in block <I2C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeData_reg_7> (without init value) has a constant value of 0 in block <I2C>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <I2C>.
The following registers are absorbed into counter <clk_div>: 1 register on signal <clk_div>.
The following registers are absorbed into counter <cnt_scan>: 1 register on signal <cnt_scan>.
The following registers are absorbed into counter <cnt_delay>: 1 register on signal <cnt_delay>.
Unit <I2C> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 12-bit up counter                                     : 1
 20-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 47
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <writeData_reg_4> (without init value) has a constant value of 0 in block <I2C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeData_reg_5> (without init value) has a constant value of 0 in block <I2C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeData_reg_6> (without init value) has a constant value of 0 in block <I2C>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeData_reg_7> (without init value) has a constant value of 0 in block <I2C>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <inner_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <i2c_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 011   | 011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <main_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------

Optimizing unit <I2C> ...
INFO:Xst:2261 - The FF/Latch <cnt_scan_0> in Unit <I2C> is equivalent to the following FF/Latch, which will be removed : <clk_div_0> 
INFO:Xst:2261 - The FF/Latch <cnt_scan_1> in Unit <I2C> is equivalent to the following FF/Latch, which will be removed : <clk_div_1> 
INFO:Xst:3203 - The FF/Latch <en_xhdl3_0> in Unit <I2C> is the opposite to the following FF/Latch, which will be removed : <en_xhdl3_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block I2C, actual ratio is 3.
FlipFlop i2c_state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop i2c_state_FSM_FFd2 has been replicated 3 time(s)
FlipFlop i2c_state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop inner_state_FSM_FFd1 has been replicated 3 time(s)
FlipFlop inner_state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop inner_state_FSM_FFd3 has been replicated 3 time(s)
FlipFlop inner_state_FSM_FFd4 has been replicated 3 time(s)
FlipFlop main_state_FSM_FFd1 has been replicated 3 time(s)
FlipFlop main_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop phase3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : I2C.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 265
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 31
#      LUT2                        : 26
#      LUT3                        : 15
#      LUT4                        : 16
#      LUT5                        : 39
#      LUT6                        : 48
#      MUXCY                       : 37
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 92
#      FDC                         : 54
#      FDCE                        : 34
#      FDP                         : 1
#      FDPE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 7
#      IOBUF                       : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              92  out of  11440     0%  
 Number of Slice LUTs:                  185  out of   5720     3%  
    Number used as Logic:               185  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    210
   Number with an unused Flip Flop:     118  out of    210    56%  
   Number with an unused LUT:            25  out of    210    11%  
   Number of fully used LUT-FF pairs:    67  out of    210    31%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    102    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 92    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.479ns (Maximum Frequency: 182.515MHz)
   Minimum input arrival time before clock: 4.958ns
   Maximum output required time after clock: 7.340ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.479ns (frequency: 182.515MHz)
  Total number of paths / destination ports: 2266 / 124
-------------------------------------------------------------------------
Delay:               5.479ns (Levels of Logic = 4)
  Source:            inner_state_FSM_FFd1_2 (FF)
  Destination:       sda_buf (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inner_state_FSM_FFd1_2 to sda_buf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.156  inner_state_FSM_FFd1_2 (inner_state_FSM_FFd1_2)
     LUT5:I0->O            3   0.254   1.196  _n0832_inv3211 (_n0832_inv321)
     LUT6:I1->O            1   0.254   0.000  _n0832_inv2_G (N51)
     MUXF7:I1->O           1   0.175   0.682  _n0832_inv2 (_n0832_inv3)
     LUT5:I4->O            1   0.254   0.681  _n0832_inv14 (_n0832_inv)
     FDPE:CE                   0.302          sda_buf
    ----------------------------------------
    Total                      5.479ns (1.764ns logic, 3.715ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 113 / 105
-------------------------------------------------------------------------
Offset:              4.958ns (Levels of Logic = 4)
  Source:            sda (PAD)
  Destination:       sda_buf (FF)
  Destination Clock: clk rising

  Data Path: sda to sda_buf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   1.328   1.117  sda_IOBUF (N12)
     LUT4:I0->O            1   0.254   0.910  Mmux_main_state[1]_sda_buf_Mux_162_o61 (Mmux_main_state[1]_sda_buf_Mux_162_o6)
     LUT6:I3->O            1   0.235   0.790  Mmux_main_state[1]_sda_buf_Mux_162_o64 (Mmux_main_state[1]_sda_buf_Mux_162_o63)
     LUT5:I3->O            1   0.250   0.000  Mmux_main_state[1]_sda_buf_Mux_162_o614 (main_state[1]_sda_buf_Mux_162_o)
     FDPE:D                    0.074          sda_buf
    ----------------------------------------
    Total                      4.958ns (2.141ns logic, 2.817ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 124 / 11
-------------------------------------------------------------------------
Offset:              7.340ns (Levels of Logic = 3)
  Source:            en_xhdl3_0 (FF)
  Destination:       seg_data<2> (PAD)
  Source Clock:      clk rising

  Data Path: en_xhdl3_0 to seg_data<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.525   1.374  en_xhdl3_0 (en_xhdl3_0)
     LUT5:I0->O            7   0.254   1.340  _n0354<7>1 (_n0354)
     LUT5:I0->O            1   0.254   0.681  Mmux_seg_data31 (seg_data_2_OBUF)
     OBUF:I->O                 2.912          seg_data_2_OBUF (seg_data<2>)
    ----------------------------------------
    Total                      7.340ns (3.945ns logic, 3.395ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.479|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.73 secs
 
--> 

Total memory usage is 216052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

