 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : s35932
Version: L-2016.03-SP5-1
Date   : Wed Mar  6 02:00:41 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 11.27%

Information: Percent of CCS-based delays = 10.84%

  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1396/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4012/Y (AO22X1_RVT)                     0.20 *     6.35 r
  U4013/Y (AO21X1_RVT)                     0.09 *     6.44 r
  U4014/Y (AO21X1_RVT)                     0.06 *     6.50 r
  DFF_1396/q_reg/D (DFFX1_RVT)             0.00 *     6.50 r
  data arrival time                                   6.50

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_1396/q_reg/CLK (DFFX1_RVT)           0.00      10.16 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.50
  -----------------------------------------------------------
  slack (MET)                                         3.60


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1576/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4347/Y (AO22X1_RVT)                     0.25 *     6.40 r
  U4351/Y (OR2X1_RVT)                      0.10 *     6.50 r
  DFF_1576/q_reg/D (DFFX1_RVT)             0.00 *     6.50 r
  data arrival time                                   6.50

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1576/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.50
  -----------------------------------------------------------
  slack (MET)                                         3.60


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1394/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5250/Y (AO22X1_RVT)                     0.20 *     6.35 r
  U5251/Y (OR2X1_RVT)                      0.10 *     6.45 r
  DFF_1394/q_reg/D (DFFX1_RVT)             0.00 *     6.45 r
  data arrival time                                   6.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1394/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.45
  -----------------------------------------------------------
  slack (MET)                                         3.64


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1212/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U3859/Y (AO22X1_RVT)                     0.17 *     6.32 r
  U3860/Y (AO21X1_RVT)                     0.09 *     6.40 r
  U3861/Y (AO21X1_RVT)                     0.06 *     6.46 r
  DFF_1212/q_reg/D (DFFX1_RVT)             0.00 *     6.46 r
  data arrival time                                   6.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1212/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.46
  -----------------------------------------------------------
  slack (MET)                                         3.64


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1392/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U3886/Y (AO22X1_RVT)                     0.19 *     6.34 r
  U3888/Y (OR2X1_RVT)                      0.11 *     6.45 r
  DFF_1392/q_reg/D (DFFX1_RVT)             0.00 *     6.45 r
  data arrival time                                   6.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1392/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.45
  -----------------------------------------------------------
  slack (MET)                                         3.64


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1592/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4150/Y (AO22X1_RVT)                     0.21 *     6.36 r
  U4154/Y (OR2X1_RVT)                      0.10 *     6.45 r
  DFF_1592/q_reg/D (DFFX1_RVT)             0.00 *     6.45 r
  data arrival time                                   6.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1592/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.45
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1397/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5050/Y (AO22X1_RVT)                     0.21 *     6.35 r
  U5051/Y (OR2X1_RVT)                      0.09 *     6.45 r
  DFF_1397/q_reg/D (DFFX1_RVT)             0.00 *     6.45 r
  data arrival time                                   6.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1397/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.45
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1593/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4025/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4026/Y (AO21X1_RVT)                     0.08 *     6.37 r
  U3848/Y (AO21X1_RVT)                     0.06 *     6.43 r
  DFF_1593/q_reg/D (DFFX1_RVT)             0.00 *     6.43 r
  data arrival time                                   6.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1593/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.66


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1393/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5158/Y (AO22X1_RVT)                     0.20 *     6.34 r
  U5159/Y (OR2X1_RVT)                      0.09 *     6.43 r
  DFF_1393/q_reg/D (DFFX1_RVT)             0.00 *     6.43 r
  data arrival time                                   6.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1393/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.66


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1377/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5266/Y (AO22X1_RVT)                     0.19 *     6.34 r
  U5267/Y (OR2X1_RVT)                      0.09 *     6.43 r
  DFF_1377/q_reg/D (DFFX1_RVT)             0.00 *     6.43 r
  data arrival time                                   6.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1377/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1581/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4019/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4020/Y (AO21X1_RVT)                     0.08 *     6.37 r
  U3846/Y (AO21X1_RVT)                     0.05 *     6.42 r
  DFF_1581/q_reg/D (DFFX1_RVT)             0.00 *     6.42 r
  data arrival time                                   6.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1581/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.42
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_812/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4567/Y (AO22X1_RVT)                     0.19 *     6.33 r
  U4568/Y (OR2X1_RVT)                      0.09 *     6.42 r
  DFF_812/q_reg/D (DFFX1_RVT)              0.00 *     6.42 r
  data arrival time                                   6.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_812/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.42
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1399/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4671/Y (AO22X1_RVT)                     0.19 *     6.34 r
  U4672/Y (OR2X1_RVT)                      0.09 *     6.43 r
  DFF_1399/q_reg/D (DFFX1_RVT)             0.00 *     6.43 r
  data arrival time                                   6.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_1399/q_reg/CLK (DFFX1_RVT)           0.00      10.16 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1573/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5586/Y (AOI22X1_RVT)                    0.20 *     6.35 f
  U5588/Y (NAND2X0_RVT)                    0.07 *     6.41 r
  DFF_1573/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1573/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1184/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5497/Y (AOI22X1_RVT)                    0.20 *     6.35 f
  U5498/Y (NAND2X0_RVT)                    0.07 *     6.41 r
  DFF_1184/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1184/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1189/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U3918/Y (AO22X1_RVT)                     0.17 *     6.32 r
  U3920/Y (OR2X1_RVT)                      0.09 *     6.41 r
  DFF_1189/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1189/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.69


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1188/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4203/Y (AO22X1_RVT)                     0.16 *     6.31 r
  U4204/Y (OR2X1_RVT)                      0.09 *     6.40 r
  DFF_1188/q_reg/D (DFFX1_RVT)             0.00 *     6.40 r
  data arrival time                                   6.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1188/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.40
  -----------------------------------------------------------
  slack (MET)                                         3.69


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1407/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4603/Y (AO22X1_RVT)                     0.17 *     6.32 r
  U4604/Y (OR2X1_RVT)                      0.09 *     6.41 r
  DFF_1407/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1407/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.69


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1572/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5106/Y (AO22X1_RVT)                     0.16 *     6.31 r
  U5110/Y (OR2X1_RVT)                      0.09 *     6.41 r
  DFF_1572/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1572/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.69


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1205/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5143/Y (AO22X1_RVT)                     0.16 *     6.31 r
  U5144/Y (OR2X1_RVT)                      0.09 *     6.40 r
  DFF_1205/q_reg/D (DFFX1_RVT)             0.00 *     6.40 r
  data arrival time                                   6.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  DFF_1205/q_reg/CLK (DFFX1_RVT)           0.00      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.40
  -----------------------------------------------------------
  slack (MET)                                         3.69


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1391/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4296/Y (AO22X1_RVT)                     0.17 *     6.32 r
  U4297/Y (OR2X1_RVT)                      0.09 *     6.40 r
  DFF_1391/q_reg/D (DFFX1_RVT)             0.00 *     6.40 r
  data arrival time                                   6.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1391/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.40
  -----------------------------------------------------------
  slack (MET)                                         3.70


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1406/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4304/Y (AO22X1_RVT)                     0.17 *     6.32 r
  U4305/Y (OR2X1_RVT)                      0.09 *     6.41 r
  DFF_1406/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_1406/q_reg/CLK (DFFX1_RVT)           0.00      10.16 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.70


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1395/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4763/Y (AO22X1_RVT)                     0.16 *     6.31 r
  U4764/Y (OR2X1_RVT)                      0.09 *     6.40 r
  DFF_1395/q_reg/D (DFFX1_RVT)             0.00 *     6.40 r
  data arrival time                                   6.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1395/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.40
  -----------------------------------------------------------
  slack (MET)                                         3.70


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1187/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U3878/Y (AO22X1_RVT)                     0.15 *     6.29 r
  U3880/Y (OR2X1_RVT)                      0.10 *     6.39 r
  DFF_1187/q_reg/D (DFFX1_RVT)             0.00 *     6.39 r
  data arrival time                                   6.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  DFF_1187/q_reg/CLK (DFFX1_RVT)           0.00      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.39
  -----------------------------------------------------------
  slack (MET)                                         3.70


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1215/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U3945/Y (AO22X1_RVT)                     0.16 *     6.31 r
  U3947/Y (OR2X1_RVT)                      0.09 *     6.40 r
  DFF_1215/q_reg/D (DFFX1_RVT)             0.00 *     6.40 r
  data arrival time                                   6.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1215/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.40
  -----------------------------------------------------------
  slack (MET)                                         3.70


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1403/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U3624/Y (AO22X1_RVT)                     0.16 *     6.31 r
  U4693/Y (OR2X1_RVT)                      0.09 *     6.39 r
  DFF_1403/q_reg/D (DFFX1_RVT)             0.00 *     6.39 r
  data arrival time                                   6.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1403/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.39
  -----------------------------------------------------------
  slack (MET)                                         3.70


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1402/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5009/Y (AO22X1_RVT)                     0.16 *     6.30 r
  U5010/Y (OR2X1_RVT)                      0.09 *     6.39 r
  DFF_1402/q_reg/D (DFFX1_RVT)             0.00 *     6.39 r
  data arrival time                                   6.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1402/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.39
  -----------------------------------------------------------
  slack (MET)                                         3.71


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1398/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4483/Y (AO22X1_RVT)                     0.15 *     6.30 r
  U4484/Y (OR2X1_RVT)                      0.09 *     6.39 r
  DFF_1398/q_reg/D (DFFX1_RVT)             0.00 *     6.39 r
  data arrival time                                   6.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_1398/q_reg/CLK (DFFX1_RVT)           0.00      10.16 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.39
  -----------------------------------------------------------
  slack (MET)                                         3.71


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1203/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4775/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4776/Y (OR2X1_RVT)                      0.09 *     6.38 r
  DFF_1203/q_reg/D (DFFX1_RVT)             0.00 *     6.38 r
  data arrival time                                   6.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1203/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.38
  -----------------------------------------------------------
  slack (MET)                                         3.72


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1191/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5038/Y (AO22X1_RVT)                     0.15 *     6.30 r
  U5039/Y (OR2X1_RVT)                      0.08 *     6.38 r
  DFF_1191/q_reg/D (DFFX1_RVT)             0.00 *     6.38 r
  data arrival time                                   6.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1191/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.38
  -----------------------------------------------------------
  slack (MET)                                         3.72


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1198/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4249/Y (AO22X1_RVT)                     0.15 *     6.29 r
  U4250/Y (OR2X1_RVT)                      0.08 *     6.38 r
  DFF_1198/q_reg/D (DFFX1_RVT)             0.00 *     6.38 r
  data arrival time                                   6.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1198/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.38
  -----------------------------------------------------------
  slack (MET)                                         3.72


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1574/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4549/Y (AO22X1_RVT)                     0.15 *     6.30 r
  U4550/Y (OR2X1_RVT)                      0.08 *     6.38 r
  DFF_1574/q_reg/D (DFFX1_RVT)             0.00 *     6.38 r
  data arrival time                                   6.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1574/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.38
  -----------------------------------------------------------
  slack (MET)                                         3.72


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1214/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5203/Y (AO22X1_RVT)                     0.15 *     6.29 r
  U5204/Y (OR2X1_RVT)                      0.08 *     6.38 r
  DFF_1214/q_reg/D (DFFX1_RVT)             0.00 *     6.38 r
  data arrival time                                   6.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1214/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.38
  -----------------------------------------------------------
  slack (MET)                                         3.72


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1186/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4944/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4945/Y (OR2X1_RVT)                      0.09 *     6.38 r
  DFF_1186/q_reg/D (DFFX1_RVT)             0.00 *     6.38 r
  data arrival time                                   6.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1186/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.38
  -----------------------------------------------------------
  slack (MET)                                         3.72


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1202/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4372/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4373/Y (OR2X1_RVT)                      0.08 *     6.37 r
  DFF_1202/q_reg/D (DFFX1_RVT)             0.00 *     6.37 r
  data arrival time                                   6.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1202/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.37
  -----------------------------------------------------------
  slack (MET)                                         3.73


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1192/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4925/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4926/Y (OR2X1_RVT)                      0.08 *     6.37 r
  DFF_1192/q_reg/D (DFFX1_RVT)             0.00 *     6.37 r
  data arrival time                                   6.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1192/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.37
  -----------------------------------------------------------
  slack (MET)                                         3.73


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_817/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4320/Y (AO22X1_RVT)                     0.23 *     6.26 r
  U4321/Y (OR2X1_RVT)                      0.10 *     6.37 r
  DFF_817/q_reg/D (DFFX1_RVT)              0.00 *     6.37 r
  data arrival time                                   6.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_817/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.37
  -----------------------------------------------------------
  slack (MET)                                         3.73


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1204/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4386/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4387/Y (OR2X1_RVT)                      0.08 *     6.37 r
  DFF_1204/q_reg/D (DFFX1_RVT)             0.00 *     6.37 r
  data arrival time                                   6.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1204/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.37
  -----------------------------------------------------------
  slack (MET)                                         3.73


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1197/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4963/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4964/Y (OR2X1_RVT)                      0.08 *     6.37 r
  DFF_1197/q_reg/D (DFFX1_RVT)             0.00 *     6.37 r
  data arrival time                                   6.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1197/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.37
  -----------------------------------------------------------
  slack (MET)                                         3.73


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_626/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4983/Y (AO22X1_RVT)                     0.23 *     6.26 r
  U4984/Y (OR2X1_RVT)                      0.09 *     6.35 r
  DFF_626/q_reg/D (DFFX1_RVT)              0.00 *     6.35 r
  data arrival time                                   6.35

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  DFF_626/q_reg/CLK (DFFX1_RVT)            0.00      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.35
  -----------------------------------------------------------
  slack (MET)                                         3.74


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_816/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4874/Y (AO22X1_RVT)                     0.22 *     6.26 r
  U4875/Y (OR2X1_RVT)                      0.10 *     6.36 r
  DFF_816/q_reg/D (DFFX1_RVT)              0.00 *     6.36 r
  data arrival time                                   6.36

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_816/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.36
  -----------------------------------------------------------
  slack (MET)                                         3.74


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1010/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4609/Y (AO22X1_RVT)                     0.21 *     6.25 r
  U4610/Y (OR2X1_RVT)                      0.10 *     6.34 r
  DFF_1010/q_reg/D (DFFX1_RVT)             0.00 *     6.34 r
  data arrival time                                   6.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  DFF_1010/q_reg/CLK (DFFX1_RVT)           0.00      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.34
  -----------------------------------------------------------
  slack (MET)                                         3.74


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_429/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4052/Y (AO22X1_RVT)                     0.17 *     6.20 r
  U4053/Y (AO21X1_RVT)                     0.08 *     6.29 r
  U4054/Y (AO21X1_RVT)                     0.06 *     6.34 r
  DFF_429/q_reg/D (DFFX1_RVT)              0.00 *     6.34 r
  data arrival time                                   6.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_429/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.34
  -----------------------------------------------------------
  slack (MET)                                         3.75


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1208/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U3937/Y (AO22X1_RVT)                     0.21 *     6.24 r
  U3939/Y (OR2X1_RVT)                      0.10 *     6.34 r
  DFF_1208/q_reg/D (DFFX1_RVT)             0.00 *     6.34 r
  data arrival time                                   6.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_1208/q_reg/CLK (DFFX1_RVT)           0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.34
  -----------------------------------------------------------
  slack (MET)                                         3.77


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_252/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5024/Y (AO22X1_RVT)                     0.22 *     6.25 r
  U5025/Y (OR2X1_RVT)                      0.09 *     6.34 r
  DFF_252/q_reg/D (DFFX1_RVT)              0.00 *     6.34 r
  data arrival time                                   6.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_252/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.34
  -----------------------------------------------------------
  slack (MET)                                         3.77


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1210/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5200/Y (AO22X1_RVT)                     0.20 *     6.23 r
  U5201/Y (OR2X1_RVT)                      0.09 *     6.32 r
  DFF_1210/q_reg/D (DFFX1_RVT)             0.00 *     6.32 r
  data arrival time                                   6.32

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1210/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.32
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1007/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4406/Y (AO22X1_RVT)                     0.19 *     6.22 r
  U4407/Y (OR2X1_RVT)                      0.09 *     6.32 r
  DFF_1007/q_reg/D (DFFX1_RVT)             0.00 *     6.32 r
  data arrival time                                   6.32

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  DFF_1007/q_reg/CLK (DFFX1_RVT)           0.00      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.32
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1209/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5259/Y (AO22X1_RVT)                     0.20 *     6.23 r
  U5260/Y (OR2X1_RVT)                      0.09 *     6.32 r
  DFF_1209/q_reg/D (DFFX1_RVT)             0.00 *     6.32 r
  data arrival time                                   6.32

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_1209/q_reg/CLK (DFFX1_RVT)           0.00      10.16 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.32
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_831/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4711/Y (AO22X1_RVT)                     0.19 *     6.22 r
  U4712/Y (OR2X1_RVT)                      0.09 *     6.31 r
  DFF_831/q_reg/D (DFFX1_RVT)              0.00 *     6.31 r
  data arrival time                                   6.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  DFF_831/q_reg/CLK (DFFX1_RVT)            0.00      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.31
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_819/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4850/Y (AO22X1_RVT)                     0.19 *     6.23 r
  U4851/Y (OR2X1_RVT)                      0.09 *     6.31 r
  DFF_819/q_reg/D (DFFX1_RVT)              0.00 *     6.31 r
  data arrival time                                   6.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_819/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.31
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_627/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4573/Y (AO22X1_RVT)                     0.19 *     6.22 r
  U4574/Y (OR2X1_RVT)                      0.09 *     6.31 r
  DFF_627/q_reg/D (DFFX1_RVT)              0.00 *     6.31 r
  data arrival time                                   6.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_627/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.31
  -----------------------------------------------------------
  slack (MET)                                         3.79


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1019/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U3928/Y (AO22X1_RVT)                     0.18 *     6.21 r
  U3930/Y (OR2X1_RVT)                      0.09 *     6.31 r
  DFF_1019/q_reg/D (DFFX1_RVT)             0.00 *     6.31 r
  data arrival time                                   6.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1019/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.31
  -----------------------------------------------------------
  slack (MET)                                         3.80


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1206/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4043/Y (AO22X1_RVT)                     0.17 *     6.20 r
  U4045/Y (OR2X1_RVT)                      0.09 *     6.30 r
  DFF_1206/q_reg/D (DFFX1_RVT)             0.00 *     6.30 r
  data arrival time                                   6.30

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1206/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.30
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1016/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4224/Y (AO22X1_RVT)                     0.15 *     6.19 r
  U4225/Y (OR2X1_RVT)                      0.09 *     6.27 r
  DFF_1016/q_reg/D (DFFX1_RVT)             0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.13      10.13
  DFF_1016/q_reg/CLK (DFFX1_RVT)           0.00      10.13 r
  library setup time                      -0.05      10.08
  data required time                                 10.08
  -----------------------------------------------------------
  data required time                                 10.08
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_818/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5081/Y (AO22X1_RVT)                     0.17 *     6.21 r
  U5082/Y (OR2X1_RVT)                      0.08 *     6.29 r
  DFF_818/q_reg/D (DFFX1_RVT)              0.00 *     6.29 r
  data arrival time                                   6.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_818/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.29
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1013/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4257/Y (AO22X1_RVT)                     0.17 *     6.20 r
  U4258/Y (OR2X1_RVT)                      0.09 *     6.29 r
  DFF_1013/q_reg/D (DFFX1_RVT)             0.00 *     6.29 r
  data arrival time                                   6.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1013/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.29
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_813/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4394/Y (AO22X1_RVT)                     0.16 *     6.20 r
  U4395/Y (OR2X1_RVT)                      0.09 *     6.28 r
  DFF_813/q_reg/D (DFFX1_RVT)              0.00 *     6.28 r
  data arrival time                                   6.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_813/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.28
  -----------------------------------------------------------
  slack (MET)                                         3.81


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1003/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5031/Y (AO22X1_RVT)                     0.16 *     6.20 r
  U5032/Y (OR2X1_RVT)                      0.09 *     6.28 r
  DFF_1003/q_reg/D (DFFX1_RVT)             0.00 *     6.28 r
  data arrival time                                   6.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_1003/q_reg/CLK (DFFX1_RVT)           0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.28
  -----------------------------------------------------------
  slack (MET)                                         3.82


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_828/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4477/Y (AO22X1_RVT)                     0.16 *     6.19 r
  U4478/Y (OR2X1_RVT)                      0.08 *     6.28 r
  DFF_828/q_reg/D (DFFX1_RVT)              0.00 *     6.28 r
  data arrival time                                   6.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_828/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.28
  -----------------------------------------------------------
  slack (MET)                                         3.82


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_993/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4871/Y (AO22X1_RVT)                     0.16 *     6.19 r
  U4872/Y (OR2X1_RVT)                      0.08 *     6.28 r
  DFF_993/q_reg/D (DFFX1_RVT)              0.00 *     6.28 r
  data arrival time                                   6.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_993/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.28
  -----------------------------------------------------------
  slack (MET)                                         3.82


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1211/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4628/Y (AO22X1_RVT)                     0.16 *     6.19 r
  U4629/Y (OR2X1_RVT)                      0.08 *     6.28 r
  DFF_1211/q_reg/D (DFFX1_RVT)             0.00 *     6.28 r
  data arrival time                                   6.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1211/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.28
  -----------------------------------------------------------
  slack (MET)                                         3.83


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_829/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4804/Y (AO22X1_RVT)                     0.15 *     6.19 r
  U4805/Y (OR2X1_RVT)                      0.09 *     6.27 r
  DFF_829/q_reg/D (DFFX1_RVT)              0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_829/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.83


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_436/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5140/Y (AO22X1_RVT)                     0.16 *     6.19 r
  U5141/Y (OR2X1_RVT)                      0.08 *     6.28 r
  DFF_436/q_reg/D (DFFX1_RVT)              0.00 *     6.28 r
  data arrival time                                   6.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_436/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.28
  -----------------------------------------------------------
  slack (MET)                                         3.83


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_439/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4265/Y (AO22X1_RVT)                     0.15 *     6.19 r
  U4266/Y (OR2X1_RVT)                      0.09 *     6.27 r
  DFF_439/q_reg/D (DFFX1_RVT)              0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_439/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_434/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U3623/Y (AO22X1_RVT)                     0.15 *     6.19 r
  U4525/Y (OR2X1_RVT)                      0.09 *     6.27 r
  DFF_434/q_reg/D (DFFX1_RVT)              0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_434/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_433/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5075/Y (AO22X1_RVT)                     0.15 *     6.19 r
  U5076/Y (OR2X1_RVT)                      0.08 *     6.27 r
  DFF_433/q_reg/D (DFFX1_RVT)              0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_433/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_424/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5173/Y (AO22X1_RVT)                     0.14 *     6.18 r
  U5174/Y (OR2X1_RVT)                      0.09 *     6.27 r
  DFF_424/q_reg/D (DFFX1_RVT)              0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_424/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_445/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5021/Y (AO22X1_RVT)                     0.15 *     6.18 r
  U5022/Y (OR2X1_RVT)                      0.09 *     6.27 r
  DFF_445/q_reg/D (DFFX1_RVT)              0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_445/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_442/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4241/Y (AO22X1_RVT)                     0.14 *     6.18 r
  U4242/Y (OR2X1_RVT)                      0.09 *     6.27 r
  DFF_442/q_reg/D (DFFX1_RVT)              0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_442/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_421/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4182/Y (AO22X1_RVT)                     0.15 *     6.19 r
  U4183/Y (OR2X1_RVT)                      0.08 *     6.27 r
  DFF_421/q_reg/D (DFFX1_RVT)              0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_421/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_444/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4706/Y (AO22X1_RVT)                     0.15 *     6.18 r
  U4707/Y (OR2X1_RVT)                      0.08 *     6.27 r
  DFF_444/q_reg/D (DFFX1_RVT)              0.00 *     6.27 r
  data arrival time                                   6.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_444/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_637/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4968/Y (AO22X1_RVT)                     0.14 *     6.17 r
  U4969/Y (OR2X1_RVT)                      0.08 *     6.26 r
  DFF_637/q_reg/D (DFFX1_RVT)              0.00 *     6.26 r
  data arrival time                                   6.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_637/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.26
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_420/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5016/Y (AO22X1_RVT)                     0.14 *     6.18 r
  U5017/Y (OR2X1_RVT)                      0.08 *     6.26 r
  DFF_420/q_reg/D (DFFX1_RVT)              0.00 *     6.26 r
  data arrival time                                   6.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_420/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.26
  -----------------------------------------------------------
  slack (MET)                                         3.84


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_435/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4336/Y (AO22X1_RVT)                     0.14 *     6.18 r
  U4337/Y (OR2X1_RVT)                      0.09 *     6.26 r
  DFF_435/q_reg/D (DFFX1_RVT)              0.00 *     6.26 r
  data arrival time                                   6.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_435/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.26
  -----------------------------------------------------------
  slack (MET)                                         3.85


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_636/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4787/Y (AO22X1_RVT)                     0.14 *     6.17 r
  U4788/Y (OR2X1_RVT)                      0.08 *     6.26 r
  DFF_636/q_reg/D (DFFX1_RVT)              0.00 *     6.26 r
  data arrival time                                   6.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_636/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.26
  -----------------------------------------------------------
  slack (MET)                                         3.85


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_447/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5217/Y (AO22X1_RVT)                     0.14 *     6.18 r
  U5218/Y (OR2X1_RVT)                      0.09 *     6.26 r
  DFF_447/q_reg/D (DFFX1_RVT)              0.00 *     6.26 r
  data arrival time                                   6.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_447/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.26
  -----------------------------------------------------------
  slack (MET)                                         3.85


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_443/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U3626/Y (AO22X1_RVT)                     0.14 *     6.18 r
  U4623/Y (OR2X1_RVT)                      0.08 *     6.26 r
  DFF_443/q_reg/D (DFFX1_RVT)              0.00 *     6.26 r
  data arrival time                                   6.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_443/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.26
  -----------------------------------------------------------
  slack (MET)                                         3.85


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_423/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4617/Y (AO22X1_RVT)                     0.14 *     6.18 r
  U4618/Y (OR2X1_RVT)                      0.08 *     6.26 r
  DFF_423/q_reg/D (DFFX1_RVT)              0.00 *     6.26 r
  data arrival time                                   6.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_423/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.26
  -----------------------------------------------------------
  slack (MET)                                         3.85


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_441/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U4662/Y (AO22X1_RVT)                     0.14 *     6.18 r
  U4663/Y (OR2X1_RVT)                      0.08 *     6.26 r
  DFF_441/q_reg/D (DFFX1_RVT)              0.00 *     6.26 r
  data arrival time                                   6.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_441/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.26
  -----------------------------------------------------------
  slack (MET)                                         3.85


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_619/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4718/Y (AO22X1_RVT)                     0.19 *     6.15 r
  U4719/Y (OR2X1_RVT)                      0.10 *     6.24 r
  DFF_619/q_reg/D (DFFX1_RVT)              0.00 *     6.24 r
  data arrival time                                   6.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_619/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.24
  -----------------------------------------------------------
  slack (MET)                                         3.85


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_422/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U49/Y (INVX1_RVT)                        1.53 *     6.04 r
  U5235/Y (AO22X1_RVT)                     0.14 *     6.18 r
  U5236/Y (OR2X1_RVT)                      0.08 *     6.26 r
  DFF_422/q_reg/D (DFFX1_RVT)              0.00 *     6.26 r
  data arrival time                                   6.26

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_422/q_reg/CLK (DFFX1_RVT)            0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.26
  -----------------------------------------------------------
  slack (MET)                                         3.85


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_55/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U3622/Y (AO22X1_RVT)                     0.14 *     6.10 r
  U4865/Y (OR2X1_RVT)                      0.11 *     6.20 r
  DFF_55/q_reg/D (DFFX1_RVT)               0.00 *     6.20 r
  data arrival time                                   6.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_55/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                         3.88


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_623/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4312/Y (AO22X1_RVT)                     0.17 *     6.12 r
  U4313/Y (OR2X1_RVT)                      0.08 *     6.21 r
  DFF_623/q_reg/D (DFFX1_RVT)              0.00 *     6.21 r
  data arrival time                                   6.21

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  DFF_623/q_reg/CLK (DFFX1_RVT)            0.00      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.21
  -----------------------------------------------------------
  slack (MET)                                         3.89


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_42/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4559/Y (AO22X1_RVT)                     0.15 *     6.10 r
  U4560/Y (OR2X1_RVT)                      0.10 *     6.19 r
  DFF_42/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_42/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_56/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U3954/Y (AO22X1_RVT)                     0.14 *     6.09 r
  U3956/Y (OR2X1_RVT)                      0.10 *     6.19 r
  DFF_56/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_56/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_39/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U3625/Y (AO22X1_RVT)                     0.15 *     6.10 r
  U4832/Y (OR2X1_RVT)                      0.09 *     6.19 r
  DFF_39/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_39/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_57/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4587/Y (AO22X1_RVT)                     0.14 *     6.09 r
  U4588/Y (OR2X1_RVT)                      0.10 *     6.19 r
  DFF_57/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_57/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_38/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4493/Y (AO22X1_RVT)                     0.14 *     6.09 r
  U4494/Y (OR2X1_RVT)                      0.10 *     6.19 r
  DFF_38/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_38/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_58/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4161/Y (AO22X1_RVT)                     0.14 *     6.10 r
  U4162/Y (OR2X1_RVT)                      0.09 *     6.19 r
  DFF_58/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_58/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_34/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4638/Y (AO22X1_RVT)                     0.14 *     6.09 r
  U4639/Y (OR2X1_RVT)                      0.09 *     6.19 r
  DFF_34/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_34/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.90


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_36/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U5137/Y (AO22X1_RVT)                     0.14 *     6.09 r
  U5138/Y (OR2X1_RVT)                      0.09 *     6.19 r
  DFF_36/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_36/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.91


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_59/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U3621/Y (AO22X1_RVT)                     0.16 *     6.11 r
  U4536/Y (OR2X1_RVT)                      0.08 *     6.20 r
  DFF_59/q_reg/D (DFFX1_RVT)               0.00 *     6.20 r
  data arrival time                                   6.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_59/q_reg/CLK (DFFX1_RVT)             0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.20
  -----------------------------------------------------------
  slack (MET)                                         3.91


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_37/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U5093/Y (AO22X1_RVT)                     0.14 *     6.10 r
  U5094/Y (OR2X1_RVT)                      0.09 *     6.18 r
  DFF_37/q_reg/D (DFFX1_RVT)               0.00 *     6.18 r
  data arrival time                                   6.18

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_37/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.18
  -----------------------------------------------------------
  slack (MET)                                         3.91


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_46/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U5128/Y (AO22X1_RVT)                     0.16 *     6.11 r
  U5129/Y (OR2X1_RVT)                      0.08 *     6.19 r
  DFF_46/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_46/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.91


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_60/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U3962/Y (AO22X1_RVT)                     0.15 *     6.10 r
  U3964/Y (OR2X1_RVT)                      0.09 *     6.19 r
  DFF_60/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_60/q_reg/CLK (DFFX1_RVT)             0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.91


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_35/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4784/Y (AO22X1_RVT)                     0.14 *     6.10 r
  U4785/Y (OR2X1_RVT)                      0.08 *     6.18 r
  DFF_35/q_reg/D (DFFX1_RVT)               0.00 *     6.18 r
  data arrival time                                   6.18

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_35/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.18
  -----------------------------------------------------------
  slack (MET)                                         3.91


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_44/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U5194/Y (AO22X1_RVT)                     0.15 *     6.10 r
  U5195/Y (OR2X1_RVT)                      0.08 *     6.19 r
  DFF_44/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_44/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.92


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_53/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4699/Y (AO22X1_RVT)                     0.15 *     6.11 r
  U4700/Y (OR2X1_RVT)                      0.08 *     6.19 r
  DFF_53/q_reg/D (DFFX1_RVT)               0.00 *     6.19 r
  data arrival time                                   6.19

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_53/q_reg/CLK (DFFX1_RVT)             0.00      10.16 r
  library setup time                      -0.05      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         3.92


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_40/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U5247/Y (AO22X1_RVT)                     0.15 *     6.10 r
  U5248/Y (OR2X1_RVT)                      0.08 *     6.18 r
  DFF_40/q_reg/D (DFFX1_RVT)               0.00 *     6.18 r
  data arrival time                                   6.18

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_40/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.18
  -----------------------------------------------------------
  slack (MET)                                         3.92


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_41/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U54/Y (INVX1_RVT)                        1.44 *     5.95 r
  U4688/Y (AO22X1_RVT)                     0.14 *     6.10 r
  U4689/Y (OR2X1_RVT)                      0.09 *     6.18 r
  DFF_41/q_reg/D (DFFX1_RVT)               0.00 *     6.18 r
  data arrival time                                   6.18

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_41/q_reg/CLK (DFFX1_RVT)             0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.18
  -----------------------------------------------------------
  slack (MET)                                         3.92


1
