#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 11 11:23:21 2025
# Process ID: 31372
# Current directory: D:/fpga/shakelite2_save
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57784 D:\fpga\shakelite2_save\shakelite2_save.xpr
# Log file: D:/fpga/shakelite2_save/vivado.log
# Journal file: D:/fpga/shakelite2_save\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/shakelite2_save/shakelite2_save.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/Embedded_Vitis/customip/ip_repo/sha3_1003_tIP1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ruanjian/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 902.379 ; gain = 241.715
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Oct 11 11:37:41 2025] Launched impl_1...
Run output will be captured here: D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2188.855 ; gain = 1234.930
set_property PROGRAM.FILE {D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/cpu_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
write_hw_platform -fixed -force  -include_bit -file D:/fpga/shakelite2_save/cpu_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/fpga/shakelite2_save/cpu_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/ruanjian/Vivado/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/fpga/shakelite2_save/cpu_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2296.449 ; gain = 91.547
close_hw_manager
make_wrapper -files [get_files D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd] -top
set_property synth_checkpoint_mode Hierarchical [get_files  D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd]
generate_target all [get_files  D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [BD 41-1662] The design 'cpu.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/synth/cpu.v
VHDL Output written to : D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/sim/cpu.v
VHDL Output written to : D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/hdl/cpu_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sha3_1003_tIP1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/hw_handoff/cpu.hwh
Generated Block Design Tcl file D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/hw_handoff/cpu_bd.tcl
Generated Hardware Definition File D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/synth/cpu.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2498.691 ; gain = 180.406
catch { config_ip_cache -export [get_ips -all cpu_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_processing_system7_0_0, cache-ID = 17cb32a002ed6a20; cache size = 1.905 MB.
catch { config_ip_cache -export [get_ips -all cpu_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_rst_ps7_0_50M_0, cache-ID = 068affa220d84d6b; cache size = 1.905 MB.
catch { config_ip_cache -export [get_ips -all cpu_sha3_1003_tIP1_0_0] }
catch { config_ip_cache -export [get_ips -all cpu_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpu_auto_pc_0, cache-ID = b1e1c106c706279f; cache size = 1.905 MB.
export_ip_user_files -of_objects [get_files D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd]
launch_runs -jobs 8 cpu_sha3_1003_tIP1_0_0_synth_1
[Sat Oct 11 11:50:21 2025] Launched cpu_sha3_1003_tIP1_0_0_synth_1...
Run output will be captured here: D:/fpga/shakelite2_save/shakelite2_save.runs/cpu_sha3_1003_tIP1_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd] -directory D:/fpga/shakelite2_save/shakelite2_save.ip_user_files/sim_scripts -ip_user_files_dir D:/fpga/shakelite2_save/shakelite2_save.ip_user_files -ipstatic_source_dir D:/fpga/shakelite2_save/shakelite2_save.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/fpga/shakelite2_save/shakelite2_save.cache/compile_simlib/modelsim} {questa=D:/fpga/shakelite2_save/shakelite2_save.cache/compile_simlib/questa} {riviera=D:/fpga/shakelite2_save/shakelite2_save.cache/compile_simlib/riviera} {activehdl=D:/fpga/shakelite2_save/shakelite2_save.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Oct 11 12:00:24 2025] Launched synth_1...
Run output will be captured here: D:/fpga/shakelite2_save/shakelite2_save.runs/synth_1/runme.log
[Sat Oct 11 12:00:25 2025] Launched impl_1...
Run output will be captured here: D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file D:/fpga/shakelite2_save/vitisnew/cpu_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/fpga/shakelite2_save/vitisnew/cpu_wrapper.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/fpga/shakelite2_save/vitisnew/cpu_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2548.492 ; gain = 49.801
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 11 12:27:51 2025...
