{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576804802497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576804802497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 09:20:02 2019 " "Processing started: Fri Dec 20 09:20:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576804802497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576804802497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map final -c final --generate_functional_sim_netlist " "Command: quartus_map final -c final --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576804802497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576804802721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "destination.v 1 1 " "Found 1 design units, including 1 entities, in source file destination.v" { { "Info" "ISGN_ENTITY_NAME" "1 destination " "Found entity 1: destination" {  } { { "destination.v" "" { Text "G:/final/destination.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "call.v 1 1 " "Found 1 design units, including 1 entities, in source file call.v" { { "Info" "ISGN_ENTITY_NAME" "1 call " "Found entity 1: call" {  } { { "call.v" "" { Text "G:/final/call.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floor.v 1 1 " "Found 1 design units, including 1 entities, in source file floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor " "Found entity 1: floor" {  } { { "floor.v" "" { Text "G:/final/floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_run.v 1 1 " "Found 1 design units, including 1 entities, in source file stop_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 stop_run " "Found entity 1: stop_run" {  } { { "stop_run.v" "" { Text "G:/final/stop_run.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down.v 1 1 " "Found 1 design units, including 1 entities, in source file up_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down " "Found entity 1: up_down" {  } { { "up_down.v" "" { Text "G:/final/up_down.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802765 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(6) " "Verilog HDL information at counter.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "G:/final/counter.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576804802767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "G:/final/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition.v 1 1 " "Found 1 design units, including 1 entities, in source file condition.v" { { "Info" "ISGN_ENTITY_NAME" "1 condition " "Found entity 1: condition" {  } { { "condition.v" "" { Text "G:/final/condition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802769 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(74) " "Verilog HDL information at control.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576804802771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "G:/final/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "G:/final/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlltst.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlltst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlltst " "Found entity 1: controlltst" {  } { { "controlltst.bdf" "" { Schematic "G:/final/controlltst.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_deal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file data_deal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_deal " "Found entity 1: data_deal" {  } { { "data_deal.bdf" "" { Schematic "G:/final/data_deal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "request.bdf 1 1 " "Found 1 design units, including 1 entities, in source file request.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 request " "Found entity 1: request" {  } { { "request.bdf" "" { Schematic "G:/final/request.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Found entity 1: t2" {  } { { "t2.bdf" "" { Schematic "G:/final/t2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804802796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804802796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t2 " "Elaborating entity \"t2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576804802817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlltst controlltst:inst " "Elaborating entity \"controlltst\" for hierarchy \"controlltst:inst\"" {  } { { "t2.bdf" "inst" { Schematic "G:/final/t2.bdf" { { 192 288 480 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control controlltst:inst\|control:inst " "Elaborating entity \"control\" for hierarchy \"controlltst:inst\|control:inst\"" {  } { { "controlltst.bdf" "inst" { Schematic "G:/final/controlltst.bdf" { { 312 744 944 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802827 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(76) " "Verilog HDL Case Statement warning at control.v(76): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "G:/final/control.v" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576804802829 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"rst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802829 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ce control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"ce\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802830 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop_r control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"stop_r\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802830 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ce_Count control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"ce_Count\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802840 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_Con control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"sel_Con\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802840 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_Floor control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"red_Floor\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802840 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "up_d control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"up_d\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802840 "|t2|controlltst:inst|control:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_Floor control.v(74) " "Verilog HDL Always Construct warning at control.v(74): inferring latch(es) for variable \"inc_Floor\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802840 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_Floor control.v(74) " "Inferred latch for \"inc_Floor\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802840 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_d control.v(74) " "Inferred latch for \"up_d\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802840 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_Floor control.v(74) " "Inferred latch for \"red_Floor\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802841 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_Con\[0\] control.v(74) " "Inferred latch for \"sel_Con\[0\]\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802841 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_Con\[1\] control.v(74) " "Inferred latch for \"sel_Con\[1\]\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802872 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ce_Count control.v(74) " "Inferred latch for \"ce_Count\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802872 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_r control.v(74) " "Inferred latch for \"stop_r\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802872 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ce control.v(74) " "Inferred latch for \"ce\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802872 "|t2|controlltst:inst|control:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst control.v(74) " "Inferred latch for \"rst\" at control.v(74)" {  } { { "control.v" "" { Text "G:/final/control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802872 "|t2|controlltst:inst|control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter controlltst:inst\|counter:inst1 " "Elaborating entity \"counter\" for hierarchy \"controlltst:inst\|counter:inst1\"" {  } { { "controlltst.bdf" "inst1" { Schematic "G:/final/controlltst.bdf" { { 360 448 624 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition condition:inst3 " "Elaborating entity \"condition\" for hierarchy \"condition:inst3\"" {  } { { "t2.bdf" "inst3" { Schematic "G:/final/t2.bdf" { { 200 1416 1608 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_deal data_deal:inst1 " "Elaborating entity \"data_deal\" for hierarchy \"data_deal:inst1\"" {  } { { "t2.bdf" "inst1" { Schematic "G:/final/t2.bdf" { { 192 800 992 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_run data_deal:inst1\|stop_run:inst " "Elaborating entity \"stop_run\" for hierarchy \"data_deal:inst1\|stop_run:inst\"" {  } { { "data_deal.bdf" "inst" { Schematic "G:/final/data_deal.bdf" { { 192 520 704 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down data_deal:inst1\|up_down:inst1 " "Elaborating entity \"up_down\" for hierarchy \"data_deal:inst1\|up_down:inst1\"" {  } { { "data_deal.bdf" "inst1" { Schematic "G:/final/data_deal.bdf" { { 280 528 704 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor data_deal:inst1\|floor:inst2 " "Elaborating entity \"floor\" for hierarchy \"data_deal:inst1\|floor:inst2\"" {  } { { "data_deal.bdf" "inst2" { Schematic "G:/final/data_deal.bdf" { { 72 520 720 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 floor.v(44) " "Verilog HDL assignment warning at floor.v(44): truncated value with size 32 to match size of target (2)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576804802928 "|t2|data_deal:inst1|floor:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 floor.v(48) " "Verilog HDL assignment warning at floor.v(48): truncated value with size 32 to match size of target (2)" {  } { { "floor.v" "" { Text "G:/final/floor.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576804802928 "|t2|data_deal:inst1|floor:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request request:inst2 " "Elaborating entity \"request\" for hierarchy \"request:inst2\"" {  } { { "t2.bdf" "inst2" { Schematic "G:/final/t2.bdf" { { 200 1144 1360 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "call request:inst2\|call:inst1 " "Elaborating entity \"call\" for hierarchy \"request:inst2\|call:inst1\"" {  } { { "request.bdf" "inst1" { Schematic "G:/final/request.bdf" { { 272 688 896 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802932 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(7) " "Verilog HDL Always Construct warning at call.v(7): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802933 "|t2|request:inst2|call:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(24) " "Verilog HDL Always Construct warning at call.v(24): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802933 "|t2|request:inst2|call:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(41) " "Verilog HDL Always Construct warning at call.v(41): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802933 "|t2|request:inst2|call:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(58) " "Verilog HDL Always Construct warning at call.v(58): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802933 "|t2|request:inst2|call:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(75) " "Verilog HDL Always Construct warning at call.v(75): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802976 "|t2|request:inst2|call:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_call call.v(92) " "Verilog HDL Always Construct warning at call.v(92): inferring latch(es) for variable \"get_call\", which holds its previous value in one or more paths through the always construct" {  } { { "call.v" "" { Text "G:/final/call.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802977 "|t2|request:inst2|call:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[5\] call.v(96) " "Inferred latch for \"get_call\[5\]\" at call.v(96)" {  } { { "call.v" "" { Text "G:/final/call.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802977 "|t2|request:inst2|call:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[4\] call.v(79) " "Inferred latch for \"get_call\[4\]\" at call.v(79)" {  } { { "call.v" "" { Text "G:/final/call.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802977 "|t2|request:inst2|call:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[3\] call.v(62) " "Inferred latch for \"get_call\[3\]\" at call.v(62)" {  } { { "call.v" "" { Text "G:/final/call.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802977 "|t2|request:inst2|call:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[2\] call.v(45) " "Inferred latch for \"get_call\[2\]\" at call.v(45)" {  } { { "call.v" "" { Text "G:/final/call.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802977 "|t2|request:inst2|call:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[1\] call.v(28) " "Inferred latch for \"get_call\[1\]\" at call.v(28)" {  } { { "call.v" "" { Text "G:/final/call.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802977 "|t2|request:inst2|call:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_call\[0\] call.v(11) " "Inferred latch for \"get_call\[0\]\" at call.v(11)" {  } { { "call.v" "" { Text "G:/final/call.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804802977 "|t2|request:inst2|call:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "destination request:inst2\|destination:inst " "Elaborating entity \"destination\" for hierarchy \"request:inst2\|destination:inst\"" {  } { { "request.bdf" "inst" { Schematic "G:/final/request.bdf" { { 160 696 912 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804802980 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(7) " "Verilog HDL Always Construct warning at destination.v(7): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804802980 "|t2|request:inst2|destination:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(27) " "Verilog HDL Always Construct warning at destination.v(27): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804803008 "|t2|request:inst2|destination:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(44) " "Verilog HDL Always Construct warning at destination.v(44): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804803008 "|t2|request:inst2|destination:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "get_dest destination.v(61) " "Verilog HDL Always Construct warning at destination.v(61): inferring latch(es) for variable \"get_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "destination.v" "" { Text "G:/final/destination.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576804803009 "|t2|request:inst2|destination:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[3\] destination.v(65) " "Inferred latch for \"get_dest\[3\]\" at destination.v(65)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804803009 "|t2|request:inst2|destination:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[2\] destination.v(48) " "Inferred latch for \"get_dest\[2\]\" at destination.v(48)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804803009 "|t2|request:inst2|destination:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[1\] destination.v(31) " "Inferred latch for \"get_dest\[1\]\" at destination.v(31)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804803009 "|t2|request:inst2|destination:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "get_dest\[0\] destination.v(13) " "Inferred latch for \"get_dest\[0\]\" at destination.v(13)" {  } { { "destination.v" "" { Text "G:/final/destination.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576804803009 "|t2|request:inst2|destination:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "condition:inst3\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"condition:inst3\|Mux0\"" {  } { { "condition.v" "Mux0" { Text "G:/final/condition.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "condition:inst3\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"condition:inst3\|Mux1\"" {  } { { "condition.v" "Mux1" { Text "G:/final/condition.v" 42 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "condition:inst3\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"condition:inst3\|Mux2\"" {  } { { "condition.v" "Mux2" { Text "G:/final/condition.v" 69 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "condition:inst3\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"condition:inst3\|Mux3\"" {  } { { "condition.v" "Mux3" { Text "G:/final/condition.v" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "condition:inst3\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"condition:inst3\|Mux4\"" {  } { { "condition.v" "Mux4" { Text "G:/final/condition.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlltst:inst\|control:inst\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlltst:inst\|control:inst\|Mux0\"" {  } { { "control.v" "Mux0" { Text "G:/final/control.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlltst:inst\|control:inst\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlltst:inst\|control:inst\|Mux1\"" {  } { { "control.v" "Mux1" { Text "G:/final/control.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlltst:inst\|control:inst\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlltst:inst\|control:inst\|Mux2\"" {  } { { "control.v" "Mux2" { Text "G:/final/control.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlltst:inst\|control:inst\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlltst:inst\|control:inst\|Mux3\"" {  } { { "control.v" "Mux3" { Text "G:/final/control.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlltst:inst\|control:inst\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlltst:inst\|control:inst\|Mux4\"" {  } { { "control.v" "Mux4" { Text "G:/final/control.v" 76 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlltst:inst\|control:inst\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlltst:inst\|control:inst\|Mux5\"" {  } { { "control.v" "Mux5" { Text "G:/final/control.v" 76 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlltst:inst\|control:inst\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlltst:inst\|control:inst\|Mux6\"" {  } { { "control.v" "Mux6" { Text "G:/final/control.v" 76 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803052 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1576804803052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "condition:inst3\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"condition:inst3\|lpm_mux:Mux0\"" {  } { { "condition.v" "" { Text "G:/final/condition.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "condition:inst3\|lpm_mux:Mux0 " "Instantiated megafunction \"condition:inst3\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803142 ""}  } { { "condition.v" "" { Text "G:/final/condition.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7qc " "Found entity 1: mux_7qc" {  } { { "db/mux_7qc.tdf" "" { Text "G:/final/db/mux_7qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804803188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804803188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "condition:inst3\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"condition:inst3\|lpm_mux:Mux1\"" {  } { { "condition.v" "" { Text "G:/final/condition.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "condition:inst3\|lpm_mux:Mux1 " "Instantiated megafunction \"condition:inst3\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803194 ""}  } { { "condition.v" "" { Text "G:/final/condition.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "condition:inst3\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"condition:inst3\|lpm_mux:Mux2\"" {  } { { "condition.v" "" { Text "G:/final/condition.v" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "condition:inst3\|lpm_mux:Mux2 " "Instantiated megafunction \"condition:inst3\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803200 ""}  } { { "condition.v" "" { Text "G:/final/condition.v" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlltst:inst\|control:inst\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"controlltst:inst\|control:inst\|lpm_mux:Mux0\"" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlltst:inst\|control:inst\|lpm_mux:Mux0 " "Instantiated megafunction \"controlltst:inst\|control:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803210 ""}  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "G:/final/db/mux_src.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576804803327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576804803327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlltst:inst\|control:inst\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"controlltst:inst\|control:inst\|lpm_mux:Mux1\"" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlltst:inst\|control:inst\|lpm_mux:Mux1 " "Instantiated megafunction \"controlltst:inst\|control:inst\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803336 ""}  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlltst:inst\|control:inst\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"controlltst:inst\|control:inst\|lpm_mux:Mux2\"" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlltst:inst\|control:inst\|lpm_mux:Mux2 " "Instantiated megafunction \"controlltst:inst\|control:inst\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803342 ""}  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlltst:inst\|control:inst\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"controlltst:inst\|control:inst\|lpm_mux:Mux3\"" {  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlltst:inst\|control:inst\|lpm_mux:Mux3 " "Instantiated megafunction \"controlltst:inst\|control:inst\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803353 ""}  } { { "control.v" "" { Text "G:/final/control.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlltst:inst\|control:inst\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"controlltst:inst\|control:inst\|lpm_mux:Mux4\"" {  } { { "control.v" "" { Text "G:/final/control.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlltst:inst\|control:inst\|lpm_mux:Mux4 " "Instantiated megafunction \"controlltst:inst\|control:inst\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803359 ""}  } { { "control.v" "" { Text "G:/final/control.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlltst:inst\|control:inst\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"controlltst:inst\|control:inst\|lpm_mux:Mux5\"" {  } { { "control.v" "" { Text "G:/final/control.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlltst:inst\|control:inst\|lpm_mux:Mux5 " "Instantiated megafunction \"controlltst:inst\|control:inst\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803365 ""}  } { { "control.v" "" { Text "G:/final/control.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlltst:inst\|control:inst\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"controlltst:inst\|control:inst\|lpm_mux:Mux6\"" {  } { { "control.v" "" { Text "G:/final/control.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576804803403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlltst:inst\|control:inst\|lpm_mux:Mux6 " "Instantiated megafunction \"controlltst:inst\|control:inst\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576804803403 ""}  } { { "control.v" "" { Text "G:/final/control.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576804803403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576804803453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 09:20:03 2019 " "Processing ended: Fri Dec 20 09:20:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576804803453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576804803453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576804803453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576804803453 ""}
