// Seed: 2813877026
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    output tri1 id_6
);
  assign id_4 = 1'b0;
  assign id_6 = -1 || -1;
  wire id_8;
  wire [~  1 : -1 'b0] id_9;
  assign id_4 = (id_2);
  module_0 modCall_1 (
      id_8,
      id_9
  );
  assign id_3 = -1;
  assign id_6 = id_0 * -1;
endmodule
