<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: przystawka                          Date: 12- 5-2023, 10:17AM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
48 /72  ( 67%) 252 /360  ( 70%) 88 /216 ( 41%)   26 /72  ( 36%) 19 /34  ( 56%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           8/18       18/54       78/90       7/ 9
FB2          18/18*      29/54       64/90       4/ 9
FB3           8/18       14/54       50/90       8/ 9
FB4          14/18       27/54       60/90       0/ 7
             -----       -----       -----      -----    
             48/72       88/216     252/360     19/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'Clk_XT' mapped onto global clock net GCK1.
Signal 'CLOCK' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    5           5    |  I/O              :    14      28
Output        :   12          12    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    2           2    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     19          19

** Power Data **

There are 48 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'przystawka.ise'.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3,
   because too many function block product terms are required. Buffering output
   signal D7S_S<0> to allow all signals assigned to this function block to be
   placed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3,
   because too many function block product terms are required. Buffering output
   signal D7S_S<3> to allow all signals assigned to this function block to be
   placed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3,
   because too many function block product terms are required. Buffering output
   signal D7S_S<1> to allow all signals assigned to this function block to be
   placed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB3,
   because too many function block product terms are required. Buffering output
   signal D7S_S<6> to allow all signals assigned to this function block to be
   placed.
*************************  Summary of Mapped Logic  ************************

** 12 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
D7S_D<2>                      1     1     FB1_8   4    I/O     O       STD  SLOW SET
D7S_D<1>                      1     1     FB1_11  6    GCK/I/O O       STD  SLOW SET
D7S_D<0>                      1     3     FB1_15  8    I/O     O       STD  SLOW SET
D7S_D<3>                      1     3     FB1_17  9    I/O     O       STD  SLOW 
D7S_S<5>                      16    10    FB3_2   11   I/O     O       STD  FAST 
D7S_S<0>                      1     1     FB3_5   12   I/O     O       STD  FAST 
D7S_S<1>                      1     1     FB3_8   13   I/O     O       STD  FAST 
D7S_S<4>                      12    10    FB3_9   14   I/O     O       STD  FAST 
D7S_S<7>                      0     0     FB3_11  18   I/O     O       STD  FAST 
D7S_S<3>                      1     1     FB3_14  19   I/O     O       STD  FAST 
D7S_S<6>                      1     1     FB3_15  20   I/O     O       STD  FAST 
D7S_S<2>                      18    10    FB3_17  22   I/O     O       STD  FAST 

** 36 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
D7S_S<0>_BUFR                 24    11    FB1_1   STD  
D7S_S<3>_BUFR                 22    10    FB1_6   STD  
DI<7>                         6     14    FB1_9   STD  RESET
D7S_S<1>_BUFR                 22    10    FB1_13  STD  
XLXN_68                       1     5     FB2_1   STD  RESET
XLXI_3/Cnt<0>                 1     2     FB2_2   STD  RESET
XLXI_3/Cnt<3>                 2     5     FB2_3   STD  RESET
XLXI_3/Cnt<2>                 2     4     FB2_4   STD  RESET
XLXI_3/Cnt<1>                 2     3     FB2_5   STD  RESET
XLXN_6<7>                     3     7     FB2_6   STD  RESET
XLXI_3/Busy                   3     15    FB2_7   STD  RESET
XLXN_6<6>                     4     8     FB2_8   STD  RESET
XLXN_6<5>                     4     8     FB2_9   STD  RESET
XLXN_6<4>                     4     8     FB2_10  STD  RESET
XLXN_6<3>                     4     8     FB2_11  STD  RESET
XLXN_6<2>                     4     8     FB2_12  STD  RESET
XLXN_6<1>                     4     8     FB2_13  STD  RESET
XLXN_6<0>                     4     8     FB2_14  STD  RESET
XLXI_3/sReg<0>                4     8     FB2_15  STD  RESET
DI<6>                         6     13    FB2_16  STD  RESET
DI<5>                         6     12    FB2_17  STD  RESET
DI<4>                         6     11    FB2_18  STD  RESET
DI<3>                         6     10    FB4_1   STD  RESET
DI<1>                         6     8     FB4_3   STD  RESET
DI<2>                         6     9     FB4_4   STD  RESET
DI<0>                         5     6     FB4_5   STD  RESET
D7S_S<6>_BUFR                 20    10    FB4_8   STD  
DI<0>/DI<0>_RSTF              2     3     FB4_10  STD  
DI<1>/DI<1>_RSTF              2     3     FB4_11  STD  
DI<2>/DI<2>_RSTF              2     3     FB4_12  STD  
DI<3>/DI<3>_RSTF              2     3     FB4_13  STD  
DI<4>/DI<4>_RSTF              2     3     FB4_14  STD  
DI<5>/DI<5>_RSTF              2     3     FB4_15  STD  
DI<6>/DI<6>_RSTF              2     3     FB4_16  STD  
DI<7>/DI<7>_RSTF              2     3     FB4_17  STD  
$OpTx$$OpTx$FX_DC$52_INV$208  1     2     FB4_18  STD  

** 7 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
RS_RX                         FB1_2   1    I/O     I
Clk_XT                        FB1_9   5    GCK/I/O GCK
CLOCK                         FB1_14  7    GCK/I/O GCK
START_STOP                    FB2_6   37   I/O     I
PAUSE                         FB2_8   38   I/O     I
RESET                         FB2_11  40   GTS/I/O I
REVERSE                       FB2_14  42   GTS/I/O I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               18/36
Number of signals used by logic mapping into function block:  18
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
D7S_S<0>_BUFR        24      19<-   0   0     FB1_1         (b)     (b)
(unused)              0       0   /\5   0     FB1_2   1     I/O     I
(unused)              0       0   /\5   0     FB1_3         (b)     (b)
(unused)              0       0   \/3   2     FB1_4         (b)     (b)
(unused)              0       0   \/5   0     FB1_5   2     I/O     (b)
D7S_S<3>_BUFR        22      17<-   0   0     FB1_6   3     I/O     (b)
(unused)              0       0   /\5   0     FB1_7         (b)     (b)
D7S_D<2>              1       0   /\4   0     FB1_8   4     I/O     O
DI<7>                 6       1<-   0   0     FB1_9   5     GCK/I/O GCK
(unused)              0       0   /\1   4     FB1_10        (b)     (b)
D7S_D<1>              1       0   \/4   0     FB1_11  6     GCK/I/O O
(unused)              0       0   \/5   0     FB1_12        (b)     (b)
D7S_S<1>_BUFR        22      17<-   0   0     FB1_13        (b)     (b)
(unused)              0       0   /\5   0     FB1_14  7     GCK/I/O GCK
D7S_D<0>              1       0   /\3   1     FB1_15  8     I/O     O
(unused)              0       0     0   5     FB1_16        (b)     
D7S_D<3>              1       0   \/4   0     FB1_17  9     I/O     O
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$52_INV$208   7: DI<2>             13: DI<7>/DI<7>_RSTF 
  2: D7S_D<0>                       8: DI<3>             14: PAUSE 
  3: D7S_D<1>                       9: DI<4>             15: REVERSE 
  4: D7S_D<2>                      10: DI<5>             16: START_STOP 
  5: DI<0>                         11: DI<6>             17: XLXN_68 
  6: DI<1>                         12: DI<7>             18: XLXN_6<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
D7S_S<0>_BUFR        XXX.XXXXXXXX............................ 11
D7S_S<3>_BUFR        .XX.XXXXXXXX............................ 10
D7S_D<2>             ..X..................................... 1
DI<7>                ....XXXXXXXXXXXXXX...................... 14
D7S_D<1>             .X...................................... 1
D7S_S<1>_BUFR        .XX.XXXXXXXX............................ 10
D7S_D<0>             .XXX.................................... 3
D7S_D<3>             .XXX.................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               29/25
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXN_68               1       0   /\2   2     FB2_1         (b)     (b)
XLXI_3/Cnt<0>         1       0     0   4     FB2_2   35    I/O     (b)
XLXI_3/Cnt<3>         2       0     0   3     FB2_3         (b)     (b)
XLXI_3/Cnt<2>         2       0     0   3     FB2_4         (b)     (b)
XLXI_3/Cnt<1>         2       0     0   3     FB2_5   36    I/O     (b)
XLXN_6<7>             3       0     0   2     FB2_6   37    I/O     I
XLXI_3/Busy           3       0     0   2     FB2_7         (b)     (b)
XLXN_6<6>             4       0     0   1     FB2_8   38    I/O     I
XLXN_6<5>             4       0     0   1     FB2_9   39    GSR/I/O (b)
XLXN_6<4>             4       0     0   1     FB2_10        (b)     (b)
XLXN_6<3>             4       0     0   1     FB2_11  40    GTS/I/O I
XLXN_6<2>             4       0     0   1     FB2_12        (b)     (b)
XLXN_6<1>             4       0     0   1     FB2_13        (b)     (b)
XLXN_6<0>             4       0     0   1     FB2_14  42    GTS/I/O I
XLXI_3/sReg<0>        4       0   \/1   0     FB2_15  43    I/O     (b)
DI<6>                 6       1<-   0   0     FB2_16        (b)     (b)
DI<5>                 6       1<-   0   0     FB2_17  44    I/O     (b)
DI<4>                 6       2<- /\1   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: DI<0>             11: PAUSE             21: XLXN_68 
  2: DI<1>             12: REVERSE           22: XLXN_6<0> 
  3: DI<2>             13: RS_RX             23: XLXN_6<1> 
  4: DI<3>             14: START_STOP        24: XLXN_6<2> 
  5: DI<4>             15: XLXI_3/Busy       25: XLXN_6<3> 
  6: DI<4>/DI<4>_RSTF  16: XLXI_3/Cnt<0>     26: XLXN_6<4> 
  7: DI<5>             17: XLXI_3/Cnt<1>     27: XLXN_6<5> 
  8: DI<5>/DI<5>_RSTF  18: XLXI_3/Cnt<2>     28: XLXN_6<6> 
  9: DI<6>             19: XLXI_3/Cnt<3>     29: XLXN_6<7> 
 10: DI<6>/DI<6>_RSTF  20: XLXI_3/sReg<0>   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXN_68              ...............XXXXX.................... 5
XLXI_3/Cnt<0>        ..............XX........................ 2
XLXI_3/Cnt<3>        ..............XXXXX..................... 5
XLXI_3/Cnt<2>        ..............XXXX...................... 4
XLXI_3/Cnt<1>        ..............XXX....................... 3
XLXN_6<7>            ............X.XXXXX.........X........... 7
XLXI_3/Busy          ............X.XXXXXX.XXXXXXXX........... 15
XLXN_6<6>            ............X.XXXXX........XX........... 8
XLXN_6<5>            ............X.XXXXX.......XX............ 8
XLXN_6<4>            ............X.XXXXX......XX............. 8
XLXN_6<3>            ............X.XXXXX.....XX.............. 8
XLXN_6<2>            ............X.XXXXX....XX............... 8
XLXN_6<1>            ............X.XXXXX...XX................ 8
XLXN_6<0>            ............X.XXXXX..XX................. 8
XLXI_3/sReg<0>       ............X.XXXXXX.X.................. 8
DI<6>                XXXXX.X.XXXX.X......X......X............ 13
DI<5>                XXXXX.XX..XX.X......X.....X............. 12
DI<4>                XXXXXX....XX.X......X....X.............. 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\1   4     FB3_1         (b)     (b)
D7S_S<5>             16      11<-   0   0     FB3_2   11    I/O     O
(unused)              0       0   /\5   0     FB3_3         (b)     (b)
(unused)              0       0   /\5   0     FB3_4         (b)     (b)
D7S_S<0>              1       0   /\1   3     FB3_5   12    I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
D7S_S<1>              1       0   \/2   2     FB3_8   13    I/O     O
D7S_S<4>             12       7<-   0   0     FB3_9   14    I/O     O
(unused)              0       0   /\5   0     FB3_10        (b)     (b)
D7S_S<7>              0       0     0   5     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
D7S_S<3>              1       0     0   4     FB3_14  19    I/O     O
D7S_S<6>              1       0   \/2   2     FB3_15  20    I/O     O
(unused)              0       0   \/5   0     FB3_16  24    I/O     (b)
D7S_S<2>             18      13<-   0   0     FB3_17  22    I/O     O
(unused)              0       0   /\5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: D7S_D<0>           6: D7S_S<6>_BUFR     11: DI<4> 
  2: D7S_D<1>           7: DI<0>             12: DI<5> 
  3: D7S_S<0>_BUFR      8: DI<1>             13: DI<6> 
  4: D7S_S<1>_BUFR      9: DI<2>             14: DI<7> 
  5: D7S_S<3>_BUFR     10: DI<3>            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
D7S_S<5>             XX....XXXXXXXX.......................... 10
D7S_S<0>             ..X..................................... 1
D7S_S<1>             ...X.................................... 1
D7S_S<4>             XX....XXXXXXXX.......................... 10
D7S_S<7>             ........................................ 0
D7S_S<3>             ....X................................... 1
D7S_S<6>             .....X.................................. 1
D7S_S<2>             XX....XXXXXXXX.......................... 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               27/27
Number of signals used by logic mapping into function block:  27
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DI<3>                 6       1<-   0   0     FB4_1         (b)     (b)
(unused)              0       0   \/2   3     FB4_2   25    I/O     (b)
DI<1>                 6       2<- \/1   0     FB4_3         (b)     (b)
DI<2>                 6       1<-   0   0     FB4_4         (b)     (b)
DI<0>                 5       0     0   0     FB4_5   26    I/O     (b)
(unused)              0       0   \/5   0     FB4_6         (b)     (b)
(unused)              0       0   \/5   0     FB4_7         (b)     (b)
D7S_S<6>_BUFR        20      15<-   0   0     FB4_8   27    I/O     (b)
(unused)              0       0   /\5   0     FB4_9         (b)     (b)
DI<0>/DI<0>_RSTF      2       0     0   3     FB4_10        (b)     (b)
DI<1>/DI<1>_RSTF      2       0     0   3     FB4_11  28    I/O     (b)
DI<2>/DI<2>_RSTF      2       0     0   3     FB4_12        (b)     (b)
DI<3>/DI<3>_RSTF      2       0     0   3     FB4_13        (b)     (b)
DI<4>/DI<4>_RSTF      2       0     0   3     FB4_14  29    I/O     (b)
DI<5>/DI<5>_RSTF      2       0     0   3     FB4_15  33    I/O     (b)
DI<6>/DI<6>_RSTF      2       0     0   3     FB4_16        (b)     (b)
DI<7>/DI<7>_RSTF      2       0     0   3     FB4_17  34    I/O     (b)
$OpTx$$OpTx$FX_DC$52_INV$208
                      1       0   \/1   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: D7S_D<0>          10: DI<3>/DI<3>_RSTF  19: XLXN_68 
  2: D7S_D<1>          11: DI<4>             20: XLXN_6<0> 
  3: DI<0>             12: DI<5>             21: XLXN_6<1> 
  4: DI<0>/DI<0>_RSTF  13: DI<6>             22: XLXN_6<2> 
  5: DI<1>             14: DI<7>             23: XLXN_6<3> 
  6: DI<1>/DI<1>_RSTF  15: PAUSE             24: XLXN_6<4> 
  7: DI<2>             16: RESET             25: XLXN_6<5> 
  8: DI<2>/DI<2>_RSTF  17: REVERSE           26: XLXN_6<6> 
  9: DI<3>             18: START_STOP        27: XLXN_6<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DI<3>                ..X.X.X.XX....X.XXX...X................. 10
DI<1>                ..X.XX........X.XXX.X................... 8
DI<2>                ..X.X.XX......X.XXX..X.................. 9
DI<0>                ..XX..........X..XXX.................... 6
D7S_S<6>_BUFR        XXX.X.X.X.XXXX.......................... 10
DI<0>/DI<0>_RSTF     ...............X..XX.................... 3
DI<1>/DI<1>_RSTF     ...............X..X.X................... 3
DI<2>/DI<2>_RSTF     ...............X..X..X.................. 3
DI<3>/DI<3>_RSTF     ...............X..X...X................. 3
DI<4>/DI<4>_RSTF     ...............X..X....X................ 3
DI<5>/DI<5>_RSTF     ...............X..X.....X............... 3
DI<6>/DI<6>_RSTF     ...............X..X......X.............. 3
DI<7>/DI<7>_RSTF     ...............X..X.......X............. 3
$OpTx$$OpTx$FX_DC$52_INV$208 
                     ........X....X.......................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$52_INV$208 <= (NOT DI(3) AND NOT DI(7));

FDCPE_D7S_D0: FDCPE port map (D7S_D(0),D7S_D_D(0),CLOCK,'0','0');
D7S_D_D(0) <= (D7S_D(0) AND D7S_D(1) AND D7S_D(2));

FDCPE_D7S_D1: FDCPE port map (D7S_D(1),D7S_D(0),CLOCK,'0','0');

FDCPE_D7S_D2: FDCPE port map (D7S_D(2),D7S_D(1),CLOCK,'0','0');


D7S_D(3) <= NOT ((D7S_D(0) AND D7S_D(1) AND D7S_D(2)));


D7S_S(0) <= D7S_S(0)_BUFR;


D7S_S(0)_BUFR <= ((EXP15_.EXP)
	OR (NOT DI(2) AND DI(4) AND DI(5) AND NOT DI(6) AND DI(7) AND 
	NOT D7S_D(1))
	OR (NOT DI(4) AND NOT DI(5) AND DI(6) AND NOT DI(7) AND D7S_D(0) AND 
	NOT D7S_D(1))
	OR (DI(0) AND NOT DI(1) AND DI(2) AND NOT DI(5) AND DI(7) AND 
	NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(0) AND NOT DI(1) AND NOT DI(5) AND DI(6) AND NOT D7S_D(0) AND 
	NOT D7S_D(1) AND NOT $OpTx$$OpTx$FX_DC$52_INV$208)
	OR (DI(0) AND NOT DI(2) AND DI(5) AND NOT DI(6) AND NOT D7S_D(0) AND 
	NOT D7S_D(1) AND NOT $OpTx$$OpTx$FX_DC$52_INV$208)
	OR (D7S_D_3_OBUF.EXP)
	OR (NOT DI(0) AND NOT DI(1) AND DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (NOT DI(1) AND DI(4) AND NOT DI(5) AND DI(6) AND DI(7) AND 
	NOT D7S_D(1))
	OR (DI(4) AND DI(5) AND NOT DI(6) AND DI(7) AND D7S_D(0) AND 
	NOT D7S_D(1))
	OR (DI(4) AND NOT DI(5) AND DI(6) AND DI(7) AND D7S_D(0) AND 
	NOT D7S_D(1))
	OR (DI(4) AND NOT DI(5) AND NOT DI(6) AND NOT DI(7) AND D7S_D(0) AND 
	NOT D7S_D(1))
	OR (DI(0) AND DI(1) AND NOT DI(2) AND DI(3) AND NOT DI(6) AND 
	NOT D7S_D(0))
	OR (DI(0) AND DI(1) AND NOT DI(2) AND DI(3) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (DI(0) AND NOT DI(1) AND DI(2) AND DI(3) AND NOT DI(5) AND 
	NOT D7S_D(0))
	OR (DI(0) AND NOT DI(1) AND DI(2) AND DI(3) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (DI(0) AND NOT DI(1) AND NOT DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND 
	D7S_D(1)));


D7S_S(1)_BUFR <= NOT (((D7S_D_1_OBUF.EXP)
	OR (NOT DI(2) AND NOT DI(3) AND D7S_D(1))
	OR (DI(0) AND DI(1) AND NOT DI(3) AND D7S_D(1))
	OR (DI(0) AND DI(1) AND NOT DI(3) AND NOT DI(7) AND NOT D7S_D(0))
	OR (DI(0) AND NOT DI(1) AND DI(3) AND NOT DI(5) AND NOT D7S_D(0))
	OR (NOT DI(1) AND DI(4) AND NOT DI(5) AND DI(7) AND NOT D7S_D(1))
	OR (D7S_D_0_OBUF.EXP)
	OR (D7S_D(0) AND D7S_D(1))
	OR (NOT DI(0) AND NOT DI(2) AND D7S_D(1))
	OR (NOT DI(4) AND NOT DI(6) AND D7S_D(0))
	OR (DI(4) AND DI(5) AND NOT DI(7) AND D7S_D(0))
	OR (NOT DI(4) AND NOT DI(5) AND NOT DI(7) AND D7S_D(0))
	OR (NOT DI(6) AND NOT DI(7) AND D7S_D(0))
	OR (DI(0) AND NOT DI(1) AND DI(3) AND D7S_D(1))
	OR (NOT DI(2) AND NOT DI(3) AND NOT DI(6) AND NOT DI(7))
	OR (DI(4) AND NOT DI(5) AND DI(7) AND D7S_D(0))
	OR (NOT DI(3) AND DI(4) AND DI(5) AND NOT DI(7) AND NOT D7S_D(1))));


D7S_S(1) <= D7S_S(1)_BUFR;


D7S_S(2) <= ((_9_.EXP)
	OR (NOT DI(0) AND DI(2) AND DI(3) AND NOT DI(4) AND NOT D7S_D(0))
	OR (NOT DI(0) AND DI(2) AND DI(3) AND NOT D7S_D(0) AND D7S_D(1))
	OR (DI(1) AND DI(2) AND DI(7) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(1) AND DI(6) AND DI(7) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(2) AND DI(3) AND DI(5) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (EXP23_.EXP)
	OR (DI(1) AND DI(3) AND DI(6) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(3) AND DI(5) AND DI(6) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (NOT DI(0) AND DI(2) AND NOT DI(4) AND DI(7) AND NOT D7S_D(0) AND 
	NOT D7S_D(1))
	OR (NOT DI(0) AND DI(3) AND NOT DI(4) AND DI(6) AND NOT D7S_D(0) AND 
	NOT D7S_D(1))
	OR (NOT DI(4) AND DI(5) AND NOT DI(6) AND NOT DI(7) AND D7S_D(0) AND 
	NOT D7S_D(1))
	OR (DI(1) AND DI(2) AND DI(3) AND NOT D7S_D(0))
	OR (DI(5) AND DI(6) AND DI(7) AND NOT D7S_D(1))
	OR (NOT DI(0) AND NOT DI(4) AND DI(6) AND DI(7) AND NOT D7S_D(1))
	OR (DI(2) AND DI(5) AND DI(7) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (NOT DI(4) AND DI(6) AND DI(7) AND D7S_D(0) AND NOT D7S_D(1)));


D7S_S(3)_BUFR <= ((EXP16_.EXP)
	OR (DI(0) AND DI(1) AND DI(6) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(1) AND DI(2) AND DI(4) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(1) AND DI(4) AND DI(6) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(4) AND NOT DI(5) AND NOT DI(6) AND NOT DI(7) AND D7S_D(0) AND 
	NOT D7S_D(1))
	OR (NOT DI(4) AND DI(5) AND NOT DI(6) AND DI(7) AND D7S_D(0) AND 
	NOT D7S_D(1))
	OR (D7S_D_2_OBUF.EXP)
	OR (DI(0) AND NOT DI(1) AND NOT DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (NOT DI(0) AND DI(1) AND NOT DI(2) AND DI(3) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (NOT DI(0) AND NOT DI(1) AND DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND 
	D7S_D(1))
	OR (NOT DI(4) AND NOT DI(5) AND DI(6) AND NOT DI(7) AND D7S_D(0) AND 
	NOT D7S_D(1))
	OR (NOT DI(0) AND NOT DI(2) AND NOT DI(4) AND DI(5) AND NOT DI(6) AND DI(7) AND 
	NOT D7S_D(1))
	OR (DI(0) AND DI(1) AND DI(2) AND NOT D7S_D(0))
	OR (DI(4) AND DI(5) AND DI(6) AND NOT D7S_D(1))
	OR (DI(0) AND DI(2) AND DI(5) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(0) AND DI(5) AND DI(6) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(2) AND DI(4) AND DI(5) AND NOT D7S_D(0) AND NOT D7S_D(1)));


D7S_S(3) <= D7S_S(3)_BUFR;


D7S_S(4) <= ((DI(0) AND NOT DI(1) AND NOT DI(2) AND NOT D7S_D(0) AND D7S_D(1))
	OR (NOT DI(5) AND DI(6) AND NOT DI(7) AND D7S_D(0) AND NOT D7S_D(1))
	OR (NOT DI(1) AND DI(2) AND NOT DI(3) AND NOT D7S_D(0) AND D7S_D(1))
	OR (DI(0) AND NOT DI(1) AND NOT DI(2) AND NOT DI(5) AND NOT DI(6) AND 
	NOT D7S_D(0))
	OR (NOT DI(1) AND DI(2) AND NOT DI(3) AND NOT DI(5) AND NOT DI(7) AND 
	NOT D7S_D(0))
	OR (NOT DI(1) AND NOT DI(2) AND DI(4) AND NOT DI(5) AND NOT DI(6) AND 
	NOT D7S_D(1))
	OR (NOT DI(1) AND NOT DI(3) AND NOT DI(5) AND DI(6) AND NOT DI(7) AND 
	NOT D7S_D(1))
	OR (DI(0) AND NOT DI(3) AND NOT DI(7) AND NOT D7S_D(0))
	OR (DI(0) AND NOT DI(3) AND NOT D7S_D(0) AND D7S_D(1))
	OR (NOT DI(3) AND DI(4) AND NOT DI(7) AND NOT D7S_D(1))
	OR (DI(4) AND NOT DI(7) AND D7S_D(0) AND NOT D7S_D(1))
	OR (DI(4) AND NOT DI(5) AND NOT DI(6) AND D7S_D(0) AND NOT D7S_D(1)));


D7S_S(5) <= NOT (((EXP25_.EXP)
	OR (NOT DI(0) AND NOT DI(1) AND D7S_D(1))
	OR (NOT DI(2) AND DI(3) AND D7S_D(1))
	OR (NOT DI(4) AND NOT DI(5) AND D7S_D(0))
	OR (DI(6) AND NOT DI(7) AND D7S_D(0))
	OR (NOT DI(6) AND DI(7) AND D7S_D(0))
	OR (D7S_D(0) AND D7S_D(1))
	OR (DI(1) AND DI(3) AND NOT D7S_D(0))
	OR (DI(5) AND DI(7) AND NOT D7S_D(1))
	OR (DI(1) AND DI(7) AND NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(3) AND DI(5) AND NOT D7S_D(0) AND NOT D7S_D(1))));


D7S_S(6) <= D7S_S(6)_BUFR;


D7S_S(6)_BUFR <= ((EXP30_.EXP)
	OR (NOT DI(0) AND NOT DI(1) AND DI(2) AND DI(3) AND D7S_D(1))
	OR (DI(4) AND DI(5) AND DI(6) AND NOT DI(7) AND D7S_D(0))
	OR (NOT DI(4) AND NOT DI(5) AND DI(6) AND DI(7) AND D7S_D(0))
	OR (DI(0) AND DI(1) AND DI(2) AND NOT DI(3) AND NOT DI(7) AND 
	NOT D7S_D(0))
	OR (NOT DI(3) AND DI(4) AND DI(5) AND DI(6) AND NOT DI(7) AND 
	NOT D7S_D(1))
	OR (D7S_D(0) AND D7S_D(1))
	OR (NOT DI(1) AND NOT DI(2) AND NOT DI(3) AND D7S_D(1))
	OR (NOT DI(5) AND NOT DI(6) AND NOT DI(7) AND D7S_D(0))
	OR (NOT DI(1) AND NOT DI(2) AND NOT DI(3) AND NOT DI(5) AND NOT DI(6) AND NOT DI(7))
	OR (DI(0) AND DI(2) AND NOT DI(3) AND DI(5) AND NOT DI(7) AND 
	NOT D7S_D(0) AND NOT D7S_D(1))
	OR (DI(0) AND DI(1) AND DI(2) AND NOT DI(3) AND D7S_D(1))
	OR (DI(0) AND NOT DI(3) AND DI(5) AND DI(6) AND NOT DI(7) AND 
	NOT D7S_D(0) AND NOT D7S_D(1))
	OR (NOT DI(0) AND NOT DI(1) AND DI(2) AND DI(3) AND NOT DI(4) AND NOT DI(5) AND 
	NOT D7S_D(0))
	OR (NOT DI(0) AND NOT DI(1) AND NOT DI(4) AND NOT DI(5) AND DI(6) AND DI(7) AND 
	NOT D7S_D(1))
	OR (DI(1) AND DI(2) AND NOT DI(3) AND DI(4) AND NOT DI(7) AND 
	NOT D7S_D(0) AND NOT D7S_D(1)));


D7S_S(7) <= '1';

FTCPE_DI0: FTCPE port map (DI(0),DI_T(0),CLOCK,DI(0)/DI(0)_RSTF,DI_PRE(0));
DI_T(0) <= ((NOT XLXN_68 AND START_STOP AND NOT PAUSE)
	OR (DI(0) AND NOT XLXN_6(0) AND START_STOP AND NOT PAUSE)
	OR (NOT DI(0) AND XLXN_6(0) AND START_STOP AND NOT PAUSE));
DI_PRE(0) <= (XLXN_68 AND XLXN_6(0));


DI(0)/DI(0)_RSTF <= ((RESET)
	OR (XLXN_68 AND NOT XLXN_6(0)));

FTCPE_DI1: FTCPE port map (DI(1),DI_T(1),CLOCK,DI(1)/DI(1)_RSTF,DI_PRE(1));
DI_T(1) <= ((DI(1) AND XLXN_68 AND NOT XLXN_6(1) AND START_STOP AND 
	NOT PAUSE)
	OR (NOT DI(1) AND XLXN_68 AND XLXN_6(1) AND START_STOP AND 
	NOT PAUSE)
	OR (DI(0) AND NOT XLXN_68 AND START_STOP AND NOT PAUSE AND NOT REVERSE)
	OR (NOT DI(0) AND NOT XLXN_68 AND START_STOP AND NOT PAUSE AND REVERSE));
DI_PRE(1) <= (XLXN_68 AND XLXN_6(1));


DI(1)/DI(1)_RSTF <= ((RESET)
	OR (XLXN_68 AND NOT XLXN_6(1)));


DI(2)/DI(2)_RSTF <= ((RESET)
	OR (XLXN_68 AND NOT XLXN_6(2)));

FTCPE_DI2: FTCPE port map (DI(2),DI_T(2),CLOCK,DI(2)/DI(2)_RSTF,DI_PRE(2));
DI_T(2) <= ((NOT DI(0) AND NOT DI(1) AND NOT XLXN_68 AND START_STOP AND NOT PAUSE AND 
	REVERSE)
	OR (DI(2) AND XLXN_68 AND NOT XLXN_6(2) AND START_STOP AND 
	NOT PAUSE)
	OR (NOT DI(2) AND XLXN_68 AND XLXN_6(2) AND START_STOP AND 
	NOT PAUSE)
	OR (DI(0) AND DI(1) AND NOT XLXN_68 AND START_STOP AND NOT PAUSE AND 
	NOT REVERSE));
DI_PRE(2) <= (XLXN_68 AND XLXN_6(2));


DI(3)/DI(3)_RSTF <= ((RESET)
	OR (XLXN_68 AND NOT XLXN_6(3)));

FTCPE_DI3: FTCPE port map (DI(3),DI_T(3),CLOCK,DI(3)/DI(3)_RSTF,DI_PRE(3));
DI_T(3) <= ((NOT DI(0) AND NOT DI(1) AND NOT DI(2) AND NOT XLXN_68 AND START_STOP AND 
	NOT PAUSE AND REVERSE)
	OR (DI(3) AND XLXN_68 AND NOT XLXN_6(3) AND START_STOP AND 
	NOT PAUSE)
	OR (NOT DI(3) AND XLXN_68 AND XLXN_6(3) AND START_STOP AND 
	NOT PAUSE)
	OR (DI(0) AND DI(1) AND DI(2) AND NOT XLXN_68 AND START_STOP AND 
	NOT PAUSE AND NOT REVERSE));
DI_PRE(3) <= (XLXN_68 AND XLXN_6(3));


DI(4)/DI(4)_RSTF <= ((RESET)
	OR (XLXN_68 AND NOT XLXN_6(4)));

FTCPE_DI4: FTCPE port map (DI(4),DI_T(4),CLOCK,DI(4)/DI(4)_RSTF,DI_PRE(4));
DI_T(4) <= ((DI(0) AND DI(1) AND DI(2) AND DI(3) AND NOT XLXN_68 AND 
	START_STOP AND NOT PAUSE AND NOT REVERSE)
	OR (NOT DI(0) AND NOT DI(1) AND NOT DI(2) AND NOT DI(3) AND NOT XLXN_68 AND 
	START_STOP AND NOT PAUSE AND REVERSE)
	OR (DI(4) AND XLXN_68 AND NOT XLXN_6(4) AND START_STOP AND 
	NOT PAUSE)
	OR (NOT DI(4) AND XLXN_68 AND XLXN_6(4) AND START_STOP AND 
	NOT PAUSE));
DI_PRE(4) <= (XLXN_68 AND XLXN_6(4));

FTCPE_DI5: FTCPE port map (DI(5),DI_T(5),CLOCK,DI(5)/DI(5)_RSTF,DI_PRE(5));
DI_T(5) <= ((NOT DI(0) AND NOT DI(1) AND NOT DI(2) AND NOT DI(3) AND NOT DI(4) AND 
	NOT XLXN_68 AND START_STOP AND NOT PAUSE AND REVERSE)
	OR (DI(5) AND XLXN_68 AND NOT XLXN_6(5) AND START_STOP AND 
	NOT PAUSE)
	OR (NOT DI(5) AND XLXN_68 AND XLXN_6(5) AND START_STOP AND 
	NOT PAUSE)
	OR (DI(0) AND DI(1) AND DI(2) AND DI(3) AND DI(4) AND 
	NOT XLXN_68 AND START_STOP AND NOT PAUSE AND NOT REVERSE));
DI_PRE(5) <= (XLXN_68 AND XLXN_6(5));


DI(5)/DI(5)_RSTF <= ((RESET)
	OR (XLXN_68 AND NOT XLXN_6(5)));

FTCPE_DI6: FTCPE port map (DI(6),DI_T(6),CLOCK,DI(6)/DI(6)_RSTF,DI_PRE(6));
DI_T(6) <= ((DI(6) AND XLXN_68 AND NOT XLXN_6(6) AND START_STOP AND 
	NOT PAUSE)
	OR (NOT DI(6) AND XLXN_68 AND XLXN_6(6) AND START_STOP AND 
	NOT PAUSE)
	OR (DI(0) AND DI(1) AND DI(2) AND DI(3) AND DI(4) AND DI(5) AND 
	NOT XLXN_68 AND START_STOP AND NOT PAUSE AND NOT REVERSE)
	OR (NOT DI(0) AND NOT DI(1) AND NOT DI(2) AND NOT DI(3) AND NOT DI(4) AND NOT DI(5) AND 
	NOT XLXN_68 AND START_STOP AND NOT PAUSE AND REVERSE));
DI_PRE(6) <= (XLXN_68 AND XLXN_6(6));


DI(6)/DI(6)_RSTF <= ((RESET)
	OR (XLXN_68 AND NOT XLXN_6(6)));


DI(7)/DI(7)_RSTF <= ((RESET)
	OR (XLXN_68 AND NOT XLXN_6(7)));

FTCPE_DI7: FTCPE port map (DI(7),DI_T(7),CLOCK,DI(7)/DI(7)_RSTF,DI_PRE(7));
DI_T(7) <= ((DI(7) AND XLXN_68 AND NOT XLXN_6(7) AND START_STOP AND 
	NOT PAUSE)
	OR (NOT DI(7) AND XLXN_68 AND XLXN_6(7) AND START_STOP AND 
	NOT PAUSE)
	OR (DI(0) AND DI(1) AND DI(2) AND DI(3) AND DI(4) AND DI(5) AND 
	DI(6) AND NOT XLXN_68 AND START_STOP AND NOT PAUSE AND NOT REVERSE)
	OR (NOT DI(0) AND NOT DI(1) AND NOT DI(2) AND NOT DI(3) AND NOT DI(4) AND NOT DI(5) AND 
	NOT DI(6) AND NOT XLXN_68 AND START_STOP AND NOT PAUSE AND REVERSE));
DI_PRE(7) <= (XLXN_68 AND XLXN_6(7));







































FDCPE_XLXI_3/Busy: FDCPE port map (XLXI_3/Busy,XLXI_3/Busy_D,Clk_XT,'0','0');
XLXI_3/Busy_D <= ((NOT XLXI_3/Busy AND RS_RX)
	OR (NOT XLXI_3/sReg(0) AND NOT XLXI_3/Cnt(0) AND NOT XLXI_3/Cnt(1) AND 
	XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXN_6(0) AND XLXN_6(1) AND XLXN_6(2) AND XLXN_6(3) AND 
	XLXN_6(4) AND XLXN_6(5) AND XLXN_6(6) AND XLXN_6(7) AND 
	XLXI_3/sReg(0) AND XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND 
	NOT XLXI_3/Cnt(3)));

FDCPE_XLXI_3/Cnt0: FDCPE port map (XLXI_3/Cnt(0),XLXI_3/Cnt_D(0),Clk_XT,'0','0');
XLXI_3/Cnt_D(0) <= (XLXI_3/Busy AND NOT XLXI_3/Cnt(0));

FDCPE_XLXI_3/Cnt1: FDCPE port map (XLXI_3/Cnt(1),XLXI_3/Cnt_D(1),Clk_XT,'0','0');
XLXI_3/Cnt_D(1) <= ((XLXI_3/Busy AND XLXI_3/Cnt(0) AND NOT XLXI_3/Cnt(1))
	OR (XLXI_3/Busy AND NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1)));

FTCPE_XLXI_3/Cnt2: FTCPE port map (XLXI_3/Cnt(2),XLXI_3/Cnt_T(2),Clk_XT,'0','0');
XLXI_3/Cnt_T(2) <= ((NOT XLXI_3/Busy AND XLXI_3/Cnt(2))
	OR (XLXI_3/Busy AND XLXI_3/Cnt(0) AND XLXI_3/Cnt(1)));

FTCPE_XLXI_3/Cnt3: FTCPE port map (XLXI_3/Cnt(3),XLXI_3/Cnt_T(3),Clk_XT,'0','0');
XLXI_3/Cnt_T(3) <= ((NOT XLXI_3/Busy AND XLXI_3/Cnt(3))
	OR (XLXI_3/Busy AND XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND 
	XLXI_3/Cnt(2)));

FTCPE_XLXI_3/sReg0: FTCPE port map (XLXI_3/sReg(0),XLXI_3/sReg_T(0),Clk_XT,'0','0');
XLXI_3/sReg_T(0) <= ((NOT XLXI_3/Busy AND NOT XLXI_3/sReg(0) AND NOT RS_RX)
	OR (XLXN_6(0) AND NOT XLXI_3/sReg(0) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXI_3/Busy AND NOT XLXN_6(0) AND XLXI_3/sReg(0) AND 
	NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (NOT XLXN_6(0) AND XLXI_3/sReg(0) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND RS_RX));

FDCPE_XLXN_68: FDCPE port map (XLXN_68,XLXN_68_D,Clk_XT,'0','0');
XLXN_68_D <= (NOT XLXI_3/sReg(0) AND XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND 
	XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3));

FTCPE_XLXN_60: FTCPE port map (XLXN_6(0),XLXN_6_T(0),Clk_XT,'0','0');
XLXN_6_T(0) <= ((NOT XLXI_3/Busy AND NOT XLXN_6(0) AND NOT RS_RX)
	OR (NOT XLXN_6(0) AND XLXN_6(1) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXI_3/Busy AND XLXN_6(0) AND NOT XLXN_6(1) AND 
	NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXN_6(0) AND NOT XLXN_6(1) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND RS_RX));

FTCPE_XLXN_61: FTCPE port map (XLXN_6(1),XLXN_6_T(1),Clk_XT,'0','0');
XLXN_6_T(1) <= ((NOT XLXI_3/Busy AND NOT XLXN_6(1) AND NOT RS_RX)
	OR (NOT XLXN_6(1) AND XLXN_6(2) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXI_3/Busy AND XLXN_6(1) AND NOT XLXN_6(2) AND 
	NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXN_6(1) AND NOT XLXN_6(2) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND RS_RX));

FTCPE_XLXN_62: FTCPE port map (XLXN_6(2),XLXN_6_T(2),Clk_XT,'0','0');
XLXN_6_T(2) <= ((NOT XLXI_3/Busy AND NOT XLXN_6(2) AND NOT RS_RX)
	OR (NOT XLXN_6(2) AND XLXN_6(3) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXI_3/Busy AND XLXN_6(2) AND NOT XLXN_6(3) AND 
	NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXN_6(2) AND NOT XLXN_6(3) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND RS_RX));

FTCPE_XLXN_63: FTCPE port map (XLXN_6(3),XLXN_6_T(3),Clk_XT,'0','0');
XLXN_6_T(3) <= ((NOT XLXI_3/Busy AND NOT XLXN_6(3) AND NOT RS_RX)
	OR (NOT XLXN_6(3) AND XLXN_6(4) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXI_3/Busy AND XLXN_6(3) AND NOT XLXN_6(4) AND 
	NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXN_6(3) AND NOT XLXN_6(4) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND RS_RX));

FTCPE_XLXN_64: FTCPE port map (XLXN_6(4),XLXN_6_T(4),Clk_XT,'0','0');
XLXN_6_T(4) <= ((NOT XLXI_3/Busy AND NOT XLXN_6(4) AND NOT RS_RX)
	OR (NOT XLXN_6(4) AND XLXN_6(5) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXI_3/Busy AND XLXN_6(4) AND NOT XLXN_6(5) AND 
	NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXN_6(4) AND NOT XLXN_6(5) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND RS_RX));

FTCPE_XLXN_65: FTCPE port map (XLXN_6(5),XLXN_6_T(5),Clk_XT,'0','0');
XLXN_6_T(5) <= ((NOT XLXI_3/Busy AND NOT XLXN_6(5) AND NOT RS_RX)
	OR (NOT XLXN_6(5) AND XLXN_6(6) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXI_3/Busy AND XLXN_6(5) AND NOT XLXN_6(6) AND 
	NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXN_6(5) AND NOT XLXN_6(6) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND RS_RX));

FTCPE_XLXN_66: FTCPE port map (XLXN_6(6),XLXN_6_T(6),Clk_XT,'0','0');
XLXN_6_T(6) <= ((NOT XLXI_3/Busy AND NOT XLXN_6(6) AND NOT RS_RX)
	OR (NOT XLXN_6(6) AND XLXN_6(7) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXI_3/Busy AND XLXN_6(6) AND NOT XLXN_6(7) AND 
	NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3))
	OR (XLXN_6(6) AND NOT XLXN_6(7) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND RS_RX));

FTCPE_XLXN_67: FTCPE port map (XLXN_6(7),XLXN_6_T(7),Clk_XT,'0','0');
XLXN_6_T(7) <= ((NOT XLXI_3/Busy AND NOT XLXN_6(7) AND NOT RS_RX)
	OR (NOT XLXN_6(7) AND NOT XLXI_3/Cnt(0) AND XLXI_3/Cnt(1) AND 
	XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND RS_RX)
	OR (XLXI_3/Busy AND XLXN_6(7) AND NOT XLXI_3/Cnt(0) AND 
	XLXI_3/Cnt(1) AND XLXI_3/Cnt(2) AND NOT XLXI_3/Cnt(3) AND NOT RS_RX));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 RS_RX                            23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 KPR                           
  4 D7S_D<2>                         26 KPR                           
  5 Clk_XT                           27 KPR                           
  6 D7S_D<1>                         28 KPR                           
  7 CLOCK                            29 KPR                           
  8 D7S_D<0>                         30 TDO                           
  9 D7S_D<3>                         31 GND                           
 10 GND                              32 VCC                           
 11 D7S_S<5>                         33 KPR                           
 12 D7S_S<0>                         34 KPR                           
 13 D7S_S<1>                         35 KPR                           
 14 D7S_S<4>                         36 KPR                           
 15 TDI                              37 START_STOP                    
 16 TMS                              38 PAUSE                         
 17 TCK                              39 KPR                           
 18 D7S_S<7>                         40 RESET                         
 19 D7S_S<3>                         41 VCC                           
 20 D7S_S<6>                         42 REVERSE                       
 21 VCC                              43 KPR                           
 22 D7S_S<2>                         44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
