

================================================================
== Vivado HLS Report for 'CopImage220'
================================================================
* Date:           Sat Jun  4 16:23:25 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.676|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
3 --> 
	3  / (tmp_i_160)
	2  / (!tmp_i_160)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %WIDTH, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %HEIGHT, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%HEIGHT_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %HEIGHT)"   --->   Operation 8 'read' 'HEIGHT_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%WIDTH_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %WIDTH)"   --->   Operation 9 'read' 'WIDTH_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "br label %.loopexit" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_i = phi i31 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_cast_i = zext i31 %i_i to i32" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 12 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.99ns)   --->   "%tmp_i = icmp slt i32 %i_cast_i, %HEIGHT_read" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 13 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.00ns)   --->   "%i = add i31 %i_i, 1" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.exit" [Sobel_SkLines/src/CopImage.cpp:18]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.99ns)   --->   "%tmp_115_i = icmp ugt i31 %i_i, 215" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 16 'icmp' 'tmp_115_i' <Predicate = (tmp_i)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.99ns)   --->   "%tmp_116_i = icmp ult i31 %i_i, 396" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 17 'icmp' 'tmp_116_i' <Predicate = (tmp_i)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.28ns)   --->   "%tmp1 = and i1 %tmp_115_i, %tmp_116_i" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 18 'and' 'tmp1' <Predicate = (tmp_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.65ns)   --->   "br label %.preheader.i" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 19 'br' <Predicate = (tmp_i)> <Delay = 0.65>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (!tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_i = phi i31 [ %j, %._crit_edge.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 21 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_cast_i = zext i31 %j_i to i32" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 22 'zext' 'j_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.99ns)   --->   "%tmp_i_160 = icmp slt i32 %j_cast_i, %WIDTH_read" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 23 'icmp' 'tmp_i_160' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.00ns)   --->   "%j = add i31 %j_i, 1" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_i_160, label %0, label %.loopexit.loopexit" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_51_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/CopImage.cpp:21]   --->   Operation 26 'specregionbegin' 'tmp_51_i' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/CopImage.cpp:21]   --->   Operation 27 'specprotocol' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.83ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/CopImage.cpp:21]   --->   Operation 28 'read' 'tmp' <Predicate = (tmp_i_160)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_51_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/CopImage.cpp:21]   --->   Operation 29 'specregionend' 'empty' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.99ns)   --->   "%tmp_118_i = icmp ne i31 %j_i, 0" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 30 'icmp' 'tmp_118_i' <Predicate = (tmp_i_160)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%tmp_119_i = icmp ult i31 %j_i, 291" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 31 'icmp' 'tmp_119_i' <Predicate = (tmp_i_160)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_121_i)   --->   "%tmp2 = and i1 %tmp_119_i, %tmp_118_i" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 32 'and' 'tmp2' <Predicate = (tmp_i_160)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_121_i = and i1 %tmp2, %tmp1" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 33 'and' 'tmp_121_i' <Predicate = (tmp_i_160)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_121_i, label %1, label %._crit_edge.i" [Sobel_SkLines/src/CopImage.cpp:22]   --->   Operation 34 'br' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_52_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/CopImage.cpp:23]   --->   Operation 35 'specregionbegin' 'tmp_52_i' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/CopImage.cpp:23]   --->   Operation 36 'specprotocol' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/CopImage.cpp:23]   --->   Operation 37 'write' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_52_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/CopImage.cpp:23]   --->   Operation 38 'specregionend' 'empty_161' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [Sobel_SkLines/src/CopImage.cpp:27]   --->   Operation 39 'br' <Predicate = (tmp_i_160 & tmp_121_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Sobel_SkLines/src/CopImage.cpp:19]   --->   Operation 40 'br' <Predicate = (tmp_i_160)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (!tmp_i_160)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HEIGHT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ WIDTH]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specinterface  ) [ 0000]
StgValue_5  (specinterface  ) [ 0000]
StgValue_6  (specinterface  ) [ 0000]
StgValue_7  (specinterface  ) [ 0000]
HEIGHT_read (read           ) [ 0011]
WIDTH_read  (read           ) [ 0011]
StgValue_10 (br             ) [ 0111]
i_i         (phi            ) [ 0010]
i_cast_i    (zext           ) [ 0000]
tmp_i       (icmp           ) [ 0011]
i           (add            ) [ 0111]
StgValue_15 (br             ) [ 0000]
tmp_115_i   (icmp           ) [ 0000]
tmp_116_i   (icmp           ) [ 0000]
tmp1        (and            ) [ 0001]
StgValue_19 (br             ) [ 0011]
StgValue_20 (ret            ) [ 0000]
j_i         (phi            ) [ 0001]
j_cast_i    (zext           ) [ 0000]
tmp_i_160   (icmp           ) [ 0011]
j           (add            ) [ 0011]
StgValue_25 (br             ) [ 0000]
tmp_51_i    (specregionbegin) [ 0000]
StgValue_27 (specprotocol   ) [ 0000]
tmp         (read           ) [ 0000]
empty       (specregionend  ) [ 0000]
tmp_118_i   (icmp           ) [ 0000]
tmp_119_i   (icmp           ) [ 0000]
tmp2        (and            ) [ 0000]
tmp_121_i   (and            ) [ 0011]
StgValue_34 (br             ) [ 0000]
tmp_52_i    (specregionbegin) [ 0000]
StgValue_36 (specprotocol   ) [ 0000]
StgValue_37 (write          ) [ 0000]
empty_161   (specregionend  ) [ 0000]
StgValue_39 (br             ) [ 0000]
StgValue_40 (br             ) [ 0011]
StgValue_41 (br             ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HEIGHT">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HEIGHT"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="WIDTH">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WIDTH"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="HEIGHT_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HEIGHT_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="WIDTH_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WIDTH_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="StgValue_37_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/3 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_i_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="31" slack="1"/>
<pin id="76" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_i_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="31" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="j_i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="31" slack="1"/>
<pin id="87" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="j_i_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="31" slack="0"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="1" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_cast_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="31" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_115_i_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="31" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_115_i/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_116_i_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="0" index="1" bw="10" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_116_i/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_cast_i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="31" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_i/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_i_160_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_160/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_118_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_118_i/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_119_i_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_119_i/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_121_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="1"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_121_i/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="HEIGHT_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="HEIGHT_read "/>
</bind>
</comp>

<comp id="172" class="1005" name="WIDTH_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="WIDTH_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="j_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="60" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="99"><net_src comp="78" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="78" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="78" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="78" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="111" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="117" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="89" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="89" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="89" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="89" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="144" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="48" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="175"><net_src comp="54" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="183"><net_src comp="105" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="188"><net_src comp="123" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="196"><net_src comp="138" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {3 }
 - Input state : 
	Port: CopImage220 : src_data_stream_V | {3 }
	Port: CopImage220 : HEIGHT | {1 }
	Port: CopImage220 : WIDTH | {1 }
  - Chain level:
	State 1
	State 2
		i_cast_i : 1
		tmp_i : 2
		i : 1
		StgValue_15 : 3
		tmp_115_i : 1
		tmp_116_i : 1
		tmp1 : 2
	State 3
		j_cast_i : 1
		tmp_i_160 : 2
		j : 1
		StgValue_25 : 3
		empty : 1
		tmp_118_i : 1
		tmp_119_i : 1
		tmp2 : 2
		tmp_121_i : 2
		StgValue_34 : 2
		empty_161 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       tmp_i_fu_100      |    0    |    20   |
|          |     tmp_115_i_fu_111    |    0    |    20   |
|   icmp   |     tmp_116_i_fu_117    |    0    |    20   |
|          |     tmp_i_160_fu_133    |    0    |    20   |
|          |     tmp_118_i_fu_144    |    0    |    20   |
|          |     tmp_119_i_fu_150    |    0    |    20   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_105        |    0    |    38   |
|          |         j_fu_138        |    0    |    38   |
|----------|-------------------------|---------|---------|
|          |       tmp1_fu_123       |    0    |    2    |
|    and   |       tmp2_fu_156       |    0    |    2    |
|          |     tmp_121_i_fu_162    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |  HEIGHT_read_read_fu_48 |    0    |    0    |
|   read   |  WIDTH_read_read_fu_54  |    0    |    0    |
|          |      tmp_read_fu_60     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_37_write_fu_66 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |      i_cast_i_fu_96     |    0    |    0    |
|          |     j_cast_i_fu_129     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   202   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|HEIGHT_read_reg_167|   32   |
| WIDTH_read_reg_172|   32   |
|     i_i_reg_74    |   31   |
|     i_reg_180     |   31   |
|     j_i_reg_85    |   31   |
|     j_reg_193     |   31   |
|    tmp1_reg_185   |    1   |
+-------------------+--------+
|       Total       |   189  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   202  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   189  |    -   |
+-----------+--------+--------+
|   Total   |   189  |   202  |
+-----------+--------+--------+
