xpm_cdc.sv,systemverilog,xil_defaultlib,../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1"
Clocking_Wizard_1_sim_netlist.v,verilog,xil_defaultlib,../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1/Clocking_Wizard_1_sim_netlist.v,incdir="../../../../Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
