Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Mon Oct  6 15:05:50 2025
| Host             : sensnuc6 running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file litex_m2sdr_m2_pcie_x1_power.rpt
| Design           : litex_m2sdr_m2_pcie_x1
| Device           : xc7a200tsbg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.161        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.999        |
| Device Static (W)        | 0.162        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 96.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.069 |       19 |       --- |             --- |
| Slice Logic              |     0.020 |    17497 |       --- |             --- |
|   LUT as Logic           |     0.017 |     5796 |    133800 |            4.33 |
|   Register               |     0.001 |     8102 |    267600 |            3.03 |
|   CARRY4                 |     0.001 |      457 |     33450 |            1.37 |
|   LUT as Distributed RAM |    <0.001 |     1120 |     46200 |            2.42 |
|   LUT as Shift Register  |    <0.001 |        5 |     46200 |            0.01 |
|   F7/F8 Muxes            |    <0.001 |       14 |    133800 |            0.01 |
|   Others                 |     0.000 |       93 |       --- |             --- |
| Signals                  |     0.036 |    15512 |       --- |             --- |
| Block RAM                |     0.084 |       36 |       365 |            9.86 |
| MMCM                     |     0.108 |        1 |        10 |           10.00 |
| PLL                      |     0.104 |        1 |        10 |           10.00 |
| I/O                      |     0.368 |       64 |       285 |           22.46 |
| GTP                      |     0.167 |        1 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Hard IPs                 |     0.042 |        1 |       --- |             --- |
|   PCIE                   |     0.042 |        1 |         1 |          100.00 |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     1.161 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.320 |       0.285 |      0.035 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.156 |       0.125 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.139 |       0.134 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.006 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.073 |       0.072 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.064 |       0.061 |      0.003 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                     | Domain                                                                                | Constraint (ns) |
+---------------------------+---------------------------------------------------------------------------------------+-----------------+
| basesoc_crg_clkout0       | basesoc_crg_clkout0                                                                   |             8.0 |
| basesoc_crg_clkout1       | basesoc_crg_clkout1                                                                   |           100.0 |
| basesoc_s7pciephy_clkout0 | basesoc_s7pciephy_clkout0                                                             |             8.0 |
| basesoc_s7pciephy_clkout1 | basesoc_s7pciephy_clkout1                                                             |             4.0 |
| basesoc_s7pciephy_clkout2 | basesoc_s7pciephy_clkout2                                                             |             8.0 |
| basesoc_s7pciephy_clkout3 | basesoc_s7pciephy_clkout3                                                             |             8.0 |
| clk100                    | clk100                                                                                |            10.0 |
| crg_pll_fb                | crg_pll_fb                                                                            |            10.0 |
| dna_clk                   | dna_clk                                                                               |            16.0 |
| icap_clk                  | icap_clk                                                                              |           128.0 |
| jtag_clk                  | jtag_clk                                                                              |            50.0 |
| pcie_x1_m2_clk_p          | pcie_x1_m2_clk_p                                                                      |            10.0 |
| rfic_clk                  | rfic_clk                                                                              |             4.1 |
| s7pciephy_mmcm_fb         | s7pciephy_mmcm_fb                                                                     |            10.0 |
| si5351_clk0               | si5351_clk0                                                                           |            26.0 |
| si5351_clk1               | si5351_clk1                                                                           |            10.0 |
| txoutclk_x0y0             | pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
+---------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| litex_m2sdr_m2_pcie_x1 |     0.999 |
|   pcie_s7              |     0.248 |
|     inst               |     0.248 |
|       inst             |     0.248 |
+------------------------+-----------+


