#ifndef __MrcMcRegisterIcl8xxx_h__
#define __MrcMcRegisterIcl8xxx_h__
/** @file
  This file was automatically generated. Modify at your own risk.
  Note that no error checking is done in these functions so ensure that the correct values are passed.

@copyright
  Copyright (c) 2010 - 2019 Intel Corporation. All rights reserved
  This software and associated documentation (if any) is furnished
  under a license and may only be used or copied in accordance
  with the terms of the license. Except as permitted by the
  license, no part of this software or documentation may be
  reproduced, stored in a retrieval system, or transmitted in any
  form or by any means without the express written consent of
  Intel Corporation.
  This file contains an 'Intel Peripheral Driver' and is uniquely
  identified as "Intel Reference Module" and is licensed for Intel
  CPUs and chipsets under the terms of your license agreement with
  Intel or your vendor. This file may be modified by the user, subject
  to additional terms of the license agreement.

@par Specification Reference:
**/

#pragma pack(push, 1)


#define DDRDATACH0_CR_RXCONTROL0RANK0_REG                              (0x00008000)

  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxRcvEnPi_OFF                  ( 0)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxRcvEnPi_WID                  (11)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxRcvEnPi_MSK                  (0x000007FF)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxRcvEnPi_MIN                  (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxRcvEnPi_MAX                  (2047) // 0x000007FF
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxRcvEnPi_DEF                  (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxRcvEnPi_HSH                  (0x0B008000)

  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsPPi_OFF                   (11)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsPPi_WID                   ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsPPi_MSK                   (0x0003F800)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsPPi_MIN                   (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsPPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsPPi_DEF                   (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsPPi_HSH                   (0x070B8000)

  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxEq_OFF                       (18)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxEq_WID                       ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxEq_MSK                       (0x01FC0000)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxEq_MIN                       (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxEq_MAX                       (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxEq_DEF                       (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxEq_HSH                       (0x07128000)

  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsNPi_OFF                   (25)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsNPi_WID                   ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsNPi_MSK                   (0xFE000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsNPi_MIN                   (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsNPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsNPi_DEF                   (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK0_RxDqsNPi_HSH                   (0x07198000)

#define DDRDATACH0_CR_RXCONTROL0RANK1_REG                              (0x00008004)

  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxRcvEnPi_OFF                  ( 0)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxRcvEnPi_WID                  (11)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxRcvEnPi_MSK                  (0x000007FF)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxRcvEnPi_MIN                  (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxRcvEnPi_MAX                  (2047) // 0x000007FF
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxRcvEnPi_DEF                  (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxRcvEnPi_HSH                  (0x0B008004)

  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsPPi_OFF                   (11)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsPPi_WID                   ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsPPi_MSK                   (0x0003F800)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsPPi_MIN                   (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsPPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsPPi_DEF                   (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsPPi_HSH                   (0x070B8004)

  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxEq_OFF                       (18)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxEq_WID                       ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxEq_MSK                       (0x01FC0000)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxEq_MIN                       (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxEq_MAX                       (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxEq_DEF                       (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxEq_HSH                       (0x07128004)

  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsNPi_OFF                   (25)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsNPi_WID                   ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsNPi_MSK                   (0xFE000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsNPi_MIN                   (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsNPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsNPi_DEF                   (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK1_RxDqsNPi_HSH                   (0x07198004)

#define DDRDATACH0_CR_RXCONTROL0RANK2_REG                              (0x00008008)

  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxRcvEnPi_OFF                  ( 0)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxRcvEnPi_WID                  (11)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxRcvEnPi_MSK                  (0x000007FF)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxRcvEnPi_MIN                  (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxRcvEnPi_MAX                  (2047) // 0x000007FF
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxRcvEnPi_DEF                  (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxRcvEnPi_HSH                  (0x0B008008)

  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsPPi_OFF                   (11)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsPPi_WID                   ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsPPi_MSK                   (0x0003F800)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsPPi_MIN                   (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsPPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsPPi_DEF                   (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsPPi_HSH                   (0x070B8008)

  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxEq_OFF                       (18)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxEq_WID                       ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxEq_MSK                       (0x01FC0000)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxEq_MIN                       (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxEq_MAX                       (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxEq_DEF                       (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxEq_HSH                       (0x07128008)

  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsNPi_OFF                   (25)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsNPi_WID                   ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsNPi_MSK                   (0xFE000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsNPi_MIN                   (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsNPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsNPi_DEF                   (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK2_RxDqsNPi_HSH                   (0x07198008)

#define DDRDATACH0_CR_RXCONTROL0RANK3_REG                              (0x0000800C)

  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxRcvEnPi_OFF                  ( 0)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxRcvEnPi_WID                  (11)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxRcvEnPi_MSK                  (0x000007FF)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxRcvEnPi_MIN                  (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxRcvEnPi_MAX                  (2047) // 0x000007FF
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxRcvEnPi_DEF                  (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxRcvEnPi_HSH                  (0x0B00800C)

  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsPPi_OFF                   (11)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsPPi_WID                   ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsPPi_MSK                   (0x0003F800)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsPPi_MIN                   (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsPPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsPPi_DEF                   (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsPPi_HSH                   (0x070B800C)

  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxEq_OFF                       (18)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxEq_WID                       ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxEq_MSK                       (0x01FC0000)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxEq_MIN                       (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxEq_MAX                       (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxEq_DEF                       (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxEq_HSH                       (0x0712800C)

  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsNPi_OFF                   (25)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsNPi_WID                   ( 7)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsNPi_MSK                   (0xFE000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsNPi_MIN                   (0)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsNPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsNPi_DEF                   (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL0RANK3_RxDqsNPi_HSH                   (0x0719800C)

#define DDRDATACH0_CR_RXCONTROL1RANK0_REG                              (0x00008010)

  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_HSH          (0x06008010)

  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_HSH          (0x06068010)

  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_OFF          (12)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_MSK          (0x0003F000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_HSH          (0x060C8010)

  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_OFF          (18)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_MSK          (0x00FC0000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_HSH          (0x06128010)

  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqsDfeCoeff_OFF                (24)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqsDfeCoeff_WID                ( 2)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqsDfeCoeff_MSK                (0x03000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqsDfeCoeff_MIN                (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqsDfeCoeff_MAX                (3) // 0x00000003
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqsDfeCoeff_DEF                (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqsDfeCoeff_HSH                (0x02188010)

  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqDfeDlyBit0_OFF               (26)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqDfeDlyBit0_WID               ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqDfeDlyBit0_MSK               (0xFC000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqDfeDlyBit0_MIN               (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqDfeDlyBit0_MAX               (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqDfeDlyBit0_DEF               (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK0_DqDfeDlyBit0_HSH               (0x061A8010)

#define DDRDATACH0_CR_RXCONTROL1RANK1_REG                              (0x00008014)

  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_HSH          (0x06008014)

  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_HSH          (0x06068014)

  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_OFF          (12)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_MSK          (0x0003F000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_HSH          (0x060C8014)

  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_OFF          (18)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_MSK          (0x00FC0000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_HSH          (0x06128014)

  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqsDfeCoeff_OFF                (24)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqsDfeCoeff_WID                ( 2)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqsDfeCoeff_MSK                (0x03000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqsDfeCoeff_MIN                (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqsDfeCoeff_MAX                (3) // 0x00000003
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqsDfeCoeff_DEF                (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqsDfeCoeff_HSH                (0x02188014)

  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqDfeDlyBit0_OFF               (26)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqDfeDlyBit0_WID               ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqDfeDlyBit0_MSK               (0xFC000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqDfeDlyBit0_MIN               (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqDfeDlyBit0_MAX               (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqDfeDlyBit0_DEF               (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK1_DqDfeDlyBit0_HSH               (0x061A8014)

#define DDRDATACH0_CR_RXCONTROL1RANK2_REG                              (0x00008018)

  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_HSH          (0x06008018)

  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_HSH          (0x06068018)

  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_OFF          (12)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_MSK          (0x0003F000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_HSH          (0x060C8018)

  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_OFF          (18)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_MSK          (0x00FC0000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_HSH          (0x06128018)

  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqsDfeCoeff_OFF                (24)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqsDfeCoeff_WID                ( 2)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqsDfeCoeff_MSK                (0x03000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqsDfeCoeff_MIN                (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqsDfeCoeff_MAX                (3) // 0x00000003
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqsDfeCoeff_DEF                (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqsDfeCoeff_HSH                (0x02188018)

  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqDfeDlyBit0_OFF               (26)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqDfeDlyBit0_WID               ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqDfeDlyBit0_MSK               (0xFC000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqDfeDlyBit0_MIN               (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqDfeDlyBit0_MAX               (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqDfeDlyBit0_DEF               (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK2_DqDfeDlyBit0_HSH               (0x061A8018)

#define DDRDATACH0_CR_RXCONTROL1RANK3_REG                              (0x0000801C)

  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_HSH          (0x0600801C)

  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_HSH          (0x0606801C)

  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_OFF          (12)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_MSK          (0x0003F000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_HSH          (0x060C801C)

  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_OFF          (18)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_MSK          (0x00FC0000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_HSH          (0x0612801C)

  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqsDfeCoeff_OFF                (24)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqsDfeCoeff_WID                ( 2)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqsDfeCoeff_MSK                (0x03000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqsDfeCoeff_MIN                (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqsDfeCoeff_MAX                (3) // 0x00000003
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqsDfeCoeff_DEF                (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqsDfeCoeff_HSH                (0x0218801C)

  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqDfeDlyBit0_OFF               (26)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqDfeDlyBit0_WID               ( 6)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqDfeDlyBit0_MSK               (0xFC000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqDfeDlyBit0_MIN               (0)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqDfeDlyBit0_MAX               (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqDfeDlyBit0_DEF               (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL1RANK3_DqDfeDlyBit0_HSH               (0x061A801C)

#define DDRDATACH0_CR_TXTRAINRANK0_REG                                 (0x00008020)

  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqDelay_OFF                     ( 0)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqDelay_WID                     (10)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqDelay_MSK                     (0x000003FF)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqDelay_MIN                     (0)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqDelay_MAX                     (1023) // 0x000003FF
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqDelay_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqDelay_HSH                     (0x0A008020)

  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqsDelay_OFF                    (10)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqsDelay_WID                    (10)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqsDelay_MSK                    (0x000FFC00)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqsDelay_MIN                    (0)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqsDelay_MAX                    (1023) // 0x000003FF
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqsDelay_DEF                    (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxDqsDelay_HSH                    (0x0A0A8020)

  #define DDRDATACH0_CR_TXTRAINRANK0_TxEqualization_OFF                (20)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxEqualization_WID                ( 6)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxEqualization_MSK                (0x03F00000)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxEqualization_MIN                (0)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxEqualization_MAX                (63) // 0x0000003F
  #define DDRDATACH0_CR_TXTRAINRANK0_TxEqualization_DEF                (0x00000030)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxEqualization_HSH                (0x06148020)

  #define DDRDATACH0_CR_TXTRAINRANK0_TxRankMuxDelay_OFF                (26)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxRankMuxDelay_WID                ( 4)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxRankMuxDelay_MSK                (0x3C000000)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxRankMuxDelay_MIN                (0)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxRankMuxDelay_MAX                (15) // 0x0000000F
  #define DDRDATACH0_CR_TXTRAINRANK0_TxRankMuxDelay_DEF                (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK0_TxRankMuxDelay_HSH                (0x041A8020)

  #define DDRDATACH0_CR_TXTRAINRANK0_Spare1_OFF                        (30)
  #define DDRDATACH0_CR_TXTRAINRANK0_Spare1_WID                        ( 2)
  #define DDRDATACH0_CR_TXTRAINRANK0_Spare1_MSK                        (0xC0000000)
  #define DDRDATACH0_CR_TXTRAINRANK0_Spare1_MIN                        (0)
  #define DDRDATACH0_CR_TXTRAINRANK0_Spare1_MAX                        (3) // 0x00000003
  #define DDRDATACH0_CR_TXTRAINRANK0_Spare1_DEF                        (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK0_Spare1_HSH                        (0x021E8020)

#define DDRDATACH0_CR_TXTRAINRANK1_REG                                 (0x00008024)

  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqDelay_OFF                     ( 0)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqDelay_WID                     (10)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqDelay_MSK                     (0x000003FF)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqDelay_MIN                     (0)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqDelay_MAX                     (1023) // 0x000003FF
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqDelay_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqDelay_HSH                     (0x0A008024)

  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqsDelay_OFF                    (10)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqsDelay_WID                    (10)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqsDelay_MSK                    (0x000FFC00)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqsDelay_MIN                    (0)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqsDelay_MAX                    (1023) // 0x000003FF
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqsDelay_DEF                    (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxDqsDelay_HSH                    (0x0A0A8024)

  #define DDRDATACH0_CR_TXTRAINRANK1_TxEqualization_OFF                (20)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxEqualization_WID                ( 6)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxEqualization_MSK                (0x03F00000)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxEqualization_MIN                (0)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxEqualization_MAX                (63) // 0x0000003F
  #define DDRDATACH0_CR_TXTRAINRANK1_TxEqualization_DEF                (0x00000030)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxEqualization_HSH                (0x06148024)

  #define DDRDATACH0_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_OFF (26)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_WID ( 2)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_MSK (0x0C000000)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_MIN (0)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_MAX (3) // 0x00000003
  #define DDRDATACH0_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_DEF (0x00000002)
  #define DDRDATACH0_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_HSH (0x021A8024)

  #define DDRDATACH0_CR_TXTRAINRANK1_Spare1_OFF                        (28)
  #define DDRDATACH0_CR_TXTRAINRANK1_Spare1_WID                        ( 4)
  #define DDRDATACH0_CR_TXTRAINRANK1_Spare1_MSK                        (0xF0000000)
  #define DDRDATACH0_CR_TXTRAINRANK1_Spare1_MIN                        (0)
  #define DDRDATACH0_CR_TXTRAINRANK1_Spare1_MAX                        (15) // 0x0000000F
  #define DDRDATACH0_CR_TXTRAINRANK1_Spare1_DEF                        (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK1_Spare1_HSH                        (0x041C8024)

#define DDRDATACH0_CR_TXTRAINRANK2_REG                                 (0x00008028)

  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqDelay_OFF                     ( 0)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqDelay_WID                     (10)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqDelay_MSK                     (0x000003FF)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqDelay_MIN                     (0)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqDelay_MAX                     (1023) // 0x000003FF
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqDelay_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqDelay_HSH                     (0x0A008028)

  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqsDelay_OFF                    (10)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqsDelay_WID                    (10)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqsDelay_MSK                    (0x000FFC00)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqsDelay_MIN                    (0)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqsDelay_MAX                    (1023) // 0x000003FF
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqsDelay_DEF                    (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxDqsDelay_HSH                    (0x0A0A8028)

  #define DDRDATACH0_CR_TXTRAINRANK2_TxEqualization_OFF                (20)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxEqualization_WID                ( 6)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxEqualization_MSK                (0x03F00000)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxEqualization_MIN                (0)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxEqualization_MAX                (63) // 0x0000003F
  #define DDRDATACH0_CR_TXTRAINRANK2_TxEqualization_DEF                (0x00000030)
  #define DDRDATACH0_CR_TXTRAINRANK2_TxEqualization_HSH                (0x06148028)

  #define DDRDATACH0_CR_TXTRAINRANK2_Spare1_OFF                        (26)
  #define DDRDATACH0_CR_TXTRAINRANK2_Spare1_WID                        ( 6)
  #define DDRDATACH0_CR_TXTRAINRANK2_Spare1_MSK                        (0xFC000000)
  #define DDRDATACH0_CR_TXTRAINRANK2_Spare1_MIN                        (0)
  #define DDRDATACH0_CR_TXTRAINRANK2_Spare1_MAX                        (63) // 0x0000003F
  #define DDRDATACH0_CR_TXTRAINRANK2_Spare1_DEF                        (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK2_Spare1_HSH                        (0x061A8028)

#define DDRDATACH0_CR_TXTRAINRANK3_REG                                 (0x0000802C)

  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqDelay_OFF                     ( 0)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqDelay_WID                     (10)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqDelay_MSK                     (0x000003FF)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqDelay_MIN                     (0)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqDelay_MAX                     (1023) // 0x000003FF
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqDelay_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqDelay_HSH                     (0x0A00802C)

  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqsDelay_OFF                    (10)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqsDelay_WID                    (10)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqsDelay_MSK                    (0x000FFC00)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqsDelay_MIN                    (0)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqsDelay_MAX                    (1023) // 0x000003FF
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqsDelay_DEF                    (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxDqsDelay_HSH                    (0x0A0A802C)

  #define DDRDATACH0_CR_TXTRAINRANK3_TxEqualization_OFF                (20)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxEqualization_WID                ( 6)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxEqualization_MSK                (0x03F00000)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxEqualization_MIN                (0)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxEqualization_MAX                (63) // 0x0000003F
  #define DDRDATACH0_CR_TXTRAINRANK3_TxEqualization_DEF                (0x00000030)
  #define DDRDATACH0_CR_TXTRAINRANK3_TxEqualization_HSH                (0x0614802C)

  #define DDRDATACH0_CR_TXTRAINRANK3_Spare1_OFF                        (26)
  #define DDRDATACH0_CR_TXTRAINRANK3_Spare1_WID                        ( 6)
  #define DDRDATACH0_CR_TXTRAINRANK3_Spare1_MSK                        (0xFC000000)
  #define DDRDATACH0_CR_TXTRAINRANK3_Spare1_MIN                        (0)
  #define DDRDATACH0_CR_TXTRAINRANK3_Spare1_MAX                        (63) // 0x0000003F
  #define DDRDATACH0_CR_TXTRAINRANK3_Spare1_DEF                        (0x00000000)
  #define DDRDATACH0_CR_TXTRAINRANK3_Spare1_HSH                        (0x061A802C)

#define DDRDATACH0_CR_TXPERBITLOWRANK0_REG                             (0x00008030)

  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane0_OFF                     ( 0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane0_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane0_MSK                     (0x0000003F)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane0_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane0_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane0_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane0_HSH                     (0x06008030)

  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane1_OFF                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane1_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane1_MSK                     (0x00000FC0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane1_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane1_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane1_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane1_HSH                     (0x06068030)

  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane2_OFF                     (12)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane2_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane2_MSK                     (0x0003F000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane2_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane2_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane2_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane2_HSH                     (0x060C8030)

  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane3_OFF                     (18)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane3_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane3_MSK                     (0x00FC0000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane3_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane3_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane3_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Lane3_HSH                     (0x06128030)

  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Spare_OFF                     (24)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Spare_WID                     ( 8)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Spare_MSK                     (0xFF000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Spare_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK0_Spare_HSH                     (0x08188030)

#define DDRDATACH0_CR_TXPERBITLOWRANK1_REG                             (0x00008034)

  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane0_OFF                     ( 0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane0_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane0_MSK                     (0x0000003F)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane0_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane0_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane0_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane0_HSH                     (0x06008034)

  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane1_OFF                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane1_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane1_MSK                     (0x00000FC0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane1_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane1_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane1_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane1_HSH                     (0x06068034)

  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane2_OFF                     (12)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane2_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane2_MSK                     (0x0003F000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane2_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane2_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane2_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane2_HSH                     (0x060C8034)

  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane3_OFF                     (18)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane3_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane3_MSK                     (0x00FC0000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane3_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane3_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane3_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Lane3_HSH                     (0x06128034)

  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Spare_OFF                     (24)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Spare_WID                     ( 8)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Spare_MSK                     (0xFF000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Spare_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK1_Spare_HSH                     (0x08188034)

#define DDRDATACH0_CR_TXPERBITLOWRANK2_REG                             (0x00008038)

  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane0_OFF                     ( 0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane0_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane0_MSK                     (0x0000003F)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane0_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane0_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane0_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane0_HSH                     (0x06008038)

  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane1_OFF                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane1_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane1_MSK                     (0x00000FC0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane1_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane1_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane1_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane1_HSH                     (0x06068038)

  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane2_OFF                     (12)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane2_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane2_MSK                     (0x0003F000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane2_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane2_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane2_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane2_HSH                     (0x060C8038)

  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane3_OFF                     (18)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane3_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane3_MSK                     (0x00FC0000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane3_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane3_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane3_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Lane3_HSH                     (0x06128038)

  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Spare_OFF                     (24)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Spare_WID                     ( 8)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Spare_MSK                     (0xFF000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Spare_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK2_Spare_HSH                     (0x08188038)

#define DDRDATACH0_CR_TXPERBITLOWRANK3_REG                             (0x0000803C)

  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane0_OFF                     ( 0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane0_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane0_MSK                     (0x0000003F)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane0_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane0_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane0_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane0_HSH                     (0x0600803C)

  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane1_OFF                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane1_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane1_MSK                     (0x00000FC0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane1_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane1_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane1_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane1_HSH                     (0x0606803C)

  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane2_OFF                     (12)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane2_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane2_MSK                     (0x0003F000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane2_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane2_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane2_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane2_HSH                     (0x060C803C)

  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane3_OFF                     (18)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane3_WID                     ( 6)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane3_MSK                     (0x00FC0000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane3_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane3_MAX                     (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane3_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Lane3_HSH                     (0x0612803C)

  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Spare_OFF                     (24)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Spare_WID                     ( 8)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Spare_MSK                     (0xFF000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Spare_MIN                     (0)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_TXPERBITLOWRANK3_Spare_HSH                     (0x0818803C)

#define DDRDATACH0_CR_RCOMPDATA0_REG                                   (0x00008040)

  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvUp_OFF                      ( 0)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvUp_WID                      ( 6)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvUp_MSK                      (0x0000003F)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvUp_MIN                      (0)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvUp_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvUp_DEF                      (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvUp_HSH                      (0x06008040)

  #define DDRDATACH0_CR_RCOMPDATA0_Rsvd_OFF                            ( 6)
  #define DDRDATACH0_CR_RCOMPDATA0_Rsvd_WID                            ( 8)
  #define DDRDATACH0_CR_RCOMPDATA0_Rsvd_MSK                            (0x00003FC0)
  #define DDRDATACH0_CR_RCOMPDATA0_Rsvd_MIN                            (0)
  #define DDRDATACH0_CR_RCOMPDATA0_Rsvd_MAX                            (255) // 0x000000FF
  #define DDRDATACH0_CR_RCOMPDATA0_Rsvd_DEF                            (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA0_Rsvd_HSH                            (0x08068040)

  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvDown_OFF                    (14)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvDown_WID                    ( 6)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvDown_MSK                    (0x000FC000)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvDown_MIN                    (0)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvDown_MAX                    (63) // 0x0000003F
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvDown_DEF                    (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA0_RcompDrvDown_HSH                    (0x060E8040)

  #define DDRDATACH0_CR_RCOMPDATA0_SlewRateComp_OFF                    (20)
  #define DDRDATACH0_CR_RCOMPDATA0_SlewRateComp_WID                    ( 5)
  #define DDRDATACH0_CR_RCOMPDATA0_SlewRateComp_MSK                    (0x01F00000)
  #define DDRDATACH0_CR_RCOMPDATA0_SlewRateComp_MIN                    (0)
  #define DDRDATACH0_CR_RCOMPDATA0_SlewRateComp_MAX                    (31) // 0x0000001F
  #define DDRDATACH0_CR_RCOMPDATA0_SlewRateComp_DEF                    (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA0_SlewRateComp_HSH                    (0x05148040)

  #define DDRDATACH0_CR_RCOMPDATA0_Spare_OFF                           (25)
  #define DDRDATACH0_CR_RCOMPDATA0_Spare_WID                           ( 7)
  #define DDRDATACH0_CR_RCOMPDATA0_Spare_MSK                           (0xFE000000)
  #define DDRDATACH0_CR_RCOMPDATA0_Spare_MIN                           (0)
  #define DDRDATACH0_CR_RCOMPDATA0_Spare_MAX                           (127) // 0x0000007F
  #define DDRDATACH0_CR_RCOMPDATA0_Spare_DEF                           (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA0_Spare_HSH                           (0x07198040)

#define DDRDATACH0_CR_RCOMPDATA1_REG                                   (0x00008044)

  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtUp_OFF                      ( 0)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtUp_WID                      ( 6)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtUp_MSK                      (0x0000003F)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtUp_MIN                      (0)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtUp_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtUp_DEF                      (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtUp_HSH                      (0x06008044)

  #define DDRDATACH0_CR_RCOMPDATA1_spare_OFF                           ( 6)
  #define DDRDATACH0_CR_RCOMPDATA1_spare_WID                           (20)
  #define DDRDATACH0_CR_RCOMPDATA1_spare_MSK                           (0x03FFFFC0)
  #define DDRDATACH0_CR_RCOMPDATA1_spare_MIN                           (0)
  #define DDRDATACH0_CR_RCOMPDATA1_spare_MAX                           (1048575) // 0x000FFFFF
  #define DDRDATACH0_CR_RCOMPDATA1_spare_DEF                           (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA1_spare_HSH                           (0x14068044)

  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtDown_OFF                    (26)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtDown_WID                    ( 6)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtDown_MSK                    (0xFC000000)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtDown_MIN                    (0)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtDown_MAX                    (63) // 0x0000003F
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtDown_DEF                    (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA1_RcompOdtDown_HSH                    (0x061A8044)

#define DDRDATACH0_CR_DDRCRDATACONTROL8_REG                            (0x00008048)

  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_OFF          ( 0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_WID          ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_MSK          (0x00000003)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_MAX          (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_HSH          (0x02008048)

  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_OFF          ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_WID          ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_MSK          (0x0000000C)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_MAX          (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_HSH          (0x02028048)

  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_OFF          ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_WID          ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_MSK          (0x00000030)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_MAX          (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_HSH          (0x02048048)

  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_OFF          ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_WID          ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_MSK          (0x000000C0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_MAX          (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_HSH          (0x02068048)

  #define DDRDATACH0_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_OFF    ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_WID    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_MSK    (0x00000100)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_MIN    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_MAX    (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_DEF    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_HSH    (0x01088048)

  #define DDRDATACH0_CR_DDRCRDATACONTROL8_spare_OFF                    ( 9)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_spare_WID                    (23)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_spare_MSK                    (0xFFFFFE00)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_spare_MIN                    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_spare_MAX                    (8388607) // 0x007FFFFF
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_spare_DEF                    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL8_spare_HSH                    (0x17098048)

#define DDRDATACH0_CR_RCOMPDATA2_REG                                   (0x0000804C)

  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttUp_OFF                      ( 0)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttUp_WID                      ( 8)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttUp_MSK                      (0x000000FF)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttUp_MIN                      (0)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttUp_MAX                      (255) // 0x000000FF
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttUp_DEF                      (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttUp_HSH                      (0x0800804C)

  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttDn_OFF                      ( 8)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttDn_WID                      ( 8)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttDn_MSK                      (0x0000FF00)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttDn_MIN                      (0)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttDn_MAX                      (255) // 0x000000FF
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttDn_DEF                      (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA2_PanicVttDn_HSH                      (0x0808804C)

  #define DDRDATACH0_CR_RCOMPDATA2_RcompCmdDn200ohm_OFF                (16)
  #define DDRDATACH0_CR_RCOMPDATA2_RcompCmdDn200ohm_WID                ( 6)
  #define DDRDATACH0_CR_RCOMPDATA2_RcompCmdDn200ohm_MSK                (0x003F0000)
  #define DDRDATACH0_CR_RCOMPDATA2_RcompCmdDn200ohm_MIN                (0)
  #define DDRDATACH0_CR_RCOMPDATA2_RcompCmdDn200ohm_MAX                (63) // 0x0000003F
  #define DDRDATACH0_CR_RCOMPDATA2_RcompCmdDn200ohm_DEF                (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA2_RcompCmdDn200ohm_HSH                (0x0610804C)

  #define DDRDATACH0_CR_RCOMPDATA2_Spare_OFF                           (22)
  #define DDRDATACH0_CR_RCOMPDATA2_Spare_WID                           (10)
  #define DDRDATACH0_CR_RCOMPDATA2_Spare_MSK                           (0xFFC00000)
  #define DDRDATACH0_CR_RCOMPDATA2_Spare_MIN                           (0)
  #define DDRDATACH0_CR_RCOMPDATA2_Spare_MAX                           (1023) // 0x000003FF
  #define DDRDATACH0_CR_RCOMPDATA2_Spare_DEF                           (0x00000000)
  #define DDRDATACH0_CR_RCOMPDATA2_Spare_HSH                           (0x0A16804C)

#define DDRDATACH0_CR_RXCONTROL2RANK0_REG                              (0x00008050)

  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_HSH          (0x06008050)

  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_HSH          (0x06068050)

  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_OFF           (12)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_HSH           (0x050C8050)

  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_OFF           (17)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_HSH           (0x05118050)

  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_OFF           (22)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_HSH           (0x05168050)

  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_OFF           (27)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_HSH           (0x051B8050)

#define DDRDATACH0_CR_RXCONTROL2RANK1_REG                              (0x00008054)

  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_HSH          (0x06008054)

  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_HSH          (0x06068054)

  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_OFF           (12)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_HSH           (0x050C8054)

  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_OFF           (17)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_HSH           (0x05118054)

  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_OFF           (22)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_HSH           (0x05168054)

  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_OFF           (27)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_HSH           (0x051B8054)

#define DDRDATACH0_CR_RXCONTROL2RANK2_REG                              (0x00008058)

  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_HSH          (0x06008058)

  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_HSH          (0x06068058)

  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_OFF           (12)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_HSH           (0x050C8058)

  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_OFF           (17)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_HSH           (0x05118058)

  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_OFF           (22)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_HSH           (0x05168058)

  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_OFF           (27)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_HSH           (0x051B8058)

#define DDRDATACH0_CR_RXCONTROL2RANK3_REG                              (0x0000805C)

  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_HSH          (0x0600805C)

  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_HSH          (0x0606805C)

  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_OFF           (12)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_HSH           (0x050C805C)

  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_OFF           (17)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_HSH           (0x0511805C)

  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_OFF           (22)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_HSH           (0x0516805C)

  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_OFF           (27)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_HSH           (0x051B805C)

#define DDRDATACH0_CR_DATATRAINFEEDBACK_REG                            (0x00008060)

  #define DDRDATACH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF        ( 0)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID        ( 9)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK        (0x000001FF)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN        (0)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX        (511) // 0x000001FF
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF        (0x00000000)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH        (0x09008060)

  #define DDRDATACH0_CR_DATATRAINFEEDBACK_Spare_OFF                    ( 9)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_Spare_WID                    (23)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_Spare_MSK                    (0xFFFFFE00)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_Spare_MIN                    (0)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_Spare_MAX                    (8388607) // 0x007FFFFF
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_Spare_DEF                    (0x00000000)
  #define DDRDATACH0_CR_DATATRAINFEEDBACK_Spare_HSH                    (0x17098060)

#define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_REG                          (0x00008068)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF      ( 0)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID      ( 6)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK      (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN      (-32)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX      (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF      (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH      (0x86008068)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF    ( 6)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID    ( 6)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK    (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN    (-32)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX    (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH    (0x86068068)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF      (12)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID      ( 5)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK      (0x0001F000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN      (-16)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX      (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF      (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH      (0x850C8068)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF    (17)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID    ( 5)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK    (0x003E0000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN    (-16)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX    (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH    (0x85118068)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_Spare_OFF                  (22)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_Spare_WID                  ( 5)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_Spare_MSK                  (0x07C00000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_Spare_MIN                  (0)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_Spare_MAX                  (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_Spare_DEF                  (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_Spare_HSH                  (0x05168068)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF   (27)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID   ( 5)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK   (0xF8000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN   (-16)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF   (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH   (0x851B8068)

#define DDRDATACH0_CR_DDRCRDATACONTROL1_REG                            (0x0000806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RefPi_OFF                    ( 0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RefPi_WID                    ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RefPi_MSK                    (0x0000000F)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RefPi_MIN                    (-8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RefPi_MAX                    (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RefPi_DEF                    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RefPi_HSH                    (0x8400806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllMask_OFF                  ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllMask_WID                  ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllMask_MSK                  (0x00000030)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllMask_MIN                  (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllMask_MAX                  (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllMask_DEF                  (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllMask_HSH                  (0x0204806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllWeakLock_OFF              ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllWeakLock_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllWeakLock_MSK              (0x00000040)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllWeakLock_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllWeakLock_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllWeakLock_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_DllWeakLock_HSH              (0x0106806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF       ( 7)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID       ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK       (0x00000380)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN       (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX       (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF       (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH       (0x0307806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF                (10)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RxBiasCtl_WID                ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK                (0x00003C00)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN                (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX                (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF                (0x00000008)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH                (0x040A806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDelay_OFF                 (14)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDelay_WID                 ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDelay_MSK                 (0x0007C000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDelay_MIN                 (-16)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDelay_MAX                 (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDelay_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDelay_HSH                 (0x850E806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDuration_OFF              (19)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDuration_WID              ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDuration_MSK              (0x00380000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDuration_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDuration_MAX              (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDuration_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_OdtDuration_HSH              (0x0313806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF            (22)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID            ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK            (0x07C00000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN            (-16)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX            (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF            (0x0000001C)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH            (0x8516806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF         (27)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID         ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK         (0x38000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX         (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF         (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH         (0x031B806C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL1_CBEnAmp2_OFF                 (30)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_CBEnAmp2_WID                 ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_CBEnAmp2_MSK                 (0xC0000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_CBEnAmp2_MIN                 (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_CBEnAmp2_MAX                 (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_CBEnAmp2_DEF                 (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL1_CBEnAmp2_HSH                 (0x021E806C)

#define DDRDATACH0_CR_DDRCRDATACONTROL2_REG                            (0x00008070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF             ( 0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID             ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK             (0x0000001F)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN             (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX             (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF             (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH             (0x05008070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF              ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceBiasOn_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK              (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH              (0x01058070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceRxOn_OFF                ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceRxOn_WID                ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceRxOn_MSK                (0x00000040)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceRxOn_MIN                (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceRxOn_MAX                (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceRxOn_DEF                (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_ForceRxOn_HSH                (0x01068070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_OFF      ( 7)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_WID      ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_MSK      (0x00000080)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_MIN      (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_MAX      (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_DEF      (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_HSH      (0x01078070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_OFF           ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_WID           ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_MSK           (0x00000100)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_MAX           (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_HSH           (0x01088070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxRankMuxDelay_OFF           ( 9)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxRankMuxDelay_WID           ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxRankMuxDelay_MSK           (0x00001E00)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxRankMuxDelay_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxRankMuxDelay_MAX           (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxRankMuxDelay_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxRankMuxDelay_HSH           (0x04098070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF              (13)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxClkStgNum_WID              ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK              (0x0003E000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX              (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF              (0x00000011)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH              (0x050D8070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF              (18)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_WlLongDelEn_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK              (0x00040000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH              (0x01128070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF          (19)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK          (0x00080000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF          (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH          (0x01138070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                 (20)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                 ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                 (0x00100000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                 (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                 (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                 (0x01148070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF                (21)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVddqOdt_WID                ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK                (0x00200000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN                (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX                (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF                (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH                (0x01158070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                 (22)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVttOdt_WID                 ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                 (0x00400000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                 (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                 (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                 (0x01168070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF             (23)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID             ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK             (0x00800000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN             (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX             (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF             (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH             (0x01178070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxEqDis_OFF                  (24)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxEqDis_WID                  ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxEqDis_MSK                  (0x01000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxEqDis_MIN                  (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxEqDis_MAX                  (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxEqDis_DEF                  (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxEqDis_HSH                  (0x01188070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF            (25)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID            ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK            (0x02000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN            (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX            (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF            (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH            (0x01198070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Cben_OFF                     (26)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Cben_WID                     ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Cben_MSK                     (0x1C000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Cben_MIN                     (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Cben_MAX                     (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Cben_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_Cben_HSH                     (0x031A8070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF          (29)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK          (0x20000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH          (0x011D8070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF          (30)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK          (0x40000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH          (0x011E8070)

  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF          (31)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK          (0x80000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH          (0x011F8070)

#define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_REG                         (0x0000807C)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF           ( 0)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID           ( 6)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK           (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN           (-32)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH           (0x8600807C)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF           ( 6)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID           ( 7)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK           (0x00001FC0)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN           (-64)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH           (0x8706807C)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF            (13)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID            ( 6)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK            (0x0007E000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN            (-32)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX            (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF            (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH            (0x860D807C)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF           (19)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID           ( 6)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK           (0x01F80000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN           (-32)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH           (0x8613807C)

  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF            (25)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID            ( 7)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK            (0xFE000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN            (-64)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF            (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH            (0x8719807C)

#define DDRDATACH0_CR_DDRCRDATACONTROL0_REG                            (0x00008080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF           ( 0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxTrainingMode_WID           ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK           (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX           (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH           (0x01008080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF           ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_WLTrainingMode_WID           ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK           (0x00000002)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX           (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH           (0x01018080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF           ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RLTrainingMode_WID           ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK           (0x00000004)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX           (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH           (0x01028080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF     ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID     ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK     (0x00000008)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX     (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH     (0x01038080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxOn_OFF                     ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxOn_WID                     ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxOn_MSK                     (0x00000010)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxOn_MIN                     (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxOn_MAX                     (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxOn_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxOn_HSH                     (0x01048080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF               ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID               ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK               (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN               (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX               (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF               (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH               (0x01058080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxPiOn_OFF                   ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxPiOn_WID                   ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxPiOn_MSK                   (0x00000040)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxPiOn_MIN                   (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxPiOn_MAX                   (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxPiOn_DEF                   (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxPiOn_HSH                   (0x01068080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxPiOn_OFF                   ( 7)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxPiOn_WID                   ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxPiOn_MSK                   (0x00000080)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxPiOn_MIN                   (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxPiOn_MAX                   (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxPiOn_DEF                   (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxPiOn_HSH                   (0x01078080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF         ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_InternalClocksOn_WID         ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK         (0x00000100)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX         (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF         (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH         (0x01088080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF         ( 9)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID         ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK         (0x00000200)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX         (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF         (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH         (0x01098080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxDisable_OFF                (10)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxDisable_WID                ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxDisable_MSK                (0x00000400)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxDisable_MIN                (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxDisable_MAX                (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxDisable_DEF                (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_TxDisable_HSH                (0x010A8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDisable_OFF                (11)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDisable_WID                ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDisable_MSK                (0x00000800)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDisable_MIN                (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDisable_MAX                (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDisable_DEF                (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDisable_HSH                (0x010B8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_Spare2_OFF                   (12)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_Spare2_WID                   ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_Spare2_MSK                   (0x00001000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_Spare2_MIN                   (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_Spare2_MAX                   (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_Spare2_DEF                   (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_Spare2_HSH                   (0x010C8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF                (13)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDqsCtle_WID                ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK                (0x00006000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN                (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX                (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF                (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH                (0x020D8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxReadPointer_OFF            (15)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxReadPointer_WID            ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxReadPointer_MSK            (0x00078000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxReadPointer_MIN            (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxReadPointer_MAX            (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxReadPointer_DEF            (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_RxReadPointer_HSH            (0x040F8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_OFF       (19)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_WID       ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_MSK       (0x00180000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_MIN       (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_MAX       (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_DEF       (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_HSH       (0x02138080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_OFF            (21)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_WID            ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_MSK            (0x00200000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_MIN            (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_MAX            (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_DEF            (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_HSH            (0x01158080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DqTcoBypass_OFF              (22)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DqTcoBypass_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DqTcoBypass_MSK              (0x00400000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DqTcoBypass_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DqTcoBypass_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DqTcoBypass_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DqTcoBypass_HSH              (0x01168080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_viewQclkDis_OFF              (23)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_viewQclkDis_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_viewQclkDis_MSK              (0x00800000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_viewQclkDis_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_viewQclkDis_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_viewQclkDis_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_viewQclkDis_HSH              (0x01178080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF               (24)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_ForceOdtOn_WID               ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK               (0x01000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN               (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX               (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF               (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH               (0x01188080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampOff_OFF               (25)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampOff_WID               ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampOff_MSK               (0x02000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampOff_MIN               (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampOff_MAX               (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampOff_DEF               (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampOff_HSH               (0x01198080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF         (26)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID         ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK         (0x04000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX         (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF         (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH         (0x011A8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF          (27)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK          (0x08000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH          (0x011B8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_spare_OFF                    (28)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_spare_WID                    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_spare_MSK                    (0x10000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_spare_MIN                    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_spare_MAX                    (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_spare_DEF                    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_spare_HSH                    (0x011C8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF               (29)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LongOdtR2W_WID               ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK               (0x20000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN               (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX               (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF               (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH               (0x011D8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF          (30)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK          (0x40000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH          (0x011E8080)

  #define DDRDATACH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF             (31)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID             ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK             (0x80000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN             (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX             (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF             (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH             (0x011F8080)

#define DDRDATACH0_CR_DDRCRDATACONTROL3_REG                            (0x00008088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_OFF        ( 0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_WID        ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_MSK        (0x0000000F)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_MIN        (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_MAX        (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_DEF        (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_HSH        (0x04008088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_OFF ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_WID ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_MSK (0x00000030)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_MAX (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_DEF (0x00000002)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_HSH (0x02048088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_OFF    ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_WID    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_MSK    (0x00000040)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_MIN    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_MAX    (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_DEF    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_HSH    (0x01068088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_OFF      ( 7)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_WID      ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_MSK      (0x00000080)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_MIN      (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_MAX      (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_DEF      (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_HSH      (0x01078088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDelay_OFF              ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDelay_WID              ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDelay_MSK              (0x00003F00)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDelay_MIN              (-32)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDelay_MAX              (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDelay_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDelay_HSH              (0x86088088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_OFF   (14)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_WID   ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_MSK   (0x00004000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_MIN   (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_MAX   (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_DEF   (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_HSH   (0x010E8088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_OFF       (15)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_WID       ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_MSK       (0x00008000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_MIN       (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_MAX       (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_DEF       (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_HSH       (0x010F8088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDuration_OFF           (16)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDuration_WID           ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDuration_MSK           (0x00070000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDuration_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDuration_MAX           (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDuration_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_DqsOdtDuration_HSH           (0x03108088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_OFF   (19)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_WID   ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_MSK   (0x00080000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_MIN   (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_MAX   (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_DEF   (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_HSH   (0x01138088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_LeakerComp_OFF               (20)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_LeakerComp_WID               ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_LeakerComp_MSK               (0x00700000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_LeakerComp_MIN               (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_LeakerComp_MAX               (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_LeakerComp_DEF               (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_LeakerComp_HSH               (0x03148088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rxclkstgnummsb_OFF           (23)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rxclkstgnummsb_WID           ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rxclkstgnummsb_MSK           (0x00800000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rxclkstgnummsb_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rxclkstgnummsb_MAX           (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rxclkstgnummsb_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rxclkstgnummsb_HSH           (0x01178088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_NomPgDis_OFF                 (24)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_NomPgDis_WID                 ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_NomPgDis_MSK                 (0x01000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_NomPgDis_MIN                 (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_NomPgDis_MAX                 (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_NomPgDis_DEF                 (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_NomPgDis_HSH                 (0x01188088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_OFF    (25)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_WID    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_MSK    (0x02000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_MIN    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_MAX    (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_DEF    (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_HSH    (0x01198088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_StrongWkLeaker_OFF           (26)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_StrongWkLeaker_WID           ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_StrongWkLeaker_MSK           (0x3C000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_StrongWkLeaker_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_StrongWkLeaker_MAX           (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_StrongWkLeaker_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_StrongWkLeaker_HSH           (0x041A8088)

  #define DDRDATACH0_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                 (30)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                 ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                 (0xC0000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                 (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                 (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                 (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                 (0x021E8088)

#define DDRDATACH0_CR_DDRCRDATACONTROL4_REG                            (0x0000808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_OFF     ( 0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_WID     ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_MSK     (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_MAX     (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_HSH     (0x0100808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_OFF    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_WID    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_MSK    (0x00000002)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_MIN    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_MAX    (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_DEF    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_HSH    (0x0101808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_biasrcomp_OFF                ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_biasrcomp_WID                ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_biasrcomp_MSK                (0x0000001C)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_biasrcomp_MIN                (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_biasrcomp_MAX                (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_biasrcomp_DEF                (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_biasrcomp_HSH                (0x0302808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewcal_OFF              ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewcal_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewcal_MSK              (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewcal_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewcal_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewcal_DEF              (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewcal_HSH              (0x0105808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_OFF       ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_WID       ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_MSK       (0x00000040)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_MIN       (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_MAX       (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_DEF       (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_HSH       (0x0106808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewcal_OFF              ( 7)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewcal_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewcal_MSK              (0x00000080)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewcal_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewcal_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewcal_DEF              (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewcal_HSH              (0x0107808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_OFF       ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_WID       ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_MSK       (0x00000100)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_MIN       (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_MAX       (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_DEF       (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_HSH       (0x0108808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_DisPanicDrv_OFF              ( 9)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_DisPanicDrv_WID              ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_DisPanicDrv_MSK              (0x00000600)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_DisPanicDrv_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_DisPanicDrv_MAX              (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_DisPanicDrv_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_DisPanicDrv_HSH              (0x0209808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dllnbiassel_OFF              (11)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dllnbiassel_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dllnbiassel_MSK              (0x00000800)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dllnbiassel_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dllnbiassel_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dllnbiassel_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dllnbiassel_HSH              (0x010B808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxsel_OFF                    (12)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxsel_WID                    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxsel_MSK                    (0x00001000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxsel_MIN                    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxsel_MAX                    (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxsel_DEF                    (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_rxsel_HSH                    (0x010C808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ampoffseten_OFF              (13)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ampoffseten_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ampoffseten_MSK              (0x00002000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ampoffseten_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ampoffseten_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ampoffseten_DEF              (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ampoffseten_HSH              (0x010D808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_LpDdr4Mode_OFF               (14)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_LpDdr4Mode_WID               ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_LpDdr4Mode_MSK               (0x00004000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_LpDdr4Mode_MIN               (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_LpDdr4Mode_MAX               (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_LpDdr4Mode_DEF               (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_LpDdr4Mode_HSH               (0x010E808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_OFF   (15)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_WID   ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_MSK   (0x00008000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_MIN   (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_MAX   (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_DEF   (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_HSH   (0x010F808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_OFF     (16)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_WID     ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_MSK     (0x00010000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_MAX     (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_HSH     (0x0110808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_OFF        (17)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_WID        ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_MSK        (0x00020000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_MIN        (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_MAX        (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_DEF        (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_HSH        (0x0111808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTEn_OFF                 (18)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTEn_WID                 ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTEn_MSK                 (0x00040000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTEn_MIN                 (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTEn_MAX                 (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTEn_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_VssODTEn_HSH                 (0x0112808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_OFF     (19)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_WID     ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_MSK     (0x00F80000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_MAX     (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_HSH     (0x0513808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_OFF       (24)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_WID       ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_MSK       (0x1F000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_MIN       (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_MAX       (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_DEF       (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_HSH       (0x0518808C)

  #define DDRDATACH0_CR_DDRCRDATACONTROL4_spare2_OFF                   (29)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_spare2_WID                   ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_spare2_MSK                   (0xE0000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_spare2_MIN                   (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_spare2_MAX                   (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_spare2_DEF                   (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL4_spare2_HSH                   (0x031D808C)

#define DDRDATACH0_CR_DDRCRDATACONTROL5_REG                            (0x00008090)

  #define DDRDATACH0_CR_DDRCRDATACONTROL5_RxVref_OFF                   ( 0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_RxVref_WID                   ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_RxVref_MSK                   (0x000000FF)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_RxVref_MIN                   (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_RxVref_MAX                   (255) // 0x000000FF
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_RxVref_DEF                   (0x00000060)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_RxVref_HSH                   (0x08008090)

  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_OFF        ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_WID        ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_MSK        (0x00000100)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_MIN        (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_MAX        (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_DEF        (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_HSH        (0x01088090)

  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_OFF         ( 9)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_WID         ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_MSK         (0x00000600)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_MAX         (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_DEF         (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_HSH         (0x02098090)

  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_OFF (11)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_WID ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_MSK (0x00007800)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_MAX (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_HSH (0x040B8090)

  #define DDRDATACH0_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_OFF        (15)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_WID        ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_MSK        (0x00008000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_MIN        (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_MAX        (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_DEF        (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_HSH        (0x010F8090)

  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_OFF          (16)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_WID          ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_MSK          (0x00FF0000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_MAX          (255) // 0x000000FF
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_HSH          (0x08108090)

  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdData_OFF            (24)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdData_WID            ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdData_MSK            (0xFF000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdData_MIN            (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdData_MAX            (255) // 0x000000FF
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdData_DEF            (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL5_DdrDqOvrdData_HSH            (0x08188090)

#define DDRDATACH0_CR_DDRCRDATACONTROL6_REG                            (0x00008094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankOvrd_OFF                 ( 0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankOvrd_WID                 ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankOvrd_MSK                 (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankOvrd_MIN                 (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankOvrd_MAX                 (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankOvrd_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankOvrd_HSH                 (0x01008094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankValue_OFF                ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankValue_WID                ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankValue_MSK                (0x00000006)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankValue_MIN                (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankValue_MAX                (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankValue_DEF                (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RankValue_HSH                (0x02018094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_Gear1_OFF                    ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_Gear1_WID                    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_Gear1_MSK                    (0x00000008)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_Gear1_MIN                    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_Gear1_MAX                    (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_Gear1_DEF                    (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_Gear1_HSH                    (0x01038094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_OFF           ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_WID           ( 5)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_MSK           (0x000001F0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_DEF           (0x00000008)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_HSH           (0x05048094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_OFF     ( 9)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_WID     ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_MSK     (0x00000200)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_MAX     (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_HSH     (0x01098094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_OFF (10)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_WID ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_MSK (0x00000400)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_MAX (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_HSH (0x010A8094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_local_gate_d0tx_OFF          (11)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_local_gate_d0tx_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_local_gate_d0tx_MSK          (0x00000800)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_local_gate_d0tx_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_local_gate_d0tx_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_local_gate_d0tx_DEF          (0x00000001)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_local_gate_d0tx_HSH          (0x010B8094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_strongwkleakermsb_OFF        (12)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_strongwkleakermsb_WID        ( 2)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_strongwkleakermsb_MSK        (0x00003000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_strongwkleakermsb_MIN        (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_strongwkleakermsb_MAX        (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_strongwkleakermsb_DEF        (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_strongwkleakermsb_HSH        (0x020C8094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_OFF    (14)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_WID    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_MSK    (0x00004000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_MIN    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_MAX    (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_DEF    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_HSH    (0x010E8094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_OFF    (15)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_WID    ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_MSK    (0x00008000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_MIN    (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_MAX    (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_DEF    (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_HSH    (0x010F8094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxBiasCtl1_OFF               (16)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxBiasCtl1_WID               ( 8)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxBiasCtl1_MSK               (0x00FF0000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxBiasCtl1_MIN               (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxBiasCtl1_MAX               (255) // 0x000000FF
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxBiasCtl1_DEF               (0x00000002)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_RxBiasCtl1_HSH               (0x08108094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsPon_OFF              (24)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsPon_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsPon_MSK              (0x01000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsPon_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsPon_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsPon_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsPon_HSH              (0x01188094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsNon_OFF              (25)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsNon_WID              ( 1)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsNon_MSK              (0x02000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsNon_MIN              (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsNon_MAX              (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsNon_DEF              (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_ForceDqsNon_HSH              (0x01198094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_sdll_picb_OFF                (26)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_sdll_picb_WID                ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_sdll_picb_MSK                (0x1C000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_sdll_picb_MIN                (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_sdll_picb_MAX                (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_sdll_picb_DEF                (0x00000002)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_sdll_picb_HSH                (0x031A8094)

  #define DDRDATACH0_CR_DDRCRDATACONTROL6_d0_picb_OFF                  (29)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_d0_picb_WID                  ( 3)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_d0_picb_MSK                  (0xE0000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_d0_picb_MIN                  (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_d0_picb_MAX                  (7) // 0x00000007
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_d0_picb_DEF                  (0x00000002)
  #define DDRDATACH0_CR_DDRCRDATACONTROL6_d0_picb_HSH                  (0x031D8094)

#define DDRDATACH0_CR_DDRCRDATACONTROL7_REG                            (0x00008098)

  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_OFF           ( 0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_WID           ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_MSK           (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_HSH           (0x06008098)

  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_OFF           ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_WID           ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_MSK           (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_HSH           (0x06068098)

  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_OFF           (12)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_WID           ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_MSK           (0x0003F000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_HSH           (0x060C8098)

  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_OFF           (18)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_WID           ( 6)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_MSK           (0x00FC0000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_HSH           (0x06128098)

  #define DDRDATACH0_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_OFF             (24)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_WID             ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_MSK             (0x0F000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_MIN             (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_MAX             (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_DEF             (0x00000004)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_HSH             (0x04188098)

  #define DDRDATACH0_CR_DDRCRDATACONTROL7_d0_bw_ctrl_OFF               (28)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_d0_bw_ctrl_WID               ( 4)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_d0_bw_ctrl_MSK               (0xF0000000)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_d0_bw_ctrl_MIN               (0)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_d0_bw_ctrl_MAX               (15) // 0x0000000F
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_d0_bw_ctrl_DEF               (0x00000004)
  #define DDRDATACH0_CR_DDRCRDATACONTROL7_d0_bw_ctrl_HSH               (0x041C8098)

#define DDRDATACH0_CR_DELTADQSRANK0_REG                                (0x0000809C)

  #define DDRDATACH0_CR_DELTADQSRANK0_DeltaDQS_OFF                     ( 0)
  #define DDRDATACH0_CR_DELTADQSRANK0_DeltaDQS_WID                     (10)
  #define DDRDATACH0_CR_DELTADQSRANK0_DeltaDQS_MSK                     (0x000003FF)
  #define DDRDATACH0_CR_DELTADQSRANK0_DeltaDQS_MIN                     (0)
  #define DDRDATACH0_CR_DELTADQSRANK0_DeltaDQS_MAX                     (1023) // 0x000003FF
  #define DDRDATACH0_CR_DELTADQSRANK0_DeltaDQS_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DELTADQSRANK0_DeltaDQS_HSH                     (0x0A00809C)

  #define DDRDATACH0_CR_DELTADQSRANK0_Spare1_OFF                       (10)
  #define DDRDATACH0_CR_DELTADQSRANK0_Spare1_WID                       (22)
  #define DDRDATACH0_CR_DELTADQSRANK0_Spare1_MSK                       (0xFFFFFC00)
  #define DDRDATACH0_CR_DELTADQSRANK0_Spare1_MIN                       (0)
  #define DDRDATACH0_CR_DELTADQSRANK0_Spare1_MAX                       (4194303) // 0x003FFFFF
  #define DDRDATACH0_CR_DELTADQSRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATACH0_CR_DELTADQSRANK0_Spare1_HSH                       (0x160A809C)

#define DDRDATACH0_CR_DELTADQSRANK1_REG                                (0x000080A0)

  #define DDRDATACH0_CR_DELTADQSRANK1_DeltaDQS_OFF                     ( 0)
  #define DDRDATACH0_CR_DELTADQSRANK1_DeltaDQS_WID                     (10)
  #define DDRDATACH0_CR_DELTADQSRANK1_DeltaDQS_MSK                     (0x000003FF)
  #define DDRDATACH0_CR_DELTADQSRANK1_DeltaDQS_MIN                     (0)
  #define DDRDATACH0_CR_DELTADQSRANK1_DeltaDQS_MAX                     (1023) // 0x000003FF
  #define DDRDATACH0_CR_DELTADQSRANK1_DeltaDQS_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DELTADQSRANK1_DeltaDQS_HSH                     (0x0A0080A0)

  #define DDRDATACH0_CR_DELTADQSRANK1_Spare1_OFF                       (10)
  #define DDRDATACH0_CR_DELTADQSRANK1_Spare1_WID                       (22)
  #define DDRDATACH0_CR_DELTADQSRANK1_Spare1_MSK                       (0xFFFFFC00)
  #define DDRDATACH0_CR_DELTADQSRANK1_Spare1_MIN                       (0)
  #define DDRDATACH0_CR_DELTADQSRANK1_Spare1_MAX                       (4194303) // 0x003FFFFF
  #define DDRDATACH0_CR_DELTADQSRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATACH0_CR_DELTADQSRANK1_Spare1_HSH                       (0x160A80A0)

#define DDRDATACH0_CR_DELTADQSRANK2_REG                                (0x000080A4)

  #define DDRDATACH0_CR_DELTADQSRANK2_DeltaDQS_OFF                     ( 0)
  #define DDRDATACH0_CR_DELTADQSRANK2_DeltaDQS_WID                     (10)
  #define DDRDATACH0_CR_DELTADQSRANK2_DeltaDQS_MSK                     (0x000003FF)
  #define DDRDATACH0_CR_DELTADQSRANK2_DeltaDQS_MIN                     (0)
  #define DDRDATACH0_CR_DELTADQSRANK2_DeltaDQS_MAX                     (1023) // 0x000003FF
  #define DDRDATACH0_CR_DELTADQSRANK2_DeltaDQS_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DELTADQSRANK2_DeltaDQS_HSH                     (0x0A0080A4)

  #define DDRDATACH0_CR_DELTADQSRANK2_Spare1_OFF                       (10)
  #define DDRDATACH0_CR_DELTADQSRANK2_Spare1_WID                       (22)
  #define DDRDATACH0_CR_DELTADQSRANK2_Spare1_MSK                       (0xFFFFFC00)
  #define DDRDATACH0_CR_DELTADQSRANK2_Spare1_MIN                       (0)
  #define DDRDATACH0_CR_DELTADQSRANK2_Spare1_MAX                       (4194303) // 0x003FFFFF
  #define DDRDATACH0_CR_DELTADQSRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATACH0_CR_DELTADQSRANK2_Spare1_HSH                       (0x160A80A4)

#define DDRDATACH0_CR_DELTADQSRANK3_REG                                (0x000080A8)

  #define DDRDATACH0_CR_DELTADQSRANK3_DeltaDQS_OFF                     ( 0)
  #define DDRDATACH0_CR_DELTADQSRANK3_DeltaDQS_WID                     (10)
  #define DDRDATACH0_CR_DELTADQSRANK3_DeltaDQS_MSK                     (0x000003FF)
  #define DDRDATACH0_CR_DELTADQSRANK3_DeltaDQS_MIN                     (0)
  #define DDRDATACH0_CR_DELTADQSRANK3_DeltaDQS_MAX                     (1023) // 0x000003FF
  #define DDRDATACH0_CR_DELTADQSRANK3_DeltaDQS_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DELTADQSRANK3_DeltaDQS_HSH                     (0x0A0080A8)

  #define DDRDATACH0_CR_DELTADQSRANK3_Spare1_OFF                       (10)
  #define DDRDATACH0_CR_DELTADQSRANK3_Spare1_WID                       (22)
  #define DDRDATACH0_CR_DELTADQSRANK3_Spare1_MSK                       (0xFFFFFC00)
  #define DDRDATACH0_CR_DELTADQSRANK3_Spare1_MIN                       (0)
  #define DDRDATACH0_CR_DELTADQSRANK3_Spare1_MAX                       (4194303) // 0x003FFFFF
  #define DDRDATACH0_CR_DELTADQSRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATACH0_CR_DELTADQSRANK3_Spare1_HSH                       (0x160A80A8)

#define DDRDATACH0_CR_RXCONTROL3RANK0_REG                              (0x000080AC)

  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_HSH          (0x060080AC)

  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_HSH          (0x060680AC)

  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_OFF           (12)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_HSH           (0x050C80AC)

  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_OFF           (17)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_HSH           (0x051180AC)

  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_OFF           (22)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_HSH           (0x051680AC)

  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_OFF           (27)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_HSH           (0x051B80AC)

#define DDRDATACH0_CR_RXCONTROL3RANK1_REG                              (0x000080B0)

  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_HSH          (0x060080B0)

  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_HSH          (0x060680B0)

  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_OFF           (12)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_HSH           (0x050C80B0)

  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_OFF           (17)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_HSH           (0x051180B0)

  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_OFF           (22)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_HSH           (0x051680B0)

  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_OFF           (27)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_HSH           (0x051B80B0)

#define DDRDATACH0_CR_RXCONTROL3RANK2_REG                              (0x000080B4)

  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_HSH          (0x060080B4)

  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_HSH          (0x060680B4)

  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_OFF           (12)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_HSH           (0x050C80B4)

  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_OFF           (17)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_HSH           (0x051180B4)

  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_OFF           (22)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_HSH           (0x051680B4)

  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_OFF           (27)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_HSH           (0x051B80B4)

#define DDRDATACH0_CR_RXCONTROL3RANK3_REG                              (0x000080B8)

  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_OFF          ( 0)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_HSH          (0x060080B8)

  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_OFF          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_WID          ( 6)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_MIN          (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_HSH          (0x060680B8)

  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_OFF           (12)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_HSH           (0x050C80B8)

  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_OFF           (17)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_HSH           (0x051180B8)

  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_OFF           (22)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_HSH           (0x051680B8)

  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_OFF           (27)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_WID           ( 5)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_MIN           (0)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH0_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_HSH           (0x051B80B8)

#define DDRDATACH0_CR_TXPERBITHIRANK0_REG                              (0x000080BC)

  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane4_OFF                      ( 0)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane4_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane4_MSK                      (0x0000003F)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane4_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane4_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane4_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane4_HSH                      (0x060080BC)

  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane5_OFF                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane5_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane5_MSK                      (0x00000FC0)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane5_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane5_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane5_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane5_HSH                      (0x060680BC)

  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane6_OFF                      (12)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane6_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane6_MSK                      (0x0003F000)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane6_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane6_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane6_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane6_HSH                      (0x060C80BC)

  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane7_OFF                      (18)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane7_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane7_MSK                      (0x00FC0000)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane7_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane7_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane7_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Lane7_HSH                      (0x061280BC)

  #define DDRDATACH0_CR_TXPERBITHIRANK0_Spare_OFF                      (24)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Spare_WID                      ( 8)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Spare_MSK                      (0xFF000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Spare_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Spare_MAX                      (255) // 0x000000FF
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Spare_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK0_Spare_HSH                      (0x081880BC)

#define DDRDATACH0_CR_TXPERBITHIRANK1_REG                              (0x000080C0)

  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane4_OFF                      ( 0)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane4_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane4_MSK                      (0x0000003F)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane4_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane4_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane4_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane4_HSH                      (0x060080C0)

  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane5_OFF                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane5_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane5_MSK                      (0x00000FC0)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane5_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane5_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane5_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane5_HSH                      (0x060680C0)

  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane6_OFF                      (12)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane6_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane6_MSK                      (0x0003F000)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane6_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane6_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane6_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane6_HSH                      (0x060C80C0)

  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane7_OFF                      (18)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane7_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane7_MSK                      (0x00FC0000)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane7_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane7_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane7_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Lane7_HSH                      (0x061280C0)

  #define DDRDATACH0_CR_TXPERBITHIRANK1_Spare_OFF                      (24)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Spare_WID                      ( 8)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Spare_MSK                      (0xFF000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Spare_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Spare_MAX                      (255) // 0x000000FF
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Spare_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK1_Spare_HSH                      (0x081880C0)

#define DDRDATACH0_CR_TXPERBITHIRANK2_REG                              (0x000080C4)

  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane4_OFF                      ( 0)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane4_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane4_MSK                      (0x0000003F)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane4_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane4_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane4_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane4_HSH                      (0x060080C4)

  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane5_OFF                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane5_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane5_MSK                      (0x00000FC0)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane5_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane5_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane5_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane5_HSH                      (0x060680C4)

  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane6_OFF                      (12)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane6_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane6_MSK                      (0x0003F000)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane6_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane6_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane6_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane6_HSH                      (0x060C80C4)

  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane7_OFF                      (18)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane7_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane7_MSK                      (0x00FC0000)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane7_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane7_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane7_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Lane7_HSH                      (0x061280C4)

  #define DDRDATACH0_CR_TXPERBITHIRANK2_Spare_OFF                      (24)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Spare_WID                      ( 8)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Spare_MSK                      (0xFF000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Spare_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Spare_MAX                      (255) // 0x000000FF
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Spare_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK2_Spare_HSH                      (0x081880C4)

#define DDRDATACH0_CR_TXPERBITHIRANK3_REG                              (0x000080C8)

  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane4_OFF                      ( 0)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane4_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane4_MSK                      (0x0000003F)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane4_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane4_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane4_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane4_HSH                      (0x060080C8)

  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane5_OFF                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane5_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane5_MSK                      (0x00000FC0)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane5_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane5_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane5_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane5_HSH                      (0x060680C8)

  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane6_OFF                      (12)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane6_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane6_MSK                      (0x0003F000)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane6_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane6_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane6_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane6_HSH                      (0x060C80C8)

  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane7_OFF                      (18)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane7_WID                      ( 6)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane7_MSK                      (0x00FC0000)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane7_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane7_MAX                      (63) // 0x0000003F
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane7_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Lane7_HSH                      (0x061280C8)

  #define DDRDATACH0_CR_TXPERBITHIRANK3_Spare_OFF                      (24)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Spare_WID                      ( 8)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Spare_MSK                      (0xFF000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Spare_MIN                      (0)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Spare_MAX                      (255) // 0x000000FF
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Spare_DEF                      (0x00000000)
  #define DDRDATACH0_CR_TXPERBITHIRANK3_Spare_HSH                      (0x081880C8)

#define DDRDATACH0_CR_DCCDATACONTROL0_REG                              (0x000080CC)

  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG1_OFF                  ( 0)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG1_WID                  ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG1_MSK                  (0x00000001)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG1_MIN                  (0)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG1_MAX                  (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG1_DEF                  (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG1_HSH                  (0x010080CC)

  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG2_OFF                  ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG2_WID                  ( 2)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG2_MSK                  (0x00000006)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG2_MIN                  (0)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG2_MAX                  (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG2_DEF                  (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL0_GVPointG2_HSH                  (0x020180CC)

  #define DDRDATACH0_CR_DCCDATACONTROL0_ReplicaOffsetUse_OFF           ( 3)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ReplicaOffsetUse_WID           ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ReplicaOffsetUse_MSK           (0x00000008)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ReplicaOffsetUse_MIN           (0)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ReplicaOffsetUse_MAX           (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATACONTROL0_ReplicaOffsetUse_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ReplicaOffsetUse_HSH           (0x010380CC)

  #define DDRDATACH0_CR_DCCDATACONTROL0_VTCompOffsetUse_OFF            ( 4)
  #define DDRDATACH0_CR_DCCDATACONTROL0_VTCompOffsetUse_WID            ( 2)
  #define DDRDATACH0_CR_DCCDATACONTROL0_VTCompOffsetUse_MSK            (0x00000030)
  #define DDRDATACH0_CR_DCCDATACONTROL0_VTCompOffsetUse_MIN            (0)
  #define DDRDATACH0_CR_DCCDATACONTROL0_VTCompOffsetUse_MAX            (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATACONTROL0_VTCompOffsetUse_DEF            (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL0_VTCompOffsetUse_HSH            (0x020480CC)

  #define DDRDATACH0_CR_DCCDATACONTROL0_ExtOffset_OFF                  ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ExtOffset_WID                  ( 7)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ExtOffset_MSK                  (0x00001FC0)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ExtOffset_MIN                  (0)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ExtOffset_MAX                  (127) // 0x0000007F
  #define DDRDATACH0_CR_DCCDATACONTROL0_ExtOffset_DEF                  (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ExtOffset_HSH                  (0x070680CC)

  #define DDRDATACH0_CR_DCCDATACONTROL0_BiasOffset_OFF                 (13)
  #define DDRDATACH0_CR_DCCDATACONTROL0_BiasOffset_WID                 (15)
  #define DDRDATACH0_CR_DCCDATACONTROL0_BiasOffset_MSK                 (0x0FFFE000)
  #define DDRDATACH0_CR_DCCDATACONTROL0_BiasOffset_MIN                 (0)
  #define DDRDATACH0_CR_DCCDATACONTROL0_BiasOffset_MAX                 (32767) // 0x00007FFF
  #define DDRDATACH0_CR_DCCDATACONTROL0_BiasOffset_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL0_BiasOffset_HSH                 (0x0F0D80CC)

  #define DDRDATACH0_CR_DCCDATACONTROL0_ActiveRanks_OFF                (28)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ActiveRanks_WID                ( 4)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ActiveRanks_MSK                (0xF0000000)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ActiveRanks_MIN                (0)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ActiveRanks_MAX                (15) // 0x0000000F
  #define DDRDATACH0_CR_DCCDATACONTROL0_ActiveRanks_DEF                (0x00000003)
  #define DDRDATACH0_CR_DCCDATACONTROL0_ActiveRanks_HSH                (0x041C80CC)

#define DDRDATACH0_CR_DCCDATACONTROL1_REG                              (0x000080D0)

  #define DDRDATACH0_CR_DCCDATACONTROL1_DccCodeOvrd_OFF                ( 0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccCodeOvrd_WID                ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccCodeOvrd_MSK                (0x0000003F)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccCodeOvrd_MIN                (0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccCodeOvrd_MAX                (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccCodeOvrd_DEF                (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccCodeOvrd_HSH                (0x060080D0)

  #define DDRDATACH0_CR_DCCDATACONTROL1_RepDccAipCb_OFF                ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RepDccAipCb_WID                ( 2)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RepDccAipCb_MSK                (0x000000C0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RepDccAipCb_MIN                (0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RepDccAipCb_MAX                (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATACONTROL1_RepDccAipCb_DEF                (0x00000001)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RepDccAipCb_HSH                (0x020680D0)

  #define DDRDATACH0_CR_DCCDATACONTROL1_DccPtrOvrd_OFF                 ( 8)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccPtrOvrd_WID                 ( 4)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccPtrOvrd_MSK                 (0x00000F00)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccPtrOvrd_MIN                 (0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccPtrOvrd_MAX                 (15) // 0x0000000F
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccPtrOvrd_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DccPtrOvrd_HSH                 (0x040880D0)

  #define DDRDATACH0_CR_DCCDATACONTROL1_RnkPtrOvrd_OFF                 (12)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RnkPtrOvrd_WID                 ( 2)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RnkPtrOvrd_MSK                 (0x00003000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RnkPtrOvrd_MIN                 (0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RnkPtrOvrd_MAX                 (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATACONTROL1_RnkPtrOvrd_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_RnkPtrOvrd_HSH                 (0x020C80D0)

  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdDigEnOvrd_OFF               (14)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdDigEnOvrd_WID               ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdDigEnOvrd_MSK               (0x00004000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdDigEnOvrd_MIN               (0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdDigEnOvrd_MAX               (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdDigEnOvrd_DEF               (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdDigEnOvrd_HSH               (0x010E80D0)

  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdAnaEnOvrd_OFF               (15)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdAnaEnOvrd_WID               ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdAnaEnOvrd_MSK               (0x00008000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdAnaEnOvrd_MIN               (0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdAnaEnOvrd_MAX               (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdAnaEnOvrd_DEF               (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdAnaEnOvrd_HSH               (0x010F80D0)

  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdWindow_OFF                  (16)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdWindow_WID                  (15)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdWindow_MSK                  (0x7FFF0000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdWindow_MIN                  (0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdWindow_MAX                  (32767) // 0x00007FFF
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdWindow_DEF                  (0x00000800)
  #define DDRDATACH0_CR_DCCDATACONTROL1_DcdWindow_HSH                  (0x0F1080D0)

  #define DDRDATACH0_CR_DCCDATACONTROL1_Spare_OFF                      (31)
  #define DDRDATACH0_CR_DCCDATACONTROL1_Spare_WID                      ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL1_Spare_MSK                      (0x80000000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_Spare_MIN                      (0)
  #define DDRDATACH0_CR_DCCDATACONTROL1_Spare_MAX                      (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATACONTROL1_Spare_DEF                      (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL1_Spare_HSH                      (0x011F80D0)

#define DDRDATACH0_CR_DCCDATACONTROL2_REG                              (0x000080D4)

  #define DDRDATACH0_CR_DCCDATACONTROL2_StartBinCode_OFF               ( 0)
  #define DDRDATACH0_CR_DCCDATACONTROL2_StartBinCode_WID               ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL2_StartBinCode_MSK               (0x0000003F)
  #define DDRDATACH0_CR_DCCDATACONTROL2_StartBinCode_MIN               (0)
  #define DDRDATACH0_CR_DCCDATACONTROL2_StartBinCode_MAX               (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATACONTROL2_StartBinCode_DEF               (0x00000020)
  #define DDRDATACH0_CR_DCCDATACONTROL2_StartBinCode_HSH               (0x060080D4)

  #define DDRDATACH0_CR_DCCDATACONTROL2_CodePtrStartBit_OFF            ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL2_CodePtrStartBit_WID            ( 3)
  #define DDRDATACH0_CR_DCCDATACONTROL2_CodePtrStartBit_MSK            (0x000001C0)
  #define DDRDATACH0_CR_DCCDATACONTROL2_CodePtrStartBit_MIN            (0)
  #define DDRDATACH0_CR_DCCDATACONTROL2_CodePtrStartBit_MAX            (7) // 0x00000007
  #define DDRDATACH0_CR_DCCDATACONTROL2_CodePtrStartBit_DEF            (0x00000005)
  #define DDRDATACH0_CR_DCCDATACONTROL2_CodePtrStartBit_HSH            (0x030680D4)

  #define DDRDATACH0_CR_DCCDATACONTROL2_DccTrshOld_OFF                 ( 9)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccTrshOld_WID                 (13)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccTrshOld_MSK                 (0x003FFE00)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccTrshOld_MIN                 (0)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccTrshOld_MAX                 (8191) // 0x00001FFF
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccTrshOld_DEF                 (0x00000008)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccTrshOld_HSH                 (0x0D0980D4)

  #define DDRDATACH0_CR_DCCDATACONTROL2_DcdCntsStartDiff_OFF           (22)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DcdCntsStartDiff_WID           ( 5)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DcdCntsStartDiff_MSK           (0x07C00000)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DcdCntsStartDiff_MIN           (0)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DcdCntsStartDiff_MAX           (31) // 0x0000001F
  #define DDRDATACH0_CR_DCCDATACONTROL2_DcdCntsStartDiff_DEF           (0x00000003)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DcdCntsStartDiff_HSH           (0x051680D4)

  #define DDRDATACH0_CR_DCCDATACONTROL2_ClkGateDisable_OFF             (27)
  #define DDRDATACH0_CR_DCCDATACONTROL2_ClkGateDisable_WID             ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL2_ClkGateDisable_MSK             (0x08000000)
  #define DDRDATACH0_CR_DCCDATACONTROL2_ClkGateDisable_MIN             (0)
  #define DDRDATACH0_CR_DCCDATACONTROL2_ClkGateDisable_MAX             (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATACONTROL2_ClkGateDisable_DEF             (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL2_ClkGateDisable_HSH             (0x011B80D4)

  #define DDRDATACH0_CR_DCCDATACONTROL2_DccDataViewSelect0_OFF         (28)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccDataViewSelect0_WID         ( 4)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccDataViewSelect0_MSK         (0xF0000000)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccDataViewSelect0_MIN         (0)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccDataViewSelect0_MAX         (15) // 0x0000000F
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccDataViewSelect0_DEF         (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL2_DccDataViewSelect0_HSH         (0x041C80D4)

#define DDRDATACH0_CR_DCCDATACONTROL3_REG                              (0x000080D8)

  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank0_OFF             ( 0)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank0_WID             (11)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank0_MSK             (0x000007FF)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank0_MIN             (0)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank0_MAX             (2047) // 0x000007FF
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank0_DEF             (0x000007FF)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank0_HSH             (0x0B0080D8)

  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank1_OFF             (11)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank1_WID             ( 9)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank1_MSK             (0x000FF800)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank1_MIN             (0)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank1_MAX             (511) // 0x000001FF
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank1_DEF             (0x000001FF)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank1_HSH             (0x090B80D8)

  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank2_OFF             (20)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank2_WID             ( 9)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank2_MSK             (0x1FF00000)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank2_MIN             (0)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank2_MAX             (511) // 0x000001FF
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank2_DEF             (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL3_ActiveDccRank2_HSH             (0x091480D8)

  #define DDRDATACH0_CR_DCCDATACONTROL3_Spare_OFF                      (29)
  #define DDRDATACH0_CR_DCCDATACONTROL3_Spare_WID                      ( 3)
  #define DDRDATACH0_CR_DCCDATACONTROL3_Spare_MSK                      (0xE0000000)
  #define DDRDATACH0_CR_DCCDATACONTROL3_Spare_MIN                      (0)
  #define DDRDATACH0_CR_DCCDATACONTROL3_Spare_MAX                      (7) // 0x00000007
  #define DDRDATACH0_CR_DCCDATACONTROL3_Spare_DEF                      (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL3_Spare_HSH                      (0x031D80D8)

#define DDRDATACH0_CR_DCCDATACONTROL4_REG                              (0x000080DC)

  #define DDRDATACH0_CR_DCCDATACONTROL4_ActiveDccRank3_OFF             ( 0)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ActiveDccRank3_WID             ( 9)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ActiveDccRank3_MSK             (0x000001FF)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ActiveDccRank3_MIN             (0)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ActiveDccRank3_MAX             (511) // 0x000001FF
  #define DDRDATACH0_CR_DCCDATACONTROL4_ActiveDccRank3_DEF             (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ActiveDccRank3_HSH             (0x090080DC)

  #define DDRDATACH0_CR_DCCDATACONTROL4_Spare_OFF                      ( 9)
  #define DDRDATACH0_CR_DCCDATACONTROL4_Spare_WID                      ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL4_Spare_MSK                      (0x00000200)
  #define DDRDATACH0_CR_DCCDATACONTROL4_Spare_MIN                      (0)
  #define DDRDATACH0_CR_DCCDATACONTROL4_Spare_MAX                      (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATACONTROL4_Spare_DEF                      (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL4_Spare_HSH                      (0x010980DC)

  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_OFF           (10)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_WID           ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_MSK           (0x0000FC00)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_MIN           (0)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_DEF           (0x00000020)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_HSH           (0x060A80DC)

  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_OFF           (16)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_WID           ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_MSK           (0x003F0000)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_MIN           (0)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_DEF           (0x00000020)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_HSH           (0x061080DC)

  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_OFF           (22)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_WID           ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_MSK           (0x0FC00000)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_MIN           (0)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_DEF           (0x00000020)
  #define DDRDATACH0_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_HSH           (0x061680DC)

  #define DDRDATACH0_CR_DCCDATACONTROL4_DccDataViewSelect1_OFF         (28)
  #define DDRDATACH0_CR_DCCDATACONTROL4_DccDataViewSelect1_WID         ( 4)
  #define DDRDATACH0_CR_DCCDATACONTROL4_DccDataViewSelect1_MSK         (0xF0000000)
  #define DDRDATACH0_CR_DCCDATACONTROL4_DccDataViewSelect1_MIN         (0)
  #define DDRDATACH0_CR_DCCDATACONTROL4_DccDataViewSelect1_MAX         (15) // 0x0000000F
  #define DDRDATACH0_CR_DCCDATACONTROL4_DccDataViewSelect1_DEF         (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL4_DccDataViewSelect1_HSH         (0x041C80DC)

#define DDRDATACH0_CR_DCCDATACONTROL5_REG                              (0x000080E0)

  #define DDRDATACH0_CR_DCCDATACONTROL5_Spare_OFF                      ( 0)
  #define DDRDATACH0_CR_DCCDATACONTROL5_Spare_WID                      ( 2)
  #define DDRDATACH0_CR_DCCDATACONTROL5_Spare_MSK                      (0x00000003)
  #define DDRDATACH0_CR_DCCDATACONTROL5_Spare_MIN                      (0)
  #define DDRDATACH0_CR_DCCDATACONTROL5_Spare_MAX                      (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATACONTROL5_Spare_DEF                      (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL5_Spare_HSH                      (0x020080E0)

  #define DDRDATACH0_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_OFF        ( 2)
  #define DDRDATACH0_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_WID        ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_MSK        (0x00000004)
  #define DDRDATACH0_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_MIN        (0)
  #define DDRDATACH0_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_MAX        (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_DEF        (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_HSH        (0x010280E0)

  #define DDRDATACH0_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_OFF           ( 3)
  #define DDRDATACH0_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_WID           ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_MSK           (0x000001F8)
  #define DDRDATACH0_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_MIN           (0)
  #define DDRDATACH0_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_DEF           (0x00000020)
  #define DDRDATACH0_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_HSH           (0x060380E0)

  #define DDRDATACH0_CR_DCCDATACONTROL5_BubbleCntVal_OFF               ( 9)
  #define DDRDATACH0_CR_DCCDATACONTROL5_BubbleCntVal_WID               ( 5)
  #define DDRDATACH0_CR_DCCDATACONTROL5_BubbleCntVal_MSK               (0x00003E00)
  #define DDRDATACH0_CR_DCCDATACONTROL5_BubbleCntVal_MIN               (0)
  #define DDRDATACH0_CR_DCCDATACONTROL5_BubbleCntVal_MAX               (31) // 0x0000001F
  #define DDRDATACH0_CR_DCCDATACONTROL5_BubbleCntVal_DEF               (0x0000000B)
  #define DDRDATACH0_CR_DCCDATACONTROL5_BubbleCntVal_HSH               (0x050980E0)

  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicSyncVal_OFF       (14)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicSyncVal_WID       ( 6)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicSyncVal_MSK       (0x000FC000)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicSyncVal_MIN       (0)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicSyncVal_MAX       (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicSyncVal_DEF       (0x00000020)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicSyncVal_HSH       (0x060E80E0)

  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicCntVal_OFF        (20)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicCntVal_WID        (11)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicCntVal_MSK        (0x7FF00000)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicCntVal_MIN        (0)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicCntVal_MAX        (2047) // 0x000007FF
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicCntVal_DEF        (0x0000010E)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicCntVal_HSH        (0x0B1480E0)

  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicMode_OFF          (31)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicMode_WID          ( 1)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicMode_MSK          (0x80000000)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicMode_MIN          (0)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicMode_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicMode_DEF          (0x00000000)
  #define DDRDATACH0_CR_DCCDATACONTROL5_DeterministicMode_HSH          (0x011F80E0)

#define DDRDATACH0_CR_DCCDATATRAINSTATUS0_REG                          (0x000080E4)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank0DccDone_OFF           ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank0DccDone_WID           (11)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank0DccDone_MSK           (0x000007FF)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank0DccDone_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank0DccDone_MAX           (2047) // 0x000007FF
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank0DccDone_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank0DccDone_HSH           (0x0B0080E4)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank1DccDone_OFF           (11)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank1DccDone_WID           ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank1DccDone_MSK           (0x000FF800)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank1DccDone_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank1DccDone_MAX           (511) // 0x000001FF
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank1DccDone_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank1DccDone_HSH           (0x090B80E4)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank2DccDone_OFF           (20)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank2DccDone_WID           ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank2DccDone_MSK           (0x1FF00000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank2DccDone_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank2DccDone_MAX           (511) // 0x000001FF
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank2DccDone_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Rank2DccDone_HSH           (0x091480E4)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Spare_OFF                  (29)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Spare_WID                  ( 3)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Spare_MSK                  (0xE0000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Spare_MIN                  (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Spare_MAX                  (7) // 0x00000007
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Spare_DEF                  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS0_Spare_HSH                  (0x031D80E4)

#define DDRDATACH0_CR_DCCDATATRAINSTATUS1_REG                          (0x000080E8)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Rank3DccDone_OFF           ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Rank3DccDone_WID           ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Rank3DccDone_MSK           (0x000001FF)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Rank3DccDone_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Rank3DccDone_MAX           (511) // 0x000001FF
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Rank3DccDone_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Rank3DccDone_HSH           (0x090080E8)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare0_OFF                 ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare0_WID                 ( 1)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare0_MSK                 (0x00000200)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare0_MIN                 (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare0_MAX                 (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare0_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare0_HSH                 (0x010980E8)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_CntDone_OFF                (10)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_CntDone_WID                ( 1)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_CntDone_MSK                (0x00000400)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_CntDone_MIN                (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_CntDone_MAX                (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_CntDone_DEF                (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_CntDone_HSH                (0x010A80E8)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_OFF              (11)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_WID              (15)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_MSK              (0x03FFF800)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_MIN              (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_MAX              (32767) // 0x00007FFF
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_DEF              (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_HSH              (0x0F0B80E8)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare1_OFF                 (26)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare1_WID                 ( 1)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare1_MSK                 (0x04000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare1_MIN                 (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare1_MAX                 (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare1_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_Spare1_HSH                 (0x011A80E8)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_OFF        (27)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_WID        ( 5)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_MSK        (0xF8000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_MIN        (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_MAX        (31) // 0x0000001F
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_DEF        (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_HSH        (0x051B80E8)

#define DDRDATACH0_CR_DCCDATATRAINSTATUS2_REG                          (0x000080EC)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_AuxCnt_OFF                 ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_AuxCnt_WID                 (16)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_AuxCnt_MSK                 (0x0000FFFF)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_AuxCnt_MIN                 (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_AuxCnt_MAX                 (65535) // 0x0000FFFF
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_AuxCnt_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_AuxCnt_HSH                 (0x100080EC)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_ReplicaOffset_OFF          (16)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_ReplicaOffset_WID          ( 7)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_ReplicaOffset_MSK          (0x007F0000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_ReplicaOffset_MIN          (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_ReplicaOffset_MAX          (127) // 0x0000007F
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_ReplicaOffset_DEF          (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_ReplicaOffset_HSH          (0x071080EC)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_VTCompOffset_OFF           (23)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_VTCompOffset_WID           ( 7)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_VTCompOffset_MSK           (0x3F800000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_VTCompOffset_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_VTCompOffset_MAX           (127) // 0x0000007F
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_VTCompOffset_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_VTCompOffset_HSH           (0x071780EC)

  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_Spare_OFF                  (30)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_Spare_WID                  ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_Spare_MSK                  (0xC0000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_Spare_MIN                  (0)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_Spare_MAX                  (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_Spare_DEF                  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINSTATUS2_Spare_HSH                  (0x021E80EC)

#define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_REG                   (0x000080F0)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_OFF  ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_WID  (11)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_MSK  (0x000007FF)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_MIN  (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_MAX  (2047) // 0x000007FF
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_DEF  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_HSH  (0x0B0080F0)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_OFF  (11)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_WID  (17)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_MSK  (0x0FFFF800)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_MIN  (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_MAX  (131071) // 0x0001FFFF
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_DEF  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_HSH  (0x110B80F0)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_Spare_OFF           (28)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_Spare_WID           ( 4)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_Spare_MSK           (0xF0000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_Spare_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_Spare_MAX           (15) // 0x0000000F
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_Spare_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK0_Spare_HSH           (0x041C80F0)

#define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_REG                   (0x000080F4)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_OFF  ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_WID  ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_MSK  (0x000001FF)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_MIN  (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_MAX  (511) // 0x000001FF
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_DEF  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_HSH  (0x090080F4)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_OFF  ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_WID  (17)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_MSK  (0x03FFFE00)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_MIN  (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_MAX  (131071) // 0x0001FFFF
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_DEF  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_HSH  (0x110980F4)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_Spare_OFF           (26)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_Spare_WID           ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_Spare_MSK           (0xFC000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_Spare_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_Spare_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_Spare_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK1_Spare_HSH           (0x061A80F4)

#define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_REG                   (0x000080F8)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_OFF  ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_WID  ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_MSK  (0x000001FF)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_MIN  (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_MAX  (511) // 0x000001FF
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_DEF  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_HSH  (0x090080F8)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_OFF  ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_WID  (17)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_MSK  (0x03FFFE00)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_MIN  (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_MAX  (131071) // 0x0001FFFF
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_DEF  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_HSH  (0x110980F8)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_Spare_OFF           (26)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_Spare_WID           ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_Spare_MSK           (0xFC000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_Spare_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_Spare_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_Spare_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK2_Spare_HSH           (0x061A80F8)

#define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_REG                   (0x000080FC)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_OFF  ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_WID  ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_MSK  (0x000001FF)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_MIN  (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_MAX  (511) // 0x000001FF
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_DEF  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_HSH  (0x090080FC)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_OFF  ( 9)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_WID  (17)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_MSK  (0x03FFFE00)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_MIN  (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_MAX  (131071) // 0x0001FFFF
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_DEF  (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_HSH  (0x110980FC)

  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_Spare_OFF           (26)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_Spare_WID           ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_Spare_MSK           (0xFC000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_Spare_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_Spare_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_Spare_DEF           (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINERRSTATUSRANK3_Spare_HSH           (0x061A80FC)

#define DDRDATACH0_CR_DCCDATATRAINREPLICA0_REG                         (0x00008100)

  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_OFF     ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_WID     ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_MSK     (0x0000003F)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_MIN     (0)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_DEF     (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_HSH     (0x06008100)

  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_OFF     ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_WID     ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_MSK     (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_MIN     (0)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_DEF     (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_HSH     (0x06068100)

  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_OFF     (12)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_WID     ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_MSK     (0x0003F000)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_MIN     (0)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_DEF     (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_HSH     (0x060C8100)

  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_OFF     (18)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_WID     ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_MSK     (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_MIN     (0)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_DEF     (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_HSH     (0x06128100)

  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_OFF     (24)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_WID     ( 7)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_MSK     (0x7F000000)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_MIN     (0)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_MAX     (127) // 0x0000007F
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_DEF     (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_HSH     (0x07188100)

  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_Spare_OFF                 (31)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_Spare_WID                 ( 1)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_Spare_MSK                 (0x80000000)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_Spare_MIN                 (0)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_Spare_MAX                 (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_Spare_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINREPLICA0_Spare_HSH                 (0x011F8100)

#define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_REG                        (0x00008104)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_OFF            ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_MSK            (0x0000003F)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_HSH            (0x06008104)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_OFF            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_MSK            (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_HSH            (0x06068104)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_OFF            (12)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_MSK            (0x0003F000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_HSH            (0x060C8104)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_OFF            (18)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_MSK            (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_HSH            (0x06128104)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_OFF            (24)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_MSK            (0x3F000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_HSH            (0x06188104)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_OFF           (30)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_WID           ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_MSK           (0xC0000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_MAX           (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_DEF           (0x00000001)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_HSH           (0x021E8104)

#define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_REG                        (0x00008108)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_OFF            ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_MSK            (0x0000003F)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_HSH            (0x06008108)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_OFF            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_MSK            (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_HSH            (0x06068108)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_OFF            (12)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_MSK            (0x0003F000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_HSH            (0x060C8108)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_OFF            (18)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_MSK            (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_HSH            (0x06128108)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_OFF            (24)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_MSK            (0x3F000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_HSH            (0x06188108)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_OFF           (30)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_WID           ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_MSK           (0xC0000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_MAX           (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_DEF           (0x00000001)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_HSH           (0x021E8108)

#define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_REG                        (0x0000810C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_OFF            ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_MSK            (0x0000003F)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_HSH            (0x0600810C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_OFF            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_MSK            (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_HSH            (0x0606810C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_OFF            (12)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_MSK            (0x0003F000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_HSH            (0x060C810C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_OFF            (18)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_MSK            (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_HSH            (0x0612810C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_OFF            (24)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_MSK            (0x3F000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_HSH            (0x0618810C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_OFF           (30)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_WID           ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_MSK           (0xC0000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_MAX           (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_DEF           (0x00000001)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_HSH           (0x021E810C)

#define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_REG                        (0x00008110)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_OFF            ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_MSK            (0x0000003F)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_HSH            (0x06008110)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_OFF            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_MSK            (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_HSH            (0x06068110)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_OFF            (12)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_MSK            (0x0003F000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_HSH            (0x060C8110)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_OFF            (18)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_MSK            (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_HSH            (0x06128110)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_OFF            (24)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_MSK            (0x3F000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_HSH            (0x06188110)

  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_OFF           (30)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_WID           ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_MSK           (0xC0000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_MIN           (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_MAX           (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_DEF           (0x00000001)
  #define DDRDATACH0_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_HSH           (0x021E8110)

#define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_REG                        (0x00008114)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_OFF            ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_MSK            (0x0000003F)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_HSH            (0x06008114)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_OFF            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_MSK            (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_HSH            (0x06068114)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_OFF            (12)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_MSK            (0x0003F000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_HSH            (0x060C8114)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_OFF            (18)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_MSK            (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_HSH            (0x06128114)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_OFF  (24)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_WID  ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_MSK  (0x3F000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_MIN  (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_MAX  (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_DEF  (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_HSH  (0x06188114)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_OFF          (30)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_WID          ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_MSK          (0xC0000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_MIN          (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_MAX          (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_DEF          (0x00000001)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_HSH          (0x021E8114)

#define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_REG                        (0x00008118)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_OFF            ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_MSK            (0x0000003F)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_HSH            (0x06008118)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_OFF            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_MSK            (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_HSH            (0x06068118)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_OFF            (12)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_MSK            (0x0003F000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_HSH            (0x060C8118)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_OFF            (18)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_MSK            (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_HSH            (0x06128118)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_spare2_OFF               (24)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_spare2_WID               ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_spare2_MSK               (0x03000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_spare2_MIN               (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_spare2_MAX               (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_spare2_DEF               (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_spare2_HSH               (0x02188118)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_OFF (26)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_WID ( 3)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_MSK (0x1C000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_MIN (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_MAX (7) // 0x00000007
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_DEF (0x00000005)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_HSH (0x031A8118)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_OFF (29)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_WID ( 1)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_MSK (0x20000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_MIN (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_MAX (1) // 0x00000001
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_DEF (0x00000001)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_HSH (0x011D8118)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_OFF          (30)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_WID          ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_MSK          (0xC0000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_MIN          (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_MAX          (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_DEF          (0x00000001)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_HSH          (0x021E8118)

#define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_REG                        (0x0000811C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_OFF            ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_MSK            (0x0000003F)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_HSH            (0x0600811C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_OFF            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_MSK            (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_HSH            (0x0606811C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_OFF            (12)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_MSK            (0x0003F000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_HSH            (0x060C811C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_OFF            (18)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_MSK            (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_HSH            (0x0612811C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Spare_OFF                (24)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Spare_WID                ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Spare_MSK                (0x3F000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Spare_MIN                (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Spare_MAX                (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Spare_DEF                (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_Spare_HSH                (0x0618811C)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_OFF          (30)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_WID          ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_MSK          (0xC0000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_MIN          (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_MAX          (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_DEF          (0x00000001)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_HSH          (0x021E811C)

#define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_REG                        (0x00008120)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_OFF            ( 0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_MSK            (0x0000003F)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_HSH            (0x06008120)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_OFF            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_MSK            (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_HSH            (0x06068120)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_OFF            (12)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_MSK            (0x0003F000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_HSH            (0x060C8120)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_OFF            (18)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_WID            ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_MSK            (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_MIN            (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_DEF            (0x00000020)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_HSH            (0x06128120)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Spare_OFF                (24)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Spare_WID                ( 6)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Spare_MSK                (0x3F000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Spare_MIN                (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Spare_MAX                (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Spare_DEF                (0x00000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_Spare_HSH                (0x06188120)

  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_OFF          (30)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_WID          ( 2)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_MSK          (0xC0000000)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_MIN          (0)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_MAX          (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_DEF          (0x00000001)
  #define DDRDATACH0_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_HSH          (0x021E8120)

#define DDRDATACH0_CR_DCCDATADCCPILUT0_REG                             (0x00008124)

  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_OFF          ( 0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_WID          ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_MSK          (0x0000003F)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_MIN          (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_DEF          (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_HSH          (0x06008124)

  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_OFF          ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_WID          ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_MSK          (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_MIN          (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_DEF          (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_HSH          (0x06068124)

  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_OFF          (12)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_WID          ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_MSK          (0x0003F000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_MIN          (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_MAX          (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_DEF          (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_HSH          (0x060C8124)

  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_OFF         (18)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_MSK         (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_HSH         (0x06128124)

  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_OFF         (24)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_MSK         (0x3F000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_HSH         (0x06188124)

  #define DDRDATACH0_CR_DCCDATADCCPILUT0_Spare_OFF                     (30)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_Spare_WID                     ( 2)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_Spare_MSK                     (0xC0000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_Spare_MIN                     (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT0_Spare_HSH                     (0x021E8124)

#define DDRDATACH0_CR_DCCDATADCCPILUT1_REG                             (0x00008128)

  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_OFF         ( 0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_MSK         (0x0000003F)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_HSH         (0x06008128)

  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_OFF         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_MSK         (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_HSH         (0x06068128)

  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_OFF         (12)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_MSK         (0x0003F000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_HSH         (0x060C8128)

  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_OFF         (18)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_MSK         (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_HSH         (0x06128128)

  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_OFF         (24)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_MSK         (0x3F000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_HSH         (0x06188128)

  #define DDRDATACH0_CR_DCCDATADCCPILUT1_Spare_OFF                     (30)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_Spare_WID                     ( 2)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_Spare_MSK                     (0xC0000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_Spare_MIN                     (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT1_Spare_HSH                     (0x021E8128)

#define DDRDATACH0_CR_DCCDATADCCPILUT2_REG                             (0x0000812C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_OFF         ( 0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_MSK         (0x0000003F)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_HSH         (0x0600812C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_OFF         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_MSK         (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_HSH         (0x0606812C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_OFF         (12)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_MSK         (0x0003F000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_HSH         (0x060C812C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_OFF         (18)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_MSK         (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_HSH         (0x0612812C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_OFF         (24)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_MSK         (0x3F000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_HSH         (0x0618812C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT2_Spare_OFF                     (30)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_Spare_WID                     ( 2)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_Spare_MSK                     (0xC0000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_Spare_MIN                     (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT2_Spare_HSH                     (0x021E812C)

#define DDRDATACH0_CR_DCCDATADCCPILUT3_REG                             (0x00008130)

  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_OFF         ( 0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_MSK         (0x0000003F)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_HSH         (0x06008130)

  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_OFF         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_MSK         (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_HSH         (0x06068130)

  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_OFF         (12)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_MSK         (0x0003F000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_HSH         (0x060C8130)

  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_OFF         (18)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_MSK         (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_HSH         (0x06128130)

  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_OFF         (24)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_MSK         (0x3F000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_HSH         (0x06188130)

  #define DDRDATACH0_CR_DCCDATADCCPILUT3_Spare_OFF                     (30)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_Spare_WID                     ( 2)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_Spare_MSK                     (0xC0000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_Spare_MIN                     (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT3_Spare_HSH                     (0x021E8130)

#define DDRDATACH0_CR_DCCDATADCCPILUT4_REG                             (0x00008134)

  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_OFF         ( 0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_MSK         (0x0000003F)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_HSH         (0x06008134)

  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_OFF         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_MSK         (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_HSH         (0x06068134)

  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_OFF         (12)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_MSK         (0x0003F000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_HSH         (0x060C8134)

  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_OFF         (18)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_MSK         (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_HSH         (0x06128134)

  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_OFF         (24)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_WID         ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_MSK         (0x3F000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_MIN         (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_DEF         (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_HSH         (0x06188134)

  #define DDRDATACH0_CR_DCCDATADCCPILUT4_Spare_OFF                     (30)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_Spare_WID                     ( 2)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_Spare_MSK                     (0xC0000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_Spare_MIN                     (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT4_Spare_HSH                     (0x021E8134)

#define DDRDATACH0_CR_DCCDATADCCPILUT5_REG                             (0x00008138)

  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_OFF        ( 0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_WID        ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_MSK        (0x0000003F)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_MIN        (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_MAX        (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_DEF        (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_HSH        (0x06008138)

  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_OFF        ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_WID        ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_MSK        (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_MIN        (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_MAX        (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_DEF        (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_HSH        (0x06068138)

  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_OFF        (12)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_WID        ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_MSK        (0x0003F000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_MIN        (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_MAX        (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_DEF        (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_HSH        (0x060C8138)

  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_OFF        (18)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_WID        ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_MSK        (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_MIN        (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_MAX        (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_DEF        (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_HSH        (0x06128138)

  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_OFF        (24)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_WID        ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_MSK        (0x3F000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_MIN        (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_MAX        (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_DEF        (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_HSH        (0x06188138)

  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiAipCb_OFF                (30)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiAipCb_WID                ( 2)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiAipCb_MSK                (0xC0000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiAipCb_MIN                (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiAipCb_MAX                (3) // 0x00000003
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiAipCb_DEF                (0x00000001)
  #define DDRDATACH0_CR_DCCDATADCCPILUT5_DccPiAipCb_HSH                (0x021E8138)

#define DDRDATACH0_CR_DCCDATADCCPILUT6_REG                             (0x0000813C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_OFF        ( 0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_WID        ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_MSK        (0x0000003F)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_MIN        (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_MAX        (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_DEF        (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_HSH        (0x0600813C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_OFF        ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_WID        ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_MSK        (0x00000FC0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_MIN        (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_MAX        (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_DEF        (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_HSH        (0x0606813C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCode_OFF           (12)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCode_WID           ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCode_MSK           (0x0003F000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCode_MIN           (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCode_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCode_DEF           (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCode_HSH           (0x060C813C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_OFF      (18)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_WID      ( 6)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_MSK      (0x00FC0000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_MIN      (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_MAX      (63) // 0x0000003F
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_DEF      (0x00000020)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_HSH      (0x0612813C)

  #define DDRDATACH0_CR_DCCDATADCCPILUT6_Spare_OFF                     (24)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_Spare_WID                     ( 8)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_Spare_MSK                     (0xFF000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_Spare_MIN                     (0)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_Spare_DEF                     (0x00000000)
  #define DDRDATACH0_CR_DCCDATADCCPILUT6_Spare_HSH                     (0x0818813C)

#define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_REG                         (0x00008140)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_OFF         ( 0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_WID         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_MSK         (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_DEF         (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_HSH         (0x06008140)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_OFF         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_WID         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_MSK         (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_DEF         (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_HSH         (0x06068140)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_OFF         (12)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_WID         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_MSK         (0x0003F000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_DEF         (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_HSH         (0x060C8140)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_OFF         (18)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_WID         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_MSK         (0x00FC0000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_DEF         (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_HSH         (0x06128140)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_OFF           (24)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_WID           ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_MSK           (0x3F000000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_DEF           (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_HSH           (0x06188140)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_Spare_OFF                 (30)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_Spare_WID                 ( 2)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_Spare_MSK                 (0xC0000000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_Spare_MIN                 (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_Spare_MAX                 (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_Spare_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL0_Spare_HSH                 (0x021E8140)

#define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_REG                         (0x00008144)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_OFF         ( 0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_WID         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_MSK         (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_DEF         (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_HSH         (0x06008144)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_OFF         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_WID         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_MSK         (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_DEF         (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_HSH         (0x06068144)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_OFF         (12)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_WID         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_MSK         (0x0003F000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_DEF         (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_HSH         (0x060C8144)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_OFF         (18)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_WID         ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_MSK         (0x00FC0000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_MAX         (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_DEF         (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_HSH         (0x06128144)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_OFF           (24)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_WID           ( 6)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_MSK           (0x3F000000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_MAX           (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_DEF           (0x00000020)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_HSH           (0x06188144)

  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_Spare_OFF                 (30)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_Spare_WID                 ( 2)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_Spare_MSK                 (0xC0000000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_Spare_MIN                 (0)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_Spare_MAX                 (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_Spare_DEF                 (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATATCOCONTROL1_Spare_HSH                 (0x021E8144)

#define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_REG                   (0x00008148)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_OFF ( 0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_WID ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_MSK (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_MAX (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_HSH (0x06008148)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_OFF ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_WID ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_MSK (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_MAX (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_HSH (0x06068148)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_OFF (12)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_WID ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_MSK (0x0003F000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_MAX (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_HSH (0x060C8148)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_OFF (18)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_WID ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_MSK (0x00FC0000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_MAX (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_HSH (0x06128148)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_OFF (24)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_WID ( 2)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_MSK (0x03000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_MAX (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_HSH (0x02188148)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_OFF (26)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_WID ( 2)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_MSK (0x0C000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_MAX (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_HSH (0x021A8148)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_OFF (28)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_WID ( 2)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_MSK (0x30000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_MAX (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_HSH (0x021C8148)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_OFF (30)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_WID ( 2)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_MSK (0xC0000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_MAX (3) // 0x00000003
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_HSH (0x021E8148)

#define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_REG                   (0x0000814C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_OFF ( 0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_WID ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_MSK (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_MAX (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_HSH (0x0600814C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_OFF ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_WID ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_MSK (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_MAX (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_HSH (0x0606814C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_OFF (12)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_WID ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_MSK (0x0003F000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_MAX (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_HSH (0x060C814C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_OFF (18)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_WID ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_MSK (0x00FC0000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_MIN (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_MAX (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_DEF (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_HSH (0x0612814C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_Spare_OFF           (24)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_Spare_WID           ( 8)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_Spare_MSK           (0xFF000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_Spare_MIN           (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_Spare_MAX           (255) // 0x000000FF
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_Spare_DEF           (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL1RANK23_Spare_HSH           (0x0818814C)

#define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_REG                    (0x00008150)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_OFF     ( 0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_MSK     (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_HSH     (0x06008150)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_OFF     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_MSK     (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_HSH     (0x06068150)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_OFF     (12)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_MSK     (0x0003F000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_HSH     (0x060C8150)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_OFF     (18)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_MSK     (0x00FC0000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_HSH     (0x06128150)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_OFF     (24)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_MSK     (0x3F000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_HSH     (0x06188150)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_OFF          (30)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_MSK          (0x40000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_HSH          (0x011E8150)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_OFF         (31)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_WID         ( 1)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_MSK         (0x80000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_MAX         (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_DEF         (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_HSH         (0x011F8150)

#define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_REG                    (0x00008154)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_OFF     ( 0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_MSK     (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_HSH     (0x06008154)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_OFF     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_MSK     (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_HSH     (0x06068154)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_OFF     (12)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_MSK     (0x0003F000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_HSH     (0x060C8154)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_OFF     (18)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_MSK     (0x00FC0000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_HSH     (0x06128154)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_OFF     (24)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_MSK     (0x3F000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_HSH     (0x06188154)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_OFF          (30)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_MSK          (0x40000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_HSH          (0x011E8154)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_OFF         (31)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_WID         ( 1)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_MSK         (0x80000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_MAX         (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_DEF         (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_HSH         (0x011F8154)

#define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_REG                    (0x00008158)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_OFF     ( 0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_MSK     (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_HSH     (0x06008158)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_OFF     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_MSK     (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_HSH     (0x06068158)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_OFF     (12)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_MSK     (0x0003F000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_HSH     (0x060C8158)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_OFF     (18)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_MSK     (0x00FC0000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_HSH     (0x06128158)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_OFF     (24)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_MSK     (0x3F000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_HSH     (0x06188158)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_OFF          (30)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_MSK          (0x40000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_HSH          (0x011E8158)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_OFF         (31)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_WID         ( 1)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_MSK         (0x80000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_MAX         (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_DEF         (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_HSH         (0x011F8158)

#define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_REG                    (0x0000815C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_OFF     ( 0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_MSK     (0x0000003F)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_HSH     (0x0600815C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_OFF     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_MSK     (0x00000FC0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_HSH     (0x0606815C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_OFF     (12)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_MSK     (0x0003F000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_HSH     (0x060C815C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_OFF     (18)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_MSK     (0x00FC0000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_HSH     (0x0612815C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_OFF     (24)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_WID     ( 6)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_MSK     (0x3F000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_MIN     (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_MAX     (63) // 0x0000003F
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_DEF     (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_HSH     (0x0618815C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_OFF          (30)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_WID          ( 1)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_MSK          (0x40000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_MIN          (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_MAX          (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_DEF          (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_HSH          (0x011E815C)

  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_OFF         (31)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_WID         ( 1)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_MSK         (0x80000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_MIN         (0)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_MAX         (1) // 0x00000001
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_DEF         (0x00000000)
  #define DDRDATACH0_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_HSH         (0x011F815C)

#define DDRDATACH1_CR_RXCONTROL0RANK0_REG                              (0x00008180)

  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxRcvEnPi_OFF                  ( 0)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxRcvEnPi_WID                  (11)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxRcvEnPi_MSK                  (0x000007FF)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxRcvEnPi_MIN                  (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxRcvEnPi_MAX                  (2047) // 0x000007FF
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxRcvEnPi_DEF                  (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxRcvEnPi_HSH                  (0x0B008180)

  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsPPi_OFF                   (11)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsPPi_WID                   ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsPPi_MSK                   (0x0003F800)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsPPi_MIN                   (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsPPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsPPi_DEF                   (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsPPi_HSH                   (0x070B8180)

  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxEq_OFF                       (18)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxEq_WID                       ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxEq_MSK                       (0x01FC0000)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxEq_MIN                       (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxEq_MAX                       (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxEq_DEF                       (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxEq_HSH                       (0x07128180)

  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsNPi_OFF                   (25)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsNPi_WID                   ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsNPi_MSK                   (0xFE000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsNPi_MIN                   (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsNPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsNPi_DEF                   (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK0_RxDqsNPi_HSH                   (0x07198180)

#define DDRDATACH1_CR_RXCONTROL0RANK1_REG                              (0x00008184)

  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxRcvEnPi_OFF                  ( 0)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxRcvEnPi_WID                  (11)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxRcvEnPi_MSK                  (0x000007FF)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxRcvEnPi_MIN                  (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxRcvEnPi_MAX                  (2047) // 0x000007FF
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxRcvEnPi_DEF                  (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxRcvEnPi_HSH                  (0x0B008184)

  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsPPi_OFF                   (11)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsPPi_WID                   ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsPPi_MSK                   (0x0003F800)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsPPi_MIN                   (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsPPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsPPi_DEF                   (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsPPi_HSH                   (0x070B8184)

  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxEq_OFF                       (18)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxEq_WID                       ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxEq_MSK                       (0x01FC0000)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxEq_MIN                       (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxEq_MAX                       (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxEq_DEF                       (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxEq_HSH                       (0x07128184)

  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsNPi_OFF                   (25)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsNPi_WID                   ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsNPi_MSK                   (0xFE000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsNPi_MIN                   (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsNPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsNPi_DEF                   (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK1_RxDqsNPi_HSH                   (0x07198184)

#define DDRDATACH1_CR_RXCONTROL0RANK2_REG                              (0x00008188)

  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxRcvEnPi_OFF                  ( 0)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxRcvEnPi_WID                  (11)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxRcvEnPi_MSK                  (0x000007FF)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxRcvEnPi_MIN                  (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxRcvEnPi_MAX                  (2047) // 0x000007FF
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxRcvEnPi_DEF                  (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxRcvEnPi_HSH                  (0x0B008188)

  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsPPi_OFF                   (11)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsPPi_WID                   ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsPPi_MSK                   (0x0003F800)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsPPi_MIN                   (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsPPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsPPi_DEF                   (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsPPi_HSH                   (0x070B8188)

  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxEq_OFF                       (18)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxEq_WID                       ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxEq_MSK                       (0x01FC0000)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxEq_MIN                       (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxEq_MAX                       (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxEq_DEF                       (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxEq_HSH                       (0x07128188)

  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsNPi_OFF                   (25)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsNPi_WID                   ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsNPi_MSK                   (0xFE000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsNPi_MIN                   (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsNPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsNPi_DEF                   (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK2_RxDqsNPi_HSH                   (0x07198188)

#define DDRDATACH1_CR_RXCONTROL0RANK3_REG                              (0x0000818C)

  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxRcvEnPi_OFF                  ( 0)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxRcvEnPi_WID                  (11)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxRcvEnPi_MSK                  (0x000007FF)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxRcvEnPi_MIN                  (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxRcvEnPi_MAX                  (2047) // 0x000007FF
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxRcvEnPi_DEF                  (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxRcvEnPi_HSH                  (0x0B00818C)

  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsPPi_OFF                   (11)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsPPi_WID                   ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsPPi_MSK                   (0x0003F800)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsPPi_MIN                   (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsPPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsPPi_DEF                   (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsPPi_HSH                   (0x070B818C)

  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxEq_OFF                       (18)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxEq_WID                       ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxEq_MSK                       (0x01FC0000)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxEq_MIN                       (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxEq_MAX                       (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxEq_DEF                       (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxEq_HSH                       (0x0712818C)

  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsNPi_OFF                   (25)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsNPi_WID                   ( 7)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsNPi_MSK                   (0xFE000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsNPi_MIN                   (0)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsNPi_MAX                   (127) // 0x0000007F
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsNPi_DEF                   (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL0RANK3_RxDqsNPi_HSH                   (0x0719818C)

#define DDRDATACH1_CR_RXCONTROL1RANK0_REG                              (0x00008190)

  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_HSH          (0x06008190)

  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_HSH          (0x06068190)

  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_OFF          (12)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_MSK          (0x0003F000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_HSH          (0x060C8190)

  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_OFF          (18)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_MSK          (0x00FC0000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_HSH          (0x06128190)

  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqsDfeCoeff_OFF                (24)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqsDfeCoeff_WID                ( 2)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqsDfeCoeff_MSK                (0x03000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqsDfeCoeff_MIN                (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqsDfeCoeff_MAX                (3) // 0x00000003
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqsDfeCoeff_DEF                (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqsDfeCoeff_HSH                (0x02188190)

  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqDfeDlyBit0_OFF               (26)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqDfeDlyBit0_WID               ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqDfeDlyBit0_MSK               (0xFC000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqDfeDlyBit0_MIN               (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqDfeDlyBit0_MAX               (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqDfeDlyBit0_DEF               (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK0_DqDfeDlyBit0_HSH               (0x061A8190)

#define DDRDATACH1_CR_RXCONTROL1RANK1_REG                              (0x00008194)

  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_HSH          (0x06008194)

  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_HSH          (0x06068194)

  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_OFF          (12)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_MSK          (0x0003F000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_HSH          (0x060C8194)

  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_OFF          (18)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_MSK          (0x00FC0000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_HSH          (0x06128194)

  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqsDfeCoeff_OFF                (24)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqsDfeCoeff_WID                ( 2)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqsDfeCoeff_MSK                (0x03000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqsDfeCoeff_MIN                (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqsDfeCoeff_MAX                (3) // 0x00000003
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqsDfeCoeff_DEF                (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqsDfeCoeff_HSH                (0x02188194)

  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqDfeDlyBit0_OFF               (26)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqDfeDlyBit0_WID               ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqDfeDlyBit0_MSK               (0xFC000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqDfeDlyBit0_MIN               (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqDfeDlyBit0_MAX               (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqDfeDlyBit0_DEF               (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK1_DqDfeDlyBit0_HSH               (0x061A8194)

#define DDRDATACH1_CR_RXCONTROL1RANK2_REG                              (0x00008198)

  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_HSH          (0x06008198)

  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_HSH          (0x06068198)

  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_OFF          (12)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_MSK          (0x0003F000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_HSH          (0x060C8198)

  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_OFF          (18)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_MSK          (0x00FC0000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_HSH          (0x06128198)

  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqsDfeCoeff_OFF                (24)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqsDfeCoeff_WID                ( 2)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqsDfeCoeff_MSK                (0x03000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqsDfeCoeff_MIN                (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqsDfeCoeff_MAX                (3) // 0x00000003
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqsDfeCoeff_DEF                (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqsDfeCoeff_HSH                (0x02188198)

  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqDfeDlyBit0_OFF               (26)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqDfeDlyBit0_WID               ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqDfeDlyBit0_MSK               (0xFC000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqDfeDlyBit0_MIN               (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqDfeDlyBit0_MAX               (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqDfeDlyBit0_DEF               (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK2_DqDfeDlyBit0_HSH               (0x061A8198)

#define DDRDATACH1_CR_RXCONTROL1RANK3_REG                              (0x0000819C)

  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_HSH          (0x0600819C)

  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_HSH          (0x0606819C)

  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_OFF          (12)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_MSK          (0x0003F000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_HSH          (0x060C819C)

  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_OFF          (18)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_MSK          (0x00FC0000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_HSH          (0x0612819C)

  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqsDfeCoeff_OFF                (24)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqsDfeCoeff_WID                ( 2)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqsDfeCoeff_MSK                (0x03000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqsDfeCoeff_MIN                (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqsDfeCoeff_MAX                (3) // 0x00000003
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqsDfeCoeff_DEF                (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqsDfeCoeff_HSH                (0x0218819C)

  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqDfeDlyBit0_OFF               (26)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqDfeDlyBit0_WID               ( 6)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqDfeDlyBit0_MSK               (0xFC000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqDfeDlyBit0_MIN               (0)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqDfeDlyBit0_MAX               (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqDfeDlyBit0_DEF               (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL1RANK3_DqDfeDlyBit0_HSH               (0x061A819C)

#define DDRDATACH1_CR_TXTRAINRANK0_REG                                 (0x000081A0)

  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqDelay_OFF                     ( 0)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqDelay_WID                     (10)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqDelay_MSK                     (0x000003FF)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqDelay_MIN                     (0)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqDelay_MAX                     (1023) // 0x000003FF
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqDelay_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqDelay_HSH                     (0x0A0081A0)

  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqsDelay_OFF                    (10)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqsDelay_WID                    (10)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqsDelay_MSK                    (0x000FFC00)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqsDelay_MIN                    (0)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqsDelay_MAX                    (1023) // 0x000003FF
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqsDelay_DEF                    (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxDqsDelay_HSH                    (0x0A0A81A0)

  #define DDRDATACH1_CR_TXTRAINRANK0_TxEqualization_OFF                (20)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxEqualization_WID                ( 6)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxEqualization_MSK                (0x03F00000)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxEqualization_MIN                (0)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxEqualization_MAX                (63) // 0x0000003F
  #define DDRDATACH1_CR_TXTRAINRANK0_TxEqualization_DEF                (0x00000030)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxEqualization_HSH                (0x061481A0)

  #define DDRDATACH1_CR_TXTRAINRANK0_TxRankMuxDelay_OFF                (26)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxRankMuxDelay_WID                ( 4)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxRankMuxDelay_MSK                (0x3C000000)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxRankMuxDelay_MIN                (0)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxRankMuxDelay_MAX                (15) // 0x0000000F
  #define DDRDATACH1_CR_TXTRAINRANK0_TxRankMuxDelay_DEF                (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK0_TxRankMuxDelay_HSH                (0x041A81A0)

  #define DDRDATACH1_CR_TXTRAINRANK0_Spare1_OFF                        (30)
  #define DDRDATACH1_CR_TXTRAINRANK0_Spare1_WID                        ( 2)
  #define DDRDATACH1_CR_TXTRAINRANK0_Spare1_MSK                        (0xC0000000)
  #define DDRDATACH1_CR_TXTRAINRANK0_Spare1_MIN                        (0)
  #define DDRDATACH1_CR_TXTRAINRANK0_Spare1_MAX                        (3) // 0x00000003
  #define DDRDATACH1_CR_TXTRAINRANK0_Spare1_DEF                        (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK0_Spare1_HSH                        (0x021E81A0)

#define DDRDATACH1_CR_TXTRAINRANK1_REG                                 (0x000081A4)

  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqDelay_OFF                     ( 0)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqDelay_WID                     (10)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqDelay_MSK                     (0x000003FF)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqDelay_MIN                     (0)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqDelay_MAX                     (1023) // 0x000003FF
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqDelay_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqDelay_HSH                     (0x0A0081A4)

  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqsDelay_OFF                    (10)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqsDelay_WID                    (10)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqsDelay_MSK                    (0x000FFC00)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqsDelay_MIN                    (0)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqsDelay_MAX                    (1023) // 0x000003FF
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqsDelay_DEF                    (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxDqsDelay_HSH                    (0x0A0A81A4)

  #define DDRDATACH1_CR_TXTRAINRANK1_TxEqualization_OFF                (20)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxEqualization_WID                ( 6)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxEqualization_MSK                (0x03F00000)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxEqualization_MIN                (0)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxEqualization_MAX                (63) // 0x0000003F
  #define DDRDATACH1_CR_TXTRAINRANK1_TxEqualization_DEF                (0x00000030)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxEqualization_HSH                (0x061481A4)

  #define DDRDATACH1_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_OFF (26)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_WID ( 2)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_MSK (0x0C000000)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_MIN (0)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_MAX (3) // 0x00000003
  #define DDRDATACH1_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_DEF (0x00000002)
  #define DDRDATACH1_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_HSH (0x021A81A4)

  #define DDRDATACH1_CR_TXTRAINRANK1_Spare1_OFF                        (28)
  #define DDRDATACH1_CR_TXTRAINRANK1_Spare1_WID                        ( 4)
  #define DDRDATACH1_CR_TXTRAINRANK1_Spare1_MSK                        (0xF0000000)
  #define DDRDATACH1_CR_TXTRAINRANK1_Spare1_MIN                        (0)
  #define DDRDATACH1_CR_TXTRAINRANK1_Spare1_MAX                        (15) // 0x0000000F
  #define DDRDATACH1_CR_TXTRAINRANK1_Spare1_DEF                        (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK1_Spare1_HSH                        (0x041C81A4)

#define DDRDATACH1_CR_TXTRAINRANK2_REG                                 (0x000081A8)

  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqDelay_OFF                     ( 0)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqDelay_WID                     (10)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqDelay_MSK                     (0x000003FF)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqDelay_MIN                     (0)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqDelay_MAX                     (1023) // 0x000003FF
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqDelay_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqDelay_HSH                     (0x0A0081A8)

  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqsDelay_OFF                    (10)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqsDelay_WID                    (10)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqsDelay_MSK                    (0x000FFC00)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqsDelay_MIN                    (0)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqsDelay_MAX                    (1023) // 0x000003FF
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqsDelay_DEF                    (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxDqsDelay_HSH                    (0x0A0A81A8)

  #define DDRDATACH1_CR_TXTRAINRANK2_TxEqualization_OFF                (20)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxEqualization_WID                ( 6)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxEqualization_MSK                (0x03F00000)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxEqualization_MIN                (0)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxEqualization_MAX                (63) // 0x0000003F
  #define DDRDATACH1_CR_TXTRAINRANK2_TxEqualization_DEF                (0x00000030)
  #define DDRDATACH1_CR_TXTRAINRANK2_TxEqualization_HSH                (0x061481A8)

  #define DDRDATACH1_CR_TXTRAINRANK2_Spare1_OFF                        (26)
  #define DDRDATACH1_CR_TXTRAINRANK2_Spare1_WID                        ( 6)
  #define DDRDATACH1_CR_TXTRAINRANK2_Spare1_MSK                        (0xFC000000)
  #define DDRDATACH1_CR_TXTRAINRANK2_Spare1_MIN                        (0)
  #define DDRDATACH1_CR_TXTRAINRANK2_Spare1_MAX                        (63) // 0x0000003F
  #define DDRDATACH1_CR_TXTRAINRANK2_Spare1_DEF                        (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK2_Spare1_HSH                        (0x061A81A8)

#define DDRDATACH1_CR_TXTRAINRANK3_REG                                 (0x000081AC)

  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqDelay_OFF                     ( 0)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqDelay_WID                     (10)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqDelay_MSK                     (0x000003FF)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqDelay_MIN                     (0)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqDelay_MAX                     (1023) // 0x000003FF
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqDelay_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqDelay_HSH                     (0x0A0081AC)

  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqsDelay_OFF                    (10)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqsDelay_WID                    (10)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqsDelay_MSK                    (0x000FFC00)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqsDelay_MIN                    (0)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqsDelay_MAX                    (1023) // 0x000003FF
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqsDelay_DEF                    (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxDqsDelay_HSH                    (0x0A0A81AC)

  #define DDRDATACH1_CR_TXTRAINRANK3_TxEqualization_OFF                (20)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxEqualization_WID                ( 6)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxEqualization_MSK                (0x03F00000)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxEqualization_MIN                (0)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxEqualization_MAX                (63) // 0x0000003F
  #define DDRDATACH1_CR_TXTRAINRANK3_TxEqualization_DEF                (0x00000030)
  #define DDRDATACH1_CR_TXTRAINRANK3_TxEqualization_HSH                (0x061481AC)

  #define DDRDATACH1_CR_TXTRAINRANK3_Spare1_OFF                        (26)
  #define DDRDATACH1_CR_TXTRAINRANK3_Spare1_WID                        ( 6)
  #define DDRDATACH1_CR_TXTRAINRANK3_Spare1_MSK                        (0xFC000000)
  #define DDRDATACH1_CR_TXTRAINRANK3_Spare1_MIN                        (0)
  #define DDRDATACH1_CR_TXTRAINRANK3_Spare1_MAX                        (63) // 0x0000003F
  #define DDRDATACH1_CR_TXTRAINRANK3_Spare1_DEF                        (0x00000000)
  #define DDRDATACH1_CR_TXTRAINRANK3_Spare1_HSH                        (0x061A81AC)

#define DDRDATACH1_CR_TXPERBITLOWRANK0_REG                             (0x000081B0)

  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane0_OFF                     ( 0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane0_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane0_MSK                     (0x0000003F)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane0_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane0_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane0_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane0_HSH                     (0x060081B0)

  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane1_OFF                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane1_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane1_MSK                     (0x00000FC0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane1_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane1_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane1_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane1_HSH                     (0x060681B0)

  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane2_OFF                     (12)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane2_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane2_MSK                     (0x0003F000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane2_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane2_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane2_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane2_HSH                     (0x060C81B0)

  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane3_OFF                     (18)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane3_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane3_MSK                     (0x00FC0000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane3_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane3_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane3_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Lane3_HSH                     (0x061281B0)

  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Spare_OFF                     (24)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Spare_WID                     ( 8)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Spare_MSK                     (0xFF000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Spare_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK0_Spare_HSH                     (0x081881B0)

#define DDRDATACH1_CR_TXPERBITLOWRANK1_REG                             (0x000081B4)

  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane0_OFF                     ( 0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane0_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane0_MSK                     (0x0000003F)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane0_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane0_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane0_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane0_HSH                     (0x060081B4)

  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane1_OFF                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane1_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane1_MSK                     (0x00000FC0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane1_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane1_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane1_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane1_HSH                     (0x060681B4)

  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane2_OFF                     (12)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane2_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane2_MSK                     (0x0003F000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane2_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane2_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane2_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane2_HSH                     (0x060C81B4)

  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane3_OFF                     (18)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane3_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane3_MSK                     (0x00FC0000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane3_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane3_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane3_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Lane3_HSH                     (0x061281B4)

  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Spare_OFF                     (24)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Spare_WID                     ( 8)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Spare_MSK                     (0xFF000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Spare_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK1_Spare_HSH                     (0x081881B4)

#define DDRDATACH1_CR_TXPERBITLOWRANK2_REG                             (0x000081B8)

  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane0_OFF                     ( 0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane0_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane0_MSK                     (0x0000003F)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane0_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane0_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane0_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane0_HSH                     (0x060081B8)

  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane1_OFF                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane1_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane1_MSK                     (0x00000FC0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane1_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane1_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane1_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane1_HSH                     (0x060681B8)

  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane2_OFF                     (12)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane2_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane2_MSK                     (0x0003F000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane2_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane2_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane2_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane2_HSH                     (0x060C81B8)

  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane3_OFF                     (18)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane3_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane3_MSK                     (0x00FC0000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane3_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane3_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane3_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Lane3_HSH                     (0x061281B8)

  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Spare_OFF                     (24)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Spare_WID                     ( 8)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Spare_MSK                     (0xFF000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Spare_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK2_Spare_HSH                     (0x081881B8)

#define DDRDATACH1_CR_TXPERBITLOWRANK3_REG                             (0x000081BC)

  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane0_OFF                     ( 0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane0_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane0_MSK                     (0x0000003F)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane0_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane0_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane0_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane0_HSH                     (0x060081BC)

  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane1_OFF                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane1_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane1_MSK                     (0x00000FC0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane1_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane1_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane1_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane1_HSH                     (0x060681BC)

  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane2_OFF                     (12)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane2_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane2_MSK                     (0x0003F000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane2_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane2_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane2_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane2_HSH                     (0x060C81BC)

  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane3_OFF                     (18)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane3_WID                     ( 6)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane3_MSK                     (0x00FC0000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane3_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane3_MAX                     (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane3_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Lane3_HSH                     (0x061281BC)

  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Spare_OFF                     (24)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Spare_WID                     ( 8)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Spare_MSK                     (0xFF000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Spare_MIN                     (0)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_TXPERBITLOWRANK3_Spare_HSH                     (0x081881BC)

#define DDRDATACH1_CR_RCOMPDATA0_REG                                   (0x000081C0)

  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvUp_OFF                      ( 0)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvUp_WID                      ( 6)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvUp_MSK                      (0x0000003F)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvUp_MIN                      (0)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvUp_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvUp_DEF                      (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvUp_HSH                      (0x060081C0)

  #define DDRDATACH1_CR_RCOMPDATA0_Rsvd_OFF                            ( 6)
  #define DDRDATACH1_CR_RCOMPDATA0_Rsvd_WID                            ( 8)
  #define DDRDATACH1_CR_RCOMPDATA0_Rsvd_MSK                            (0x00003FC0)
  #define DDRDATACH1_CR_RCOMPDATA0_Rsvd_MIN                            (0)
  #define DDRDATACH1_CR_RCOMPDATA0_Rsvd_MAX                            (255) // 0x000000FF
  #define DDRDATACH1_CR_RCOMPDATA0_Rsvd_DEF                            (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA0_Rsvd_HSH                            (0x080681C0)

  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvDown_OFF                    (14)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvDown_WID                    ( 6)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvDown_MSK                    (0x000FC000)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvDown_MIN                    (0)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvDown_MAX                    (63) // 0x0000003F
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvDown_DEF                    (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA0_RcompDrvDown_HSH                    (0x060E81C0)

  #define DDRDATACH1_CR_RCOMPDATA0_SlewRateComp_OFF                    (20)
  #define DDRDATACH1_CR_RCOMPDATA0_SlewRateComp_WID                    ( 5)
  #define DDRDATACH1_CR_RCOMPDATA0_SlewRateComp_MSK                    (0x01F00000)
  #define DDRDATACH1_CR_RCOMPDATA0_SlewRateComp_MIN                    (0)
  #define DDRDATACH1_CR_RCOMPDATA0_SlewRateComp_MAX                    (31) // 0x0000001F
  #define DDRDATACH1_CR_RCOMPDATA0_SlewRateComp_DEF                    (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA0_SlewRateComp_HSH                    (0x051481C0)

  #define DDRDATACH1_CR_RCOMPDATA0_Spare_OFF                           (25)
  #define DDRDATACH1_CR_RCOMPDATA0_Spare_WID                           ( 7)
  #define DDRDATACH1_CR_RCOMPDATA0_Spare_MSK                           (0xFE000000)
  #define DDRDATACH1_CR_RCOMPDATA0_Spare_MIN                           (0)
  #define DDRDATACH1_CR_RCOMPDATA0_Spare_MAX                           (127) // 0x0000007F
  #define DDRDATACH1_CR_RCOMPDATA0_Spare_DEF                           (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA0_Spare_HSH                           (0x071981C0)

#define DDRDATACH1_CR_RCOMPDATA1_REG                                   (0x000081C4)

  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtUp_OFF                      ( 0)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtUp_WID                      ( 6)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtUp_MSK                      (0x0000003F)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtUp_MIN                      (0)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtUp_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtUp_DEF                      (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtUp_HSH                      (0x060081C4)

  #define DDRDATACH1_CR_RCOMPDATA1_spare_OFF                           ( 6)
  #define DDRDATACH1_CR_RCOMPDATA1_spare_WID                           (20)
  #define DDRDATACH1_CR_RCOMPDATA1_spare_MSK                           (0x03FFFFC0)
  #define DDRDATACH1_CR_RCOMPDATA1_spare_MIN                           (0)
  #define DDRDATACH1_CR_RCOMPDATA1_spare_MAX                           (1048575) // 0x000FFFFF
  #define DDRDATACH1_CR_RCOMPDATA1_spare_DEF                           (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA1_spare_HSH                           (0x140681C4)

  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtDown_OFF                    (26)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtDown_WID                    ( 6)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtDown_MSK                    (0xFC000000)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtDown_MIN                    (0)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtDown_MAX                    (63) // 0x0000003F
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtDown_DEF                    (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA1_RcompOdtDown_HSH                    (0x061A81C4)

#define DDRDATACH1_CR_DDRCRDATACONTROL8_REG                            (0x000081C8)

  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_OFF          ( 0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_WID          ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_MSK          (0x00000003)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_MAX          (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_HSH          (0x020081C8)

  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_OFF          ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_WID          ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_MSK          (0x0000000C)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_MAX          (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_HSH          (0x020281C8)

  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_OFF          ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_WID          ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_MSK          (0x00000030)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_MAX          (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_HSH          (0x020481C8)

  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_OFF          ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_WID          ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_MSK          (0x000000C0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_MAX          (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_HSH          (0x020681C8)

  #define DDRDATACH1_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_OFF    ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_WID    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_MSK    (0x00000100)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_MIN    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_MAX    (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_DEF    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_HSH    (0x010881C8)

  #define DDRDATACH1_CR_DDRCRDATACONTROL8_spare_OFF                    ( 9)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_spare_WID                    (23)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_spare_MSK                    (0xFFFFFE00)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_spare_MIN                    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_spare_MAX                    (8388607) // 0x007FFFFF
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_spare_DEF                    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL8_spare_HSH                    (0x170981C8)

#define DDRDATACH1_CR_RCOMPDATA2_REG                                   (0x000081CC)

  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttUp_OFF                      ( 0)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttUp_WID                      ( 8)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttUp_MSK                      (0x000000FF)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttUp_MIN                      (0)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttUp_MAX                      (255) // 0x000000FF
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttUp_DEF                      (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttUp_HSH                      (0x080081CC)

  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttDn_OFF                      ( 8)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttDn_WID                      ( 8)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttDn_MSK                      (0x0000FF00)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttDn_MIN                      (0)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttDn_MAX                      (255) // 0x000000FF
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttDn_DEF                      (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA2_PanicVttDn_HSH                      (0x080881CC)

  #define DDRDATACH1_CR_RCOMPDATA2_RcompCmdDn200ohm_OFF                (16)
  #define DDRDATACH1_CR_RCOMPDATA2_RcompCmdDn200ohm_WID                ( 6)
  #define DDRDATACH1_CR_RCOMPDATA2_RcompCmdDn200ohm_MSK                (0x003F0000)
  #define DDRDATACH1_CR_RCOMPDATA2_RcompCmdDn200ohm_MIN                (0)
  #define DDRDATACH1_CR_RCOMPDATA2_RcompCmdDn200ohm_MAX                (63) // 0x0000003F
  #define DDRDATACH1_CR_RCOMPDATA2_RcompCmdDn200ohm_DEF                (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA2_RcompCmdDn200ohm_HSH                (0x061081CC)

  #define DDRDATACH1_CR_RCOMPDATA2_Spare_OFF                           (22)
  #define DDRDATACH1_CR_RCOMPDATA2_Spare_WID                           (10)
  #define DDRDATACH1_CR_RCOMPDATA2_Spare_MSK                           (0xFFC00000)
  #define DDRDATACH1_CR_RCOMPDATA2_Spare_MIN                           (0)
  #define DDRDATACH1_CR_RCOMPDATA2_Spare_MAX                           (1023) // 0x000003FF
  #define DDRDATACH1_CR_RCOMPDATA2_Spare_DEF                           (0x00000000)
  #define DDRDATACH1_CR_RCOMPDATA2_Spare_HSH                           (0x0A1681CC)

#define DDRDATACH1_CR_RXCONTROL2RANK0_REG                              (0x000081D0)

  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_HSH          (0x060081D0)

  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_HSH          (0x060681D0)

  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_OFF           (12)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_HSH           (0x050C81D0)

  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_OFF           (17)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_HSH           (0x051181D0)

  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_OFF           (22)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_HSH           (0x051681D0)

  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_OFF           (27)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_HSH           (0x051B81D0)

#define DDRDATACH1_CR_RXCONTROL2RANK1_REG                              (0x000081D4)

  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_HSH          (0x060081D4)

  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_HSH          (0x060681D4)

  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_OFF           (12)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_HSH           (0x050C81D4)

  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_OFF           (17)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_HSH           (0x051181D4)

  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_OFF           (22)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_HSH           (0x051681D4)

  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_OFF           (27)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_HSH           (0x051B81D4)

#define DDRDATACH1_CR_RXCONTROL2RANK2_REG                              (0x000081D8)

  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_HSH          (0x060081D8)

  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_HSH          (0x060681D8)

  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_OFF           (12)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_HSH           (0x050C81D8)

  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_OFF           (17)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_HSH           (0x051181D8)

  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_OFF           (22)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_HSH           (0x051681D8)

  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_OFF           (27)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_HSH           (0x051B81D8)

#define DDRDATACH1_CR_RXCONTROL2RANK3_REG                              (0x000081DC)

  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_HSH          (0x060081DC)

  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_HSH          (0x060681DC)

  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_OFF           (12)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_HSH           (0x050C81DC)

  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_OFF           (17)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_HSH           (0x051181DC)

  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_OFF           (22)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_HSH           (0x051681DC)

  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_OFF           (27)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_HSH           (0x051B81DC)

#define DDRDATACH1_CR_DATATRAINFEEDBACK_REG                            (0x000081E0)

  #define DDRDATACH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF        ( 0)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID        ( 9)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK        (0x000001FF)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN        (0)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX        (511) // 0x000001FF
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF        (0x00000000)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH        (0x090081E0)

  #define DDRDATACH1_CR_DATATRAINFEEDBACK_Spare_OFF                    ( 9)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_Spare_WID                    (23)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_Spare_MSK                    (0xFFFFFE00)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_Spare_MIN                    (0)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_Spare_MAX                    (8388607) // 0x007FFFFF
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_Spare_DEF                    (0x00000000)
  #define DDRDATACH1_CR_DATATRAINFEEDBACK_Spare_HSH                    (0x170981E0)

#define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_REG                          (0x000081E8)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF      ( 0)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID      ( 6)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK      (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN      (-32)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX      (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF      (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH      (0x860081E8)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF    ( 6)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID    ( 6)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK    (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN    (-32)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX    (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH    (0x860681E8)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF      (12)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID      ( 5)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK      (0x0001F000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN      (-16)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX      (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF      (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH      (0x850C81E8)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF    (17)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID    ( 5)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK    (0x003E0000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN    (-16)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX    (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH    (0x851181E8)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_Spare_OFF                  (22)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_Spare_WID                  ( 5)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_Spare_MSK                  (0x07C00000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_Spare_MIN                  (0)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_Spare_MAX                  (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_Spare_DEF                  (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_Spare_HSH                  (0x051681E8)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF   (27)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID   ( 5)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK   (0xF8000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN   (-16)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX   (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF   (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH   (0x851B81E8)

#define DDRDATACH1_CR_DDRCRDATACONTROL1_REG                            (0x000081EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RefPi_OFF                    ( 0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RefPi_WID                    ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RefPi_MSK                    (0x0000000F)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RefPi_MIN                    (-8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RefPi_MAX                    (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RefPi_DEF                    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RefPi_HSH                    (0x840081EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllMask_OFF                  ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllMask_WID                  ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllMask_MSK                  (0x00000030)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllMask_MIN                  (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllMask_MAX                  (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllMask_DEF                  (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllMask_HSH                  (0x020481EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllWeakLock_OFF              ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllWeakLock_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllWeakLock_MSK              (0x00000040)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllWeakLock_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllWeakLock_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllWeakLock_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_DllWeakLock_HSH              (0x010681EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF       ( 7)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID       ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK       (0x00000380)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN       (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX       (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF       (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH       (0x030781EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF                (10)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RxBiasCtl_WID                ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK                (0x00003C00)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN                (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX                (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF                (0x00000008)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH                (0x040A81EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDelay_OFF                 (14)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDelay_WID                 ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDelay_MSK                 (0x0007C000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDelay_MIN                 (-16)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDelay_MAX                 (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDelay_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDelay_HSH                 (0x850E81EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDuration_OFF              (19)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDuration_WID              ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDuration_MSK              (0x00380000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDuration_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDuration_MAX              (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDuration_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_OdtDuration_HSH              (0x031381EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF            (22)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID            ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK            (0x07C00000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN            (-16)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX            (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF            (0x0000001C)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH            (0x851681EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF         (27)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID         ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK         (0x38000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX         (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF         (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH         (0x031B81EC)

  #define DDRDATACH1_CR_DDRCRDATACONTROL1_CBEnAmp2_OFF                 (30)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_CBEnAmp2_WID                 ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_CBEnAmp2_MSK                 (0xC0000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_CBEnAmp2_MIN                 (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_CBEnAmp2_MAX                 (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_CBEnAmp2_DEF                 (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL1_CBEnAmp2_HSH                 (0x021E81EC)

#define DDRDATACH1_CR_DDRCRDATACONTROL2_REG                            (0x000081F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF             ( 0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID             ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK             (0x0000001F)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN             (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX             (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF             (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH             (0x050081F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF              ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceBiasOn_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK              (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH              (0x010581F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceRxOn_OFF                ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceRxOn_WID                ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceRxOn_MSK                (0x00000040)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceRxOn_MIN                (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceRxOn_MAX                (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceRxOn_DEF                (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_ForceRxOn_HSH                (0x010681F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_OFF      ( 7)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_WID      ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_MSK      (0x00000080)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_MIN      (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_MAX      (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_DEF      (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_HSH      (0x010781F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_OFF           ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_WID           ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_MSK           (0x00000100)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_MAX           (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_HSH           (0x010881F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxRankMuxDelay_OFF           ( 9)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxRankMuxDelay_WID           ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxRankMuxDelay_MSK           (0x00001E00)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxRankMuxDelay_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxRankMuxDelay_MAX           (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxRankMuxDelay_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxRankMuxDelay_HSH           (0x040981F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF              (13)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxClkStgNum_WID              ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK              (0x0003E000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX              (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF              (0x00000011)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH              (0x050D81F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF              (18)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_WlLongDelEn_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK              (0x00040000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH              (0x011281F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF          (19)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK          (0x00080000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF          (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH          (0x011381F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                 (20)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                 ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                 (0x00100000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                 (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                 (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                 (0x011481F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF                (21)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVddqOdt_WID                ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK                (0x00200000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN                (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX                (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF                (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH                (0x011581F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                 (22)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVttOdt_WID                 ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                 (0x00400000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                 (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                 (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                 (0x011681F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF             (23)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID             ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK             (0x00800000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN             (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX             (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF             (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH             (0x011781F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxEqDis_OFF                  (24)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxEqDis_WID                  ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxEqDis_MSK                  (0x01000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxEqDis_MIN                  (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxEqDis_MAX                  (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxEqDis_DEF                  (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxEqDis_HSH                  (0x011881F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF            (25)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID            ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK            (0x02000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN            (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX            (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF            (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH            (0x011981F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Cben_OFF                     (26)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Cben_WID                     ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Cben_MSK                     (0x1C000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Cben_MIN                     (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Cben_MAX                     (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Cben_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_Cben_HSH                     (0x031A81F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF          (29)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK          (0x20000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH          (0x011D81F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF          (30)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK          (0x40000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH          (0x011E81F0)

  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF          (31)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK          (0x80000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH          (0x011F81F0)

#define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_REG                         (0x000081FC)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF           ( 0)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID           ( 6)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK           (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN           (-32)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH           (0x860081FC)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF           ( 6)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID           ( 7)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK           (0x00001FC0)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN           (-64)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH           (0x870681FC)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF            (13)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID            ( 6)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK            (0x0007E000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN            (-32)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX            (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF            (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH            (0x860D81FC)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF           (19)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID           ( 6)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK           (0x01F80000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN           (-32)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH           (0x861381FC)

  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF            (25)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID            ( 7)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK            (0xFE000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN            (-64)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF            (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH            (0x871981FC)

#define DDRDATACH1_CR_DDRCRDATACONTROL0_REG                            (0x00008200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF           ( 0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxTrainingMode_WID           ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK           (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX           (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH           (0x01008200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF           ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_WLTrainingMode_WID           ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK           (0x00000002)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX           (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH           (0x01018200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF           ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RLTrainingMode_WID           ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK           (0x00000004)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX           (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH           (0x01028200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF     ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID     ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK     (0x00000008)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX     (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH     (0x01038200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxOn_OFF                     ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxOn_WID                     ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxOn_MSK                     (0x00000010)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxOn_MIN                     (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxOn_MAX                     (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxOn_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxOn_HSH                     (0x01048200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF               ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID               ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK               (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN               (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX               (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF               (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH               (0x01058200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxPiOn_OFF                   ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxPiOn_WID                   ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxPiOn_MSK                   (0x00000040)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxPiOn_MIN                   (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxPiOn_MAX                   (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxPiOn_DEF                   (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxPiOn_HSH                   (0x01068200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxPiOn_OFF                   ( 7)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxPiOn_WID                   ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxPiOn_MSK                   (0x00000080)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxPiOn_MIN                   (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxPiOn_MAX                   (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxPiOn_DEF                   (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxPiOn_HSH                   (0x01078200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF         ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_InternalClocksOn_WID         ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK         (0x00000100)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX         (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF         (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH         (0x01088200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF         ( 9)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID         ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK         (0x00000200)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX         (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF         (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH         (0x01098200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxDisable_OFF                (10)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxDisable_WID                ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxDisable_MSK                (0x00000400)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxDisable_MIN                (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxDisable_MAX                (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxDisable_DEF                (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_TxDisable_HSH                (0x010A8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDisable_OFF                (11)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDisable_WID                ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDisable_MSK                (0x00000800)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDisable_MIN                (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDisable_MAX                (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDisable_DEF                (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDisable_HSH                (0x010B8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_Spare2_OFF                   (12)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_Spare2_WID                   ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_Spare2_MSK                   (0x00001000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_Spare2_MIN                   (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_Spare2_MAX                   (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_Spare2_DEF                   (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_Spare2_HSH                   (0x010C8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF                (13)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDqsCtle_WID                ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK                (0x00006000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN                (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX                (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF                (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH                (0x020D8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxReadPointer_OFF            (15)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxReadPointer_WID            ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxReadPointer_MSK            (0x00078000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxReadPointer_MIN            (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxReadPointer_MAX            (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxReadPointer_DEF            (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_RxReadPointer_HSH            (0x040F8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_OFF       (19)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_WID       ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_MSK       (0x00180000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_MIN       (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_MAX       (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_DEF       (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_HSH       (0x02138200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_OFF            (21)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_WID            ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_MSK            (0x00200000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_MIN            (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_MAX            (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_DEF            (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_HSH            (0x01158200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DqTcoBypass_OFF              (22)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DqTcoBypass_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DqTcoBypass_MSK              (0x00400000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DqTcoBypass_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DqTcoBypass_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DqTcoBypass_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DqTcoBypass_HSH              (0x01168200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_viewQclkDis_OFF              (23)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_viewQclkDis_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_viewQclkDis_MSK              (0x00800000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_viewQclkDis_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_viewQclkDis_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_viewQclkDis_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_viewQclkDis_HSH              (0x01178200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF               (24)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_ForceOdtOn_WID               ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK               (0x01000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN               (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX               (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF               (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH               (0x01188200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampOff_OFF               (25)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampOff_WID               ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampOff_MSK               (0x02000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampOff_MIN               (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampOff_MAX               (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampOff_DEF               (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampOff_HSH               (0x01198200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF         (26)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID         ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK         (0x04000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX         (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF         (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH         (0x011A8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF          (27)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK          (0x08000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH          (0x011B8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_spare_OFF                    (28)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_spare_WID                    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_spare_MSK                    (0x10000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_spare_MIN                    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_spare_MAX                    (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_spare_DEF                    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_spare_HSH                    (0x011C8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF               (29)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LongOdtR2W_WID               ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK               (0x20000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN               (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX               (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF               (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH               (0x011D8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF          (30)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK          (0x40000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH          (0x011E8200)

  #define DDRDATACH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF             (31)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID             ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK             (0x80000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN             (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX             (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF             (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH             (0x011F8200)

#define DDRDATACH1_CR_DDRCRDATACONTROL3_REG                            (0x00008208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_OFF        ( 0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_WID        ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_MSK        (0x0000000F)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_MIN        (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_MAX        (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_DEF        (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_HSH        (0x04008208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_OFF ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_WID ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_MSK (0x00000030)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_MAX (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_DEF (0x00000002)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_HSH (0x02048208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_OFF    ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_WID    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_MSK    (0x00000040)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_MIN    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_MAX    (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_DEF    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_HSH    (0x01068208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_OFF      ( 7)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_WID      ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_MSK      (0x00000080)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_MIN      (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_MAX      (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_DEF      (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_HSH      (0x01078208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDelay_OFF              ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDelay_WID              ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDelay_MSK              (0x00003F00)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDelay_MIN              (-32)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDelay_MAX              (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDelay_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDelay_HSH              (0x86088208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_OFF   (14)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_WID   ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_MSK   (0x00004000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_MIN   (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_MAX   (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_DEF   (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_HSH   (0x010E8208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_OFF       (15)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_WID       ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_MSK       (0x00008000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_MIN       (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_MAX       (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_DEF       (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_HSH       (0x010F8208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDuration_OFF           (16)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDuration_WID           ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDuration_MSK           (0x00070000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDuration_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDuration_MAX           (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDuration_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_DqsOdtDuration_HSH           (0x03108208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_OFF   (19)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_WID   ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_MSK   (0x00080000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_MIN   (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_MAX   (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_DEF   (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_HSH   (0x01138208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_LeakerComp_OFF               (20)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_LeakerComp_WID               ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_LeakerComp_MSK               (0x00700000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_LeakerComp_MIN               (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_LeakerComp_MAX               (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_LeakerComp_DEF               (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_LeakerComp_HSH               (0x03148208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rxclkstgnummsb_OFF           (23)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rxclkstgnummsb_WID           ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rxclkstgnummsb_MSK           (0x00800000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rxclkstgnummsb_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rxclkstgnummsb_MAX           (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rxclkstgnummsb_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rxclkstgnummsb_HSH           (0x01178208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_NomPgDis_OFF                 (24)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_NomPgDis_WID                 ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_NomPgDis_MSK                 (0x01000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_NomPgDis_MIN                 (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_NomPgDis_MAX                 (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_NomPgDis_DEF                 (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_NomPgDis_HSH                 (0x01188208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_OFF    (25)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_WID    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_MSK    (0x02000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_MIN    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_MAX    (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_DEF    (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_HSH    (0x01198208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_StrongWkLeaker_OFF           (26)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_StrongWkLeaker_WID           ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_StrongWkLeaker_MSK           (0x3C000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_StrongWkLeaker_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_StrongWkLeaker_MAX           (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_StrongWkLeaker_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_StrongWkLeaker_HSH           (0x041A8208)

  #define DDRDATACH1_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                 (30)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                 ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                 (0xC0000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                 (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                 (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                 (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                 (0x021E8208)

#define DDRDATACH1_CR_DDRCRDATACONTROL4_REG                            (0x0000820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_OFF     ( 0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_WID     ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_MSK     (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_MAX     (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_HSH     (0x0100820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_OFF    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_WID    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_MSK    (0x00000002)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_MIN    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_MAX    (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_DEF    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_HSH    (0x0101820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_biasrcomp_OFF                ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_biasrcomp_WID                ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_biasrcomp_MSK                (0x0000001C)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_biasrcomp_MIN                (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_biasrcomp_MAX                (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_biasrcomp_DEF                (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_biasrcomp_HSH                (0x0302820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewcal_OFF              ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewcal_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewcal_MSK              (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewcal_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewcal_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewcal_DEF              (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewcal_HSH              (0x0105820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_OFF       ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_WID       ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_MSK       (0x00000040)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_MIN       (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_MAX       (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_DEF       (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_HSH       (0x0106820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewcal_OFF              ( 7)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewcal_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewcal_MSK              (0x00000080)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewcal_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewcal_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewcal_DEF              (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewcal_HSH              (0x0107820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_OFF       ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_WID       ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_MSK       (0x00000100)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_MIN       (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_MAX       (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_DEF       (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_HSH       (0x0108820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_DisPanicDrv_OFF              ( 9)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_DisPanicDrv_WID              ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_DisPanicDrv_MSK              (0x00000600)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_DisPanicDrv_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_DisPanicDrv_MAX              (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_DisPanicDrv_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_DisPanicDrv_HSH              (0x0209820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dllnbiassel_OFF              (11)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dllnbiassel_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dllnbiassel_MSK              (0x00000800)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dllnbiassel_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dllnbiassel_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dllnbiassel_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dllnbiassel_HSH              (0x010B820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxsel_OFF                    (12)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxsel_WID                    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxsel_MSK                    (0x00001000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxsel_MIN                    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxsel_MAX                    (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxsel_DEF                    (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_rxsel_HSH                    (0x010C820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ampoffseten_OFF              (13)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ampoffseten_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ampoffseten_MSK              (0x00002000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ampoffseten_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ampoffseten_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ampoffseten_DEF              (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ampoffseten_HSH              (0x010D820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_LpDdr4Mode_OFF               (14)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_LpDdr4Mode_WID               ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_LpDdr4Mode_MSK               (0x00004000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_LpDdr4Mode_MIN               (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_LpDdr4Mode_MAX               (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_LpDdr4Mode_DEF               (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_LpDdr4Mode_HSH               (0x010E820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_OFF   (15)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_WID   ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_MSK   (0x00008000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_MIN   (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_MAX   (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_DEF   (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_HSH   (0x010F820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_OFF     (16)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_WID     ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_MSK     (0x00010000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_MAX     (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_HSH     (0x0110820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_OFF        (17)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_WID        ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_MSK        (0x00020000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_MIN        (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_MAX        (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_DEF        (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_HSH        (0x0111820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTEn_OFF                 (18)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTEn_WID                 ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTEn_MSK                 (0x00040000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTEn_MIN                 (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTEn_MAX                 (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTEn_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_VssODTEn_HSH                 (0x0112820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_OFF     (19)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_WID     ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_MSK     (0x00F80000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_MAX     (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_HSH     (0x0513820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_OFF       (24)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_WID       ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_MSK       (0x1F000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_MIN       (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_MAX       (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_DEF       (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_HSH       (0x0518820C)

  #define DDRDATACH1_CR_DDRCRDATACONTROL4_spare2_OFF                   (29)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_spare2_WID                   ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_spare2_MSK                   (0xE0000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_spare2_MIN                   (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_spare2_MAX                   (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_spare2_DEF                   (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL4_spare2_HSH                   (0x031D820C)

#define DDRDATACH1_CR_DDRCRDATACONTROL5_REG                            (0x00008210)

  #define DDRDATACH1_CR_DDRCRDATACONTROL5_RxVref_OFF                   ( 0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_RxVref_WID                   ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_RxVref_MSK                   (0x000000FF)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_RxVref_MIN                   (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_RxVref_MAX                   (255) // 0x000000FF
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_RxVref_DEF                   (0x00000060)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_RxVref_HSH                   (0x08008210)

  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_OFF        ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_WID        ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_MSK        (0x00000100)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_MIN        (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_MAX        (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_DEF        (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_HSH        (0x01088210)

  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_OFF         ( 9)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_WID         ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_MSK         (0x00000600)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_MAX         (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_DEF         (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_HSH         (0x02098210)

  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_OFF (11)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_WID ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_MSK (0x00007800)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_MAX (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_HSH (0x040B8210)

  #define DDRDATACH1_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_OFF        (15)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_WID        ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_MSK        (0x00008000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_MIN        (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_MAX        (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_DEF        (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_HSH        (0x010F8210)

  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_OFF          (16)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_WID          ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_MSK          (0x00FF0000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_MAX          (255) // 0x000000FF
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_HSH          (0x08108210)

  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdData_OFF            (24)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdData_WID            ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdData_MSK            (0xFF000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdData_MIN            (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdData_MAX            (255) // 0x000000FF
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdData_DEF            (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL5_DdrDqOvrdData_HSH            (0x08188210)

#define DDRDATACH1_CR_DDRCRDATACONTROL6_REG                            (0x00008214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankOvrd_OFF                 ( 0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankOvrd_WID                 ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankOvrd_MSK                 (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankOvrd_MIN                 (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankOvrd_MAX                 (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankOvrd_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankOvrd_HSH                 (0x01008214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankValue_OFF                ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankValue_WID                ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankValue_MSK                (0x00000006)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankValue_MIN                (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankValue_MAX                (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankValue_DEF                (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RankValue_HSH                (0x02018214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_Gear1_OFF                    ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_Gear1_WID                    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_Gear1_MSK                    (0x00000008)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_Gear1_MIN                    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_Gear1_MAX                    (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_Gear1_DEF                    (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_Gear1_HSH                    (0x01038214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_OFF           ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_WID           ( 5)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_MSK           (0x000001F0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_DEF           (0x00000008)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_HSH           (0x05048214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_OFF     ( 9)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_WID     ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_MSK     (0x00000200)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_MAX     (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_HSH     (0x01098214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_OFF (10)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_WID ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_MSK (0x00000400)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_MAX (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_HSH (0x010A8214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_local_gate_d0tx_OFF          (11)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_local_gate_d0tx_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_local_gate_d0tx_MSK          (0x00000800)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_local_gate_d0tx_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_local_gate_d0tx_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_local_gate_d0tx_DEF          (0x00000001)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_local_gate_d0tx_HSH          (0x010B8214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_strongwkleakermsb_OFF        (12)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_strongwkleakermsb_WID        ( 2)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_strongwkleakermsb_MSK        (0x00003000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_strongwkleakermsb_MIN        (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_strongwkleakermsb_MAX        (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_strongwkleakermsb_DEF        (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_strongwkleakermsb_HSH        (0x020C8214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_OFF    (14)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_WID    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_MSK    (0x00004000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_MIN    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_MAX    (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_DEF    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_HSH    (0x010E8214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_OFF    (15)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_WID    ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_MSK    (0x00008000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_MIN    (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_MAX    (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_DEF    (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_HSH    (0x010F8214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxBiasCtl1_OFF               (16)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxBiasCtl1_WID               ( 8)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxBiasCtl1_MSK               (0x00FF0000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxBiasCtl1_MIN               (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxBiasCtl1_MAX               (255) // 0x000000FF
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxBiasCtl1_DEF               (0x00000002)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_RxBiasCtl1_HSH               (0x08108214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsPon_OFF              (24)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsPon_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsPon_MSK              (0x01000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsPon_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsPon_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsPon_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsPon_HSH              (0x01188214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsNon_OFF              (25)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsNon_WID              ( 1)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsNon_MSK              (0x02000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsNon_MIN              (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsNon_MAX              (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsNon_DEF              (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_ForceDqsNon_HSH              (0x01198214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_sdll_picb_OFF                (26)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_sdll_picb_WID                ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_sdll_picb_MSK                (0x1C000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_sdll_picb_MIN                (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_sdll_picb_MAX                (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_sdll_picb_DEF                (0x00000002)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_sdll_picb_HSH                (0x031A8214)

  #define DDRDATACH1_CR_DDRCRDATACONTROL6_d0_picb_OFF                  (29)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_d0_picb_WID                  ( 3)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_d0_picb_MSK                  (0xE0000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_d0_picb_MIN                  (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_d0_picb_MAX                  (7) // 0x00000007
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_d0_picb_DEF                  (0x00000002)
  #define DDRDATACH1_CR_DDRCRDATACONTROL6_d0_picb_HSH                  (0x031D8214)

#define DDRDATACH1_CR_DDRCRDATACONTROL7_REG                            (0x00008218)

  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_OFF           ( 0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_WID           ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_MSK           (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_HSH           (0x06008218)

  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_OFF           ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_WID           ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_MSK           (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_HSH           (0x06068218)

  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_OFF           (12)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_WID           ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_MSK           (0x0003F000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_HSH           (0x060C8218)

  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_OFF           (18)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_WID           ( 6)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_MSK           (0x00FC0000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_HSH           (0x06128218)

  #define DDRDATACH1_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_OFF             (24)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_WID             ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_MSK             (0x0F000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_MIN             (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_MAX             (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_DEF             (0x00000004)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_HSH             (0x04188218)

  #define DDRDATACH1_CR_DDRCRDATACONTROL7_d0_bw_ctrl_OFF               (28)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_d0_bw_ctrl_WID               ( 4)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_d0_bw_ctrl_MSK               (0xF0000000)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_d0_bw_ctrl_MIN               (0)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_d0_bw_ctrl_MAX               (15) // 0x0000000F
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_d0_bw_ctrl_DEF               (0x00000004)
  #define DDRDATACH1_CR_DDRCRDATACONTROL7_d0_bw_ctrl_HSH               (0x041C8218)

#define DDRDATACH1_CR_DELTADQSRANK0_REG                                (0x0000821C)

  #define DDRDATACH1_CR_DELTADQSRANK0_DeltaDQS_OFF                     ( 0)
  #define DDRDATACH1_CR_DELTADQSRANK0_DeltaDQS_WID                     (10)
  #define DDRDATACH1_CR_DELTADQSRANK0_DeltaDQS_MSK                     (0x000003FF)
  #define DDRDATACH1_CR_DELTADQSRANK0_DeltaDQS_MIN                     (0)
  #define DDRDATACH1_CR_DELTADQSRANK0_DeltaDQS_MAX                     (1023) // 0x000003FF
  #define DDRDATACH1_CR_DELTADQSRANK0_DeltaDQS_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DELTADQSRANK0_DeltaDQS_HSH                     (0x0A00821C)

  #define DDRDATACH1_CR_DELTADQSRANK0_Spare1_OFF                       (10)
  #define DDRDATACH1_CR_DELTADQSRANK0_Spare1_WID                       (22)
  #define DDRDATACH1_CR_DELTADQSRANK0_Spare1_MSK                       (0xFFFFFC00)
  #define DDRDATACH1_CR_DELTADQSRANK0_Spare1_MIN                       (0)
  #define DDRDATACH1_CR_DELTADQSRANK0_Spare1_MAX                       (4194303) // 0x003FFFFF
  #define DDRDATACH1_CR_DELTADQSRANK0_Spare1_DEF                       (0x00000000)
  #define DDRDATACH1_CR_DELTADQSRANK0_Spare1_HSH                       (0x160A821C)

#define DDRDATACH1_CR_DELTADQSRANK1_REG                                (0x00008220)

  #define DDRDATACH1_CR_DELTADQSRANK1_DeltaDQS_OFF                     ( 0)
  #define DDRDATACH1_CR_DELTADQSRANK1_DeltaDQS_WID                     (10)
  #define DDRDATACH1_CR_DELTADQSRANK1_DeltaDQS_MSK                     (0x000003FF)
  #define DDRDATACH1_CR_DELTADQSRANK1_DeltaDQS_MIN                     (0)
  #define DDRDATACH1_CR_DELTADQSRANK1_DeltaDQS_MAX                     (1023) // 0x000003FF
  #define DDRDATACH1_CR_DELTADQSRANK1_DeltaDQS_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DELTADQSRANK1_DeltaDQS_HSH                     (0x0A008220)

  #define DDRDATACH1_CR_DELTADQSRANK1_Spare1_OFF                       (10)
  #define DDRDATACH1_CR_DELTADQSRANK1_Spare1_WID                       (22)
  #define DDRDATACH1_CR_DELTADQSRANK1_Spare1_MSK                       (0xFFFFFC00)
  #define DDRDATACH1_CR_DELTADQSRANK1_Spare1_MIN                       (0)
  #define DDRDATACH1_CR_DELTADQSRANK1_Spare1_MAX                       (4194303) // 0x003FFFFF
  #define DDRDATACH1_CR_DELTADQSRANK1_Spare1_DEF                       (0x00000000)
  #define DDRDATACH1_CR_DELTADQSRANK1_Spare1_HSH                       (0x160A8220)

#define DDRDATACH1_CR_DELTADQSRANK2_REG                                (0x00008224)

  #define DDRDATACH1_CR_DELTADQSRANK2_DeltaDQS_OFF                     ( 0)
  #define DDRDATACH1_CR_DELTADQSRANK2_DeltaDQS_WID                     (10)
  #define DDRDATACH1_CR_DELTADQSRANK2_DeltaDQS_MSK                     (0x000003FF)
  #define DDRDATACH1_CR_DELTADQSRANK2_DeltaDQS_MIN                     (0)
  #define DDRDATACH1_CR_DELTADQSRANK2_DeltaDQS_MAX                     (1023) // 0x000003FF
  #define DDRDATACH1_CR_DELTADQSRANK2_DeltaDQS_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DELTADQSRANK2_DeltaDQS_HSH                     (0x0A008224)

  #define DDRDATACH1_CR_DELTADQSRANK2_Spare1_OFF                       (10)
  #define DDRDATACH1_CR_DELTADQSRANK2_Spare1_WID                       (22)
  #define DDRDATACH1_CR_DELTADQSRANK2_Spare1_MSK                       (0xFFFFFC00)
  #define DDRDATACH1_CR_DELTADQSRANK2_Spare1_MIN                       (0)
  #define DDRDATACH1_CR_DELTADQSRANK2_Spare1_MAX                       (4194303) // 0x003FFFFF
  #define DDRDATACH1_CR_DELTADQSRANK2_Spare1_DEF                       (0x00000000)
  #define DDRDATACH1_CR_DELTADQSRANK2_Spare1_HSH                       (0x160A8224)

#define DDRDATACH1_CR_DELTADQSRANK3_REG                                (0x00008228)

  #define DDRDATACH1_CR_DELTADQSRANK3_DeltaDQS_OFF                     ( 0)
  #define DDRDATACH1_CR_DELTADQSRANK3_DeltaDQS_WID                     (10)
  #define DDRDATACH1_CR_DELTADQSRANK3_DeltaDQS_MSK                     (0x000003FF)
  #define DDRDATACH1_CR_DELTADQSRANK3_DeltaDQS_MIN                     (0)
  #define DDRDATACH1_CR_DELTADQSRANK3_DeltaDQS_MAX                     (1023) // 0x000003FF
  #define DDRDATACH1_CR_DELTADQSRANK3_DeltaDQS_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DELTADQSRANK3_DeltaDQS_HSH                     (0x0A008228)

  #define DDRDATACH1_CR_DELTADQSRANK3_Spare1_OFF                       (10)
  #define DDRDATACH1_CR_DELTADQSRANK3_Spare1_WID                       (22)
  #define DDRDATACH1_CR_DELTADQSRANK3_Spare1_MSK                       (0xFFFFFC00)
  #define DDRDATACH1_CR_DELTADQSRANK3_Spare1_MIN                       (0)
  #define DDRDATACH1_CR_DELTADQSRANK3_Spare1_MAX                       (4194303) // 0x003FFFFF
  #define DDRDATACH1_CR_DELTADQSRANK3_Spare1_DEF                       (0x00000000)
  #define DDRDATACH1_CR_DELTADQSRANK3_Spare1_HSH                       (0x160A8228)

#define DDRDATACH1_CR_RXCONTROL3RANK0_REG                              (0x0000822C)

  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_HSH          (0x0600822C)

  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_HSH          (0x0606822C)

  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_OFF           (12)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_HSH           (0x050C822C)

  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_OFF           (17)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_HSH           (0x0511822C)

  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_OFF           (22)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_HSH           (0x0516822C)

  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_OFF           (27)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_HSH           (0x051B822C)

#define DDRDATACH1_CR_RXCONTROL3RANK1_REG                              (0x00008230)

  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_HSH          (0x06008230)

  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_HSH          (0x06068230)

  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_OFF           (12)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_HSH           (0x050C8230)

  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_OFF           (17)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_HSH           (0x05118230)

  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_OFF           (22)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_HSH           (0x05168230)

  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_OFF           (27)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_HSH           (0x051B8230)

#define DDRDATACH1_CR_RXCONTROL3RANK2_REG                              (0x00008234)

  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_HSH          (0x06008234)

  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_HSH          (0x06068234)

  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_OFF           (12)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_HSH           (0x050C8234)

  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_OFF           (17)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_HSH           (0x05118234)

  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_OFF           (22)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_HSH           (0x05168234)

  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_OFF           (27)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_HSH           (0x051B8234)

#define DDRDATACH1_CR_RXCONTROL3RANK3_REG                              (0x00008238)

  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_OFF          ( 0)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_MSK          (0x0000003F)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_HSH          (0x06008238)

  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_OFF          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_WID          ( 6)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_MIN          (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_DEF          (0x00000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_HSH          (0x06068238)

  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_OFF           (12)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_MSK           (0x0001F000)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_HSH           (0x050C8238)

  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_OFF           (17)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_MSK           (0x003E0000)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_HSH           (0x05118238)

  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_OFF           (22)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_MSK           (0x07C00000)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_HSH           (0x05168238)

  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_OFF           (27)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_WID           ( 5)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_MSK           (0xF8000000)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_MIN           (0)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_DEF           (0x00000008)
  #define DDRDATACH1_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_HSH           (0x051B8238)

#define DDRDATACH1_CR_TXPERBITHIRANK0_REG                              (0x0000823C)

  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane4_OFF                      ( 0)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane4_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane4_MSK                      (0x0000003F)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane4_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane4_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane4_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane4_HSH                      (0x0600823C)

  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane5_OFF                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane5_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane5_MSK                      (0x00000FC0)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane5_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane5_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane5_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane5_HSH                      (0x0606823C)

  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane6_OFF                      (12)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane6_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane6_MSK                      (0x0003F000)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane6_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane6_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane6_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane6_HSH                      (0x060C823C)

  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane7_OFF                      (18)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane7_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane7_MSK                      (0x00FC0000)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane7_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane7_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane7_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Lane7_HSH                      (0x0612823C)

  #define DDRDATACH1_CR_TXPERBITHIRANK0_Spare_OFF                      (24)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Spare_WID                      ( 8)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Spare_MSK                      (0xFF000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Spare_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Spare_MAX                      (255) // 0x000000FF
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Spare_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK0_Spare_HSH                      (0x0818823C)

#define DDRDATACH1_CR_TXPERBITHIRANK1_REG                              (0x00008240)

  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane4_OFF                      ( 0)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane4_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane4_MSK                      (0x0000003F)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane4_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane4_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane4_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane4_HSH                      (0x06008240)

  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane5_OFF                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane5_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane5_MSK                      (0x00000FC0)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane5_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane5_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane5_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane5_HSH                      (0x06068240)

  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane6_OFF                      (12)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane6_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane6_MSK                      (0x0003F000)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane6_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane6_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane6_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane6_HSH                      (0x060C8240)

  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane7_OFF                      (18)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane7_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane7_MSK                      (0x00FC0000)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane7_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane7_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane7_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Lane7_HSH                      (0x06128240)

  #define DDRDATACH1_CR_TXPERBITHIRANK1_Spare_OFF                      (24)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Spare_WID                      ( 8)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Spare_MSK                      (0xFF000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Spare_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Spare_MAX                      (255) // 0x000000FF
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Spare_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK1_Spare_HSH                      (0x08188240)

#define DDRDATACH1_CR_TXPERBITHIRANK2_REG                              (0x00008244)

  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane4_OFF                      ( 0)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane4_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane4_MSK                      (0x0000003F)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane4_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane4_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane4_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane4_HSH                      (0x06008244)

  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane5_OFF                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane5_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane5_MSK                      (0x00000FC0)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane5_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane5_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane5_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane5_HSH                      (0x06068244)

  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane6_OFF                      (12)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane6_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane6_MSK                      (0x0003F000)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane6_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane6_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane6_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane6_HSH                      (0x060C8244)

  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane7_OFF                      (18)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane7_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane7_MSK                      (0x00FC0000)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane7_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane7_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane7_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Lane7_HSH                      (0x06128244)

  #define DDRDATACH1_CR_TXPERBITHIRANK2_Spare_OFF                      (24)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Spare_WID                      ( 8)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Spare_MSK                      (0xFF000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Spare_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Spare_MAX                      (255) // 0x000000FF
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Spare_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK2_Spare_HSH                      (0x08188244)

#define DDRDATACH1_CR_TXPERBITHIRANK3_REG                              (0x00008248)

  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane4_OFF                      ( 0)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane4_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane4_MSK                      (0x0000003F)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane4_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane4_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane4_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane4_HSH                      (0x06008248)

  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane5_OFF                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane5_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane5_MSK                      (0x00000FC0)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane5_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane5_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane5_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane5_HSH                      (0x06068248)

  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane6_OFF                      (12)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane6_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane6_MSK                      (0x0003F000)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane6_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane6_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane6_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane6_HSH                      (0x060C8248)

  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane7_OFF                      (18)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane7_WID                      ( 6)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane7_MSK                      (0x00FC0000)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane7_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane7_MAX                      (63) // 0x0000003F
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane7_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Lane7_HSH                      (0x06128248)

  #define DDRDATACH1_CR_TXPERBITHIRANK3_Spare_OFF                      (24)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Spare_WID                      ( 8)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Spare_MSK                      (0xFF000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Spare_MIN                      (0)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Spare_MAX                      (255) // 0x000000FF
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Spare_DEF                      (0x00000000)
  #define DDRDATACH1_CR_TXPERBITHIRANK3_Spare_HSH                      (0x08188248)

#define DDRDATACH1_CR_DCCDATACONTROL0_REG                              (0x0000824C)

  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG1_OFF                  ( 0)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG1_WID                  ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG1_MSK                  (0x00000001)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG1_MIN                  (0)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG1_MAX                  (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG1_DEF                  (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG1_HSH                  (0x0100824C)

  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG2_OFF                  ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG2_WID                  ( 2)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG2_MSK                  (0x00000006)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG2_MIN                  (0)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG2_MAX                  (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG2_DEF                  (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL0_GVPointG2_HSH                  (0x0201824C)

  #define DDRDATACH1_CR_DCCDATACONTROL0_ReplicaOffsetUse_OFF           ( 3)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ReplicaOffsetUse_WID           ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ReplicaOffsetUse_MSK           (0x00000008)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ReplicaOffsetUse_MIN           (0)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ReplicaOffsetUse_MAX           (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATACONTROL0_ReplicaOffsetUse_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ReplicaOffsetUse_HSH           (0x0103824C)

  #define DDRDATACH1_CR_DCCDATACONTROL0_VTCompOffsetUse_OFF            ( 4)
  #define DDRDATACH1_CR_DCCDATACONTROL0_VTCompOffsetUse_WID            ( 2)
  #define DDRDATACH1_CR_DCCDATACONTROL0_VTCompOffsetUse_MSK            (0x00000030)
  #define DDRDATACH1_CR_DCCDATACONTROL0_VTCompOffsetUse_MIN            (0)
  #define DDRDATACH1_CR_DCCDATACONTROL0_VTCompOffsetUse_MAX            (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATACONTROL0_VTCompOffsetUse_DEF            (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL0_VTCompOffsetUse_HSH            (0x0204824C)

  #define DDRDATACH1_CR_DCCDATACONTROL0_ExtOffset_OFF                  ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ExtOffset_WID                  ( 7)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ExtOffset_MSK                  (0x00001FC0)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ExtOffset_MIN                  (0)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ExtOffset_MAX                  (127) // 0x0000007F
  #define DDRDATACH1_CR_DCCDATACONTROL0_ExtOffset_DEF                  (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ExtOffset_HSH                  (0x0706824C)

  #define DDRDATACH1_CR_DCCDATACONTROL0_BiasOffset_OFF                 (13)
  #define DDRDATACH1_CR_DCCDATACONTROL0_BiasOffset_WID                 (15)
  #define DDRDATACH1_CR_DCCDATACONTROL0_BiasOffset_MSK                 (0x0FFFE000)
  #define DDRDATACH1_CR_DCCDATACONTROL0_BiasOffset_MIN                 (0)
  #define DDRDATACH1_CR_DCCDATACONTROL0_BiasOffset_MAX                 (32767) // 0x00007FFF
  #define DDRDATACH1_CR_DCCDATACONTROL0_BiasOffset_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL0_BiasOffset_HSH                 (0x0F0D824C)

  #define DDRDATACH1_CR_DCCDATACONTROL0_ActiveRanks_OFF                (28)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ActiveRanks_WID                ( 4)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ActiveRanks_MSK                (0xF0000000)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ActiveRanks_MIN                (0)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ActiveRanks_MAX                (15) // 0x0000000F
  #define DDRDATACH1_CR_DCCDATACONTROL0_ActiveRanks_DEF                (0x00000003)
  #define DDRDATACH1_CR_DCCDATACONTROL0_ActiveRanks_HSH                (0x041C824C)

#define DDRDATACH1_CR_DCCDATACONTROL1_REG                              (0x00008250)

  #define DDRDATACH1_CR_DCCDATACONTROL1_DccCodeOvrd_OFF                ( 0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccCodeOvrd_WID                ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccCodeOvrd_MSK                (0x0000003F)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccCodeOvrd_MIN                (0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccCodeOvrd_MAX                (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccCodeOvrd_DEF                (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccCodeOvrd_HSH                (0x06008250)

  #define DDRDATACH1_CR_DCCDATACONTROL1_RepDccAipCb_OFF                ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RepDccAipCb_WID                ( 2)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RepDccAipCb_MSK                (0x000000C0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RepDccAipCb_MIN                (0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RepDccAipCb_MAX                (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATACONTROL1_RepDccAipCb_DEF                (0x00000001)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RepDccAipCb_HSH                (0x02068250)

  #define DDRDATACH1_CR_DCCDATACONTROL1_DccPtrOvrd_OFF                 ( 8)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccPtrOvrd_WID                 ( 4)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccPtrOvrd_MSK                 (0x00000F00)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccPtrOvrd_MIN                 (0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccPtrOvrd_MAX                 (15) // 0x0000000F
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccPtrOvrd_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DccPtrOvrd_HSH                 (0x04088250)

  #define DDRDATACH1_CR_DCCDATACONTROL1_RnkPtrOvrd_OFF                 (12)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RnkPtrOvrd_WID                 ( 2)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RnkPtrOvrd_MSK                 (0x00003000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RnkPtrOvrd_MIN                 (0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RnkPtrOvrd_MAX                 (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATACONTROL1_RnkPtrOvrd_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_RnkPtrOvrd_HSH                 (0x020C8250)

  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdDigEnOvrd_OFF               (14)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdDigEnOvrd_WID               ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdDigEnOvrd_MSK               (0x00004000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdDigEnOvrd_MIN               (0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdDigEnOvrd_MAX               (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdDigEnOvrd_DEF               (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdDigEnOvrd_HSH               (0x010E8250)

  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdAnaEnOvrd_OFF               (15)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdAnaEnOvrd_WID               ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdAnaEnOvrd_MSK               (0x00008000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdAnaEnOvrd_MIN               (0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdAnaEnOvrd_MAX               (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdAnaEnOvrd_DEF               (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdAnaEnOvrd_HSH               (0x010F8250)

  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdWindow_OFF                  (16)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdWindow_WID                  (15)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdWindow_MSK                  (0x7FFF0000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdWindow_MIN                  (0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdWindow_MAX                  (32767) // 0x00007FFF
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdWindow_DEF                  (0x00000800)
  #define DDRDATACH1_CR_DCCDATACONTROL1_DcdWindow_HSH                  (0x0F108250)

  #define DDRDATACH1_CR_DCCDATACONTROL1_Spare_OFF                      (31)
  #define DDRDATACH1_CR_DCCDATACONTROL1_Spare_WID                      ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL1_Spare_MSK                      (0x80000000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_Spare_MIN                      (0)
  #define DDRDATACH1_CR_DCCDATACONTROL1_Spare_MAX                      (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATACONTROL1_Spare_DEF                      (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL1_Spare_HSH                      (0x011F8250)

#define DDRDATACH1_CR_DCCDATACONTROL2_REG                              (0x00008254)

  #define DDRDATACH1_CR_DCCDATACONTROL2_StartBinCode_OFF               ( 0)
  #define DDRDATACH1_CR_DCCDATACONTROL2_StartBinCode_WID               ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL2_StartBinCode_MSK               (0x0000003F)
  #define DDRDATACH1_CR_DCCDATACONTROL2_StartBinCode_MIN               (0)
  #define DDRDATACH1_CR_DCCDATACONTROL2_StartBinCode_MAX               (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATACONTROL2_StartBinCode_DEF               (0x00000020)
  #define DDRDATACH1_CR_DCCDATACONTROL2_StartBinCode_HSH               (0x06008254)

  #define DDRDATACH1_CR_DCCDATACONTROL2_CodePtrStartBit_OFF            ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL2_CodePtrStartBit_WID            ( 3)
  #define DDRDATACH1_CR_DCCDATACONTROL2_CodePtrStartBit_MSK            (0x000001C0)
  #define DDRDATACH1_CR_DCCDATACONTROL2_CodePtrStartBit_MIN            (0)
  #define DDRDATACH1_CR_DCCDATACONTROL2_CodePtrStartBit_MAX            (7) // 0x00000007
  #define DDRDATACH1_CR_DCCDATACONTROL2_CodePtrStartBit_DEF            (0x00000005)
  #define DDRDATACH1_CR_DCCDATACONTROL2_CodePtrStartBit_HSH            (0x03068254)

  #define DDRDATACH1_CR_DCCDATACONTROL2_DccTrshOld_OFF                 ( 9)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccTrshOld_WID                 (13)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccTrshOld_MSK                 (0x003FFE00)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccTrshOld_MIN                 (0)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccTrshOld_MAX                 (8191) // 0x00001FFF
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccTrshOld_DEF                 (0x00000008)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccTrshOld_HSH                 (0x0D098254)

  #define DDRDATACH1_CR_DCCDATACONTROL2_DcdCntsStartDiff_OFF           (22)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DcdCntsStartDiff_WID           ( 5)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DcdCntsStartDiff_MSK           (0x07C00000)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DcdCntsStartDiff_MIN           (0)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DcdCntsStartDiff_MAX           (31) // 0x0000001F
  #define DDRDATACH1_CR_DCCDATACONTROL2_DcdCntsStartDiff_DEF           (0x00000003)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DcdCntsStartDiff_HSH           (0x05168254)

  #define DDRDATACH1_CR_DCCDATACONTROL2_ClkGateDisable_OFF             (27)
  #define DDRDATACH1_CR_DCCDATACONTROL2_ClkGateDisable_WID             ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL2_ClkGateDisable_MSK             (0x08000000)
  #define DDRDATACH1_CR_DCCDATACONTROL2_ClkGateDisable_MIN             (0)
  #define DDRDATACH1_CR_DCCDATACONTROL2_ClkGateDisable_MAX             (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATACONTROL2_ClkGateDisable_DEF             (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL2_ClkGateDisable_HSH             (0x011B8254)

  #define DDRDATACH1_CR_DCCDATACONTROL2_DccDataViewSelect0_OFF         (28)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccDataViewSelect0_WID         ( 4)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccDataViewSelect0_MSK         (0xF0000000)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccDataViewSelect0_MIN         (0)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccDataViewSelect0_MAX         (15) // 0x0000000F
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccDataViewSelect0_DEF         (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL2_DccDataViewSelect0_HSH         (0x041C8254)

#define DDRDATACH1_CR_DCCDATACONTROL3_REG                              (0x00008258)

  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank0_OFF             ( 0)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank0_WID             (11)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank0_MSK             (0x000007FF)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank0_MIN             (0)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank0_MAX             (2047) // 0x000007FF
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank0_DEF             (0x000007FF)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank0_HSH             (0x0B008258)

  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank1_OFF             (11)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank1_WID             ( 9)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank1_MSK             (0x000FF800)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank1_MIN             (0)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank1_MAX             (511) // 0x000001FF
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank1_DEF             (0x000001FF)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank1_HSH             (0x090B8258)

  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank2_OFF             (20)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank2_WID             ( 9)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank2_MSK             (0x1FF00000)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank2_MIN             (0)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank2_MAX             (511) // 0x000001FF
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank2_DEF             (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL3_ActiveDccRank2_HSH             (0x09148258)

  #define DDRDATACH1_CR_DCCDATACONTROL3_Spare_OFF                      (29)
  #define DDRDATACH1_CR_DCCDATACONTROL3_Spare_WID                      ( 3)
  #define DDRDATACH1_CR_DCCDATACONTROL3_Spare_MSK                      (0xE0000000)
  #define DDRDATACH1_CR_DCCDATACONTROL3_Spare_MIN                      (0)
  #define DDRDATACH1_CR_DCCDATACONTROL3_Spare_MAX                      (7) // 0x00000007
  #define DDRDATACH1_CR_DCCDATACONTROL3_Spare_DEF                      (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL3_Spare_HSH                      (0x031D8258)

#define DDRDATACH1_CR_DCCDATACONTROL4_REG                              (0x0000825C)

  #define DDRDATACH1_CR_DCCDATACONTROL4_ActiveDccRank3_OFF             ( 0)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ActiveDccRank3_WID             ( 9)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ActiveDccRank3_MSK             (0x000001FF)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ActiveDccRank3_MIN             (0)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ActiveDccRank3_MAX             (511) // 0x000001FF
  #define DDRDATACH1_CR_DCCDATACONTROL4_ActiveDccRank3_DEF             (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ActiveDccRank3_HSH             (0x0900825C)

  #define DDRDATACH1_CR_DCCDATACONTROL4_Spare_OFF                      ( 9)
  #define DDRDATACH1_CR_DCCDATACONTROL4_Spare_WID                      ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL4_Spare_MSK                      (0x00000200)
  #define DDRDATACH1_CR_DCCDATACONTROL4_Spare_MIN                      (0)
  #define DDRDATACH1_CR_DCCDATACONTROL4_Spare_MAX                      (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATACONTROL4_Spare_DEF                      (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL4_Spare_HSH                      (0x0109825C)

  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_OFF           (10)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_WID           ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_MSK           (0x0000FC00)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_MIN           (0)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_DEF           (0x00000020)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_HSH           (0x060A825C)

  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_OFF           (16)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_WID           ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_MSK           (0x003F0000)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_MIN           (0)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_DEF           (0x00000020)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_HSH           (0x0610825C)

  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_OFF           (22)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_WID           ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_MSK           (0x0FC00000)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_MIN           (0)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_DEF           (0x00000020)
  #define DDRDATACH1_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_HSH           (0x0616825C)

  #define DDRDATACH1_CR_DCCDATACONTROL4_DccDataViewSelect1_OFF         (28)
  #define DDRDATACH1_CR_DCCDATACONTROL4_DccDataViewSelect1_WID         ( 4)
  #define DDRDATACH1_CR_DCCDATACONTROL4_DccDataViewSelect1_MSK         (0xF0000000)
  #define DDRDATACH1_CR_DCCDATACONTROL4_DccDataViewSelect1_MIN         (0)
  #define DDRDATACH1_CR_DCCDATACONTROL4_DccDataViewSelect1_MAX         (15) // 0x0000000F
  #define DDRDATACH1_CR_DCCDATACONTROL4_DccDataViewSelect1_DEF         (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL4_DccDataViewSelect1_HSH         (0x041C825C)

#define DDRDATACH1_CR_DCCDATACONTROL5_REG                              (0x00008260)

  #define DDRDATACH1_CR_DCCDATACONTROL5_Spare_OFF                      ( 0)
  #define DDRDATACH1_CR_DCCDATACONTROL5_Spare_WID                      ( 2)
  #define DDRDATACH1_CR_DCCDATACONTROL5_Spare_MSK                      (0x00000003)
  #define DDRDATACH1_CR_DCCDATACONTROL5_Spare_MIN                      (0)
  #define DDRDATACH1_CR_DCCDATACONTROL5_Spare_MAX                      (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATACONTROL5_Spare_DEF                      (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL5_Spare_HSH                      (0x02008260)

  #define DDRDATACH1_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_OFF        ( 2)
  #define DDRDATACH1_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_WID        ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_MSK        (0x00000004)
  #define DDRDATACH1_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_MIN        (0)
  #define DDRDATACH1_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_MAX        (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_DEF        (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_HSH        (0x01028260)

  #define DDRDATACH1_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_OFF           ( 3)
  #define DDRDATACH1_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_WID           ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_MSK           (0x000001F8)
  #define DDRDATACH1_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_MIN           (0)
  #define DDRDATACH1_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_DEF           (0x00000020)
  #define DDRDATACH1_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_HSH           (0x06038260)

  #define DDRDATACH1_CR_DCCDATACONTROL5_BubbleCntVal_OFF               ( 9)
  #define DDRDATACH1_CR_DCCDATACONTROL5_BubbleCntVal_WID               ( 5)
  #define DDRDATACH1_CR_DCCDATACONTROL5_BubbleCntVal_MSK               (0x00003E00)
  #define DDRDATACH1_CR_DCCDATACONTROL5_BubbleCntVal_MIN               (0)
  #define DDRDATACH1_CR_DCCDATACONTROL5_BubbleCntVal_MAX               (31) // 0x0000001F
  #define DDRDATACH1_CR_DCCDATACONTROL5_BubbleCntVal_DEF               (0x0000000B)
  #define DDRDATACH1_CR_DCCDATACONTROL5_BubbleCntVal_HSH               (0x05098260)

  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicSyncVal_OFF       (14)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicSyncVal_WID       ( 6)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicSyncVal_MSK       (0x000FC000)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicSyncVal_MIN       (0)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicSyncVal_MAX       (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicSyncVal_DEF       (0x00000020)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicSyncVal_HSH       (0x060E8260)

  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicCntVal_OFF        (20)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicCntVal_WID        (11)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicCntVal_MSK        (0x7FF00000)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicCntVal_MIN        (0)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicCntVal_MAX        (2047) // 0x000007FF
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicCntVal_DEF        (0x0000010E)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicCntVal_HSH        (0x0B148260)

  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicMode_OFF          (31)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicMode_WID          ( 1)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicMode_MSK          (0x80000000)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicMode_MIN          (0)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicMode_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicMode_DEF          (0x00000000)
  #define DDRDATACH1_CR_DCCDATACONTROL5_DeterministicMode_HSH          (0x011F8260)

#define DDRDATACH1_CR_DCCDATATRAINSTATUS0_REG                          (0x00008264)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank0DccDone_OFF           ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank0DccDone_WID           (11)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank0DccDone_MSK           (0x000007FF)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank0DccDone_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank0DccDone_MAX           (2047) // 0x000007FF
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank0DccDone_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank0DccDone_HSH           (0x0B008264)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank1DccDone_OFF           (11)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank1DccDone_WID           ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank1DccDone_MSK           (0x000FF800)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank1DccDone_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank1DccDone_MAX           (511) // 0x000001FF
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank1DccDone_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank1DccDone_HSH           (0x090B8264)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank2DccDone_OFF           (20)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank2DccDone_WID           ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank2DccDone_MSK           (0x1FF00000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank2DccDone_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank2DccDone_MAX           (511) // 0x000001FF
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank2DccDone_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Rank2DccDone_HSH           (0x09148264)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Spare_OFF                  (29)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Spare_WID                  ( 3)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Spare_MSK                  (0xE0000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Spare_MIN                  (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Spare_MAX                  (7) // 0x00000007
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Spare_DEF                  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS0_Spare_HSH                  (0x031D8264)

#define DDRDATACH1_CR_DCCDATATRAINSTATUS1_REG                          (0x00008268)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Rank3DccDone_OFF           ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Rank3DccDone_WID           ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Rank3DccDone_MSK           (0x000001FF)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Rank3DccDone_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Rank3DccDone_MAX           (511) // 0x000001FF
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Rank3DccDone_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Rank3DccDone_HSH           (0x09008268)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare0_OFF                 ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare0_WID                 ( 1)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare0_MSK                 (0x00000200)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare0_MIN                 (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare0_MAX                 (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare0_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare0_HSH                 (0x01098268)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_CntDone_OFF                (10)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_CntDone_WID                ( 1)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_CntDone_MSK                (0x00000400)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_CntDone_MIN                (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_CntDone_MAX                (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_CntDone_DEF                (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_CntDone_HSH                (0x010A8268)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_OFF              (11)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_WID              (15)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_MSK              (0x03FFF800)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_MIN              (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_MAX              (32767) // 0x00007FFF
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_DEF              (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_HSH              (0x0F0B8268)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare1_OFF                 (26)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare1_WID                 ( 1)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare1_MSK                 (0x04000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare1_MIN                 (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare1_MAX                 (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare1_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_Spare1_HSH                 (0x011A8268)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_OFF        (27)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_WID        ( 5)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_MSK        (0xF8000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_MIN        (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_MAX        (31) // 0x0000001F
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_DEF        (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_HSH        (0x051B8268)

#define DDRDATACH1_CR_DCCDATATRAINSTATUS2_REG                          (0x0000826C)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_AuxCnt_OFF                 ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_AuxCnt_WID                 (16)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_AuxCnt_MSK                 (0x0000FFFF)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_AuxCnt_MIN                 (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_AuxCnt_MAX                 (65535) // 0x0000FFFF
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_AuxCnt_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_AuxCnt_HSH                 (0x1000826C)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_ReplicaOffset_OFF          (16)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_ReplicaOffset_WID          ( 7)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_ReplicaOffset_MSK          (0x007F0000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_ReplicaOffset_MIN          (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_ReplicaOffset_MAX          (127) // 0x0000007F
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_ReplicaOffset_DEF          (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_ReplicaOffset_HSH          (0x0710826C)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_VTCompOffset_OFF           (23)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_VTCompOffset_WID           ( 7)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_VTCompOffset_MSK           (0x3F800000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_VTCompOffset_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_VTCompOffset_MAX           (127) // 0x0000007F
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_VTCompOffset_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_VTCompOffset_HSH           (0x0717826C)

  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_Spare_OFF                  (30)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_Spare_WID                  ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_Spare_MSK                  (0xC0000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_Spare_MIN                  (0)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_Spare_MAX                  (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_Spare_DEF                  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINSTATUS2_Spare_HSH                  (0x021E826C)

#define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_REG                   (0x00008270)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_OFF  ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_WID  (11)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_MSK  (0x000007FF)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_MIN  (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_MAX  (2047) // 0x000007FF
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_DEF  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_HSH  (0x0B008270)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_OFF  (11)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_WID  (17)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_MSK  (0x0FFFF800)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_MIN  (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_MAX  (131071) // 0x0001FFFF
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_DEF  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_HSH  (0x110B8270)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_Spare_OFF           (28)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_Spare_WID           ( 4)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_Spare_MSK           (0xF0000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_Spare_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_Spare_MAX           (15) // 0x0000000F
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_Spare_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK0_Spare_HSH           (0x041C8270)

#define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_REG                   (0x00008274)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_OFF  ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_WID  ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_MSK  (0x000001FF)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_MIN  (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_MAX  (511) // 0x000001FF
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_DEF  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_HSH  (0x09008274)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_OFF  ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_WID  (17)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_MSK  (0x03FFFE00)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_MIN  (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_MAX  (131071) // 0x0001FFFF
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_DEF  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_HSH  (0x11098274)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_Spare_OFF           (26)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_Spare_WID           ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_Spare_MSK           (0xFC000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_Spare_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_Spare_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_Spare_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK1_Spare_HSH           (0x061A8274)

#define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_REG                   (0x00008278)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_OFF  ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_WID  ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_MSK  (0x000001FF)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_MIN  (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_MAX  (511) // 0x000001FF
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_DEF  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_HSH  (0x09008278)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_OFF  ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_WID  (17)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_MSK  (0x03FFFE00)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_MIN  (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_MAX  (131071) // 0x0001FFFF
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_DEF  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_HSH  (0x11098278)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_Spare_OFF           (26)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_Spare_WID           ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_Spare_MSK           (0xFC000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_Spare_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_Spare_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_Spare_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK2_Spare_HSH           (0x061A8278)

#define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_REG                   (0x0000827C)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_OFF  ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_WID  ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_MSK  (0x000001FF)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_MIN  (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_MAX  (511) // 0x000001FF
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_DEF  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_HSH  (0x0900827C)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_OFF  ( 9)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_WID  (17)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_MSK  (0x03FFFE00)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_MIN  (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_MAX  (131071) // 0x0001FFFF
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_DEF  (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_HSH  (0x1109827C)

  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_Spare_OFF           (26)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_Spare_WID           ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_Spare_MSK           (0xFC000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_Spare_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_Spare_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_Spare_DEF           (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINERRSTATUSRANK3_Spare_HSH           (0x061A827C)

#define DDRDATACH1_CR_DCCDATATRAINREPLICA0_REG                         (0x00008280)

  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_OFF     ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_WID     ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_MSK     (0x0000003F)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_MIN     (0)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_DEF     (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_HSH     (0x06008280)

  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_OFF     ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_WID     ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_MSK     (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_MIN     (0)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_DEF     (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_HSH     (0x06068280)

  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_OFF     (12)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_WID     ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_MSK     (0x0003F000)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_MIN     (0)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_DEF     (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_HSH     (0x060C8280)

  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_OFF     (18)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_WID     ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_MSK     (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_MIN     (0)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_DEF     (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_HSH     (0x06128280)

  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_OFF     (24)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_WID     ( 7)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_MSK     (0x7F000000)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_MIN     (0)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_MAX     (127) // 0x0000007F
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_DEF     (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_HSH     (0x07188280)

  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_Spare_OFF                 (31)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_Spare_WID                 ( 1)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_Spare_MSK                 (0x80000000)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_Spare_MIN                 (0)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_Spare_MAX                 (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_Spare_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINREPLICA0_Spare_HSH                 (0x011F8280)

#define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_REG                        (0x00008284)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_OFF            ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_MSK            (0x0000003F)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_HSH            (0x06008284)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_OFF            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_MSK            (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_HSH            (0x06068284)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_OFF            (12)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_MSK            (0x0003F000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_HSH            (0x060C8284)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_OFF            (18)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_MSK            (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_HSH            (0x06128284)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_OFF            (24)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_MSK            (0x3F000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_HSH            (0x06188284)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_OFF           (30)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_WID           ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_MSK           (0xC0000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_MAX           (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_DEF           (0x00000001)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_HSH           (0x021E8284)

#define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_REG                        (0x00008288)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_OFF            ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_MSK            (0x0000003F)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_HSH            (0x06008288)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_OFF            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_MSK            (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_HSH            (0x06068288)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_OFF            (12)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_MSK            (0x0003F000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_HSH            (0x060C8288)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_OFF            (18)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_MSK            (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_HSH            (0x06128288)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_OFF            (24)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_MSK            (0x3F000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_HSH            (0x06188288)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_OFF           (30)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_WID           ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_MSK           (0xC0000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_MAX           (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_DEF           (0x00000001)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_HSH           (0x021E8288)

#define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_REG                        (0x0000828C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_OFF            ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_MSK            (0x0000003F)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_HSH            (0x0600828C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_OFF            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_MSK            (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_HSH            (0x0606828C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_OFF            (12)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_MSK            (0x0003F000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_HSH            (0x060C828C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_OFF            (18)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_MSK            (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_HSH            (0x0612828C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_OFF            (24)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_MSK            (0x3F000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_HSH            (0x0618828C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_OFF           (30)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_WID           ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_MSK           (0xC0000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_MAX           (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_DEF           (0x00000001)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_HSH           (0x021E828C)

#define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_REG                        (0x00008290)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_OFF            ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_MSK            (0x0000003F)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_HSH            (0x06008290)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_OFF            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_MSK            (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_HSH            (0x06068290)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_OFF            (12)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_MSK            (0x0003F000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_HSH            (0x060C8290)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_OFF            (18)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_MSK            (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_HSH            (0x06128290)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_OFF            (24)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_MSK            (0x3F000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_HSH            (0x06188290)

  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_OFF           (30)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_WID           ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_MSK           (0xC0000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_MIN           (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_MAX           (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_DEF           (0x00000001)
  #define DDRDATACH1_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_HSH           (0x021E8290)

#define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_REG                        (0x00008294)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_OFF            ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_MSK            (0x0000003F)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_HSH            (0x06008294)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_OFF            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_MSK            (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_HSH            (0x06068294)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_OFF            (12)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_MSK            (0x0003F000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_HSH            (0x060C8294)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_OFF            (18)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_MSK            (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_HSH            (0x06128294)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_OFF  (24)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_WID  ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_MSK  (0x3F000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_MIN  (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_MAX  (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_DEF  (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_HSH  (0x06188294)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_OFF          (30)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_WID          ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_MSK          (0xC0000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_MIN          (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_MAX          (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_DEF          (0x00000001)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_HSH          (0x021E8294)

#define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_REG                        (0x00008298)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_OFF            ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_MSK            (0x0000003F)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_HSH            (0x06008298)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_OFF            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_MSK            (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_HSH            (0x06068298)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_OFF            (12)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_MSK            (0x0003F000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_HSH            (0x060C8298)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_OFF            (18)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_MSK            (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_HSH            (0x06128298)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_spare2_OFF               (24)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_spare2_WID               ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_spare2_MSK               (0x03000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_spare2_MIN               (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_spare2_MAX               (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_spare2_DEF               (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_spare2_HSH               (0x02188298)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_OFF (26)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_WID ( 3)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_MSK (0x1C000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_MIN (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_MAX (7) // 0x00000007
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_DEF (0x00000005)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_HSH (0x031A8298)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_OFF (29)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_WID ( 1)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_MSK (0x20000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_MIN (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_MAX (1) // 0x00000001
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_DEF (0x00000001)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_HSH (0x011D8298)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_OFF          (30)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_WID          ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_MSK          (0xC0000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_MIN          (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_MAX          (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_DEF          (0x00000001)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_HSH          (0x021E8298)

#define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_REG                        (0x0000829C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_OFF            ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_MSK            (0x0000003F)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_HSH            (0x0600829C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_OFF            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_MSK            (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_HSH            (0x0606829C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_OFF            (12)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_MSK            (0x0003F000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_HSH            (0x060C829C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_OFF            (18)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_MSK            (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_HSH            (0x0612829C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Spare_OFF                (24)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Spare_WID                ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Spare_MSK                (0x3F000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Spare_MIN                (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Spare_MAX                (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Spare_DEF                (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_Spare_HSH                (0x0618829C)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_OFF          (30)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_WID          ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_MSK          (0xC0000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_MIN          (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_MAX          (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_DEF          (0x00000001)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_HSH          (0x021E829C)

#define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_REG                        (0x000082A0)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_OFF            ( 0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_MSK            (0x0000003F)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_HSH            (0x060082A0)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_OFF            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_MSK            (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_HSH            (0x060682A0)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_OFF            (12)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_MSK            (0x0003F000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_HSH            (0x060C82A0)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_OFF            (18)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_WID            ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_MSK            (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_MIN            (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_MAX            (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_DEF            (0x00000020)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_HSH            (0x061282A0)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Spare_OFF                (24)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Spare_WID                ( 6)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Spare_MSK                (0x3F000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Spare_MIN                (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Spare_MAX                (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Spare_DEF                (0x00000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_Spare_HSH                (0x061882A0)

  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_OFF          (30)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_WID          ( 2)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_MSK          (0xC0000000)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_MIN          (0)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_MAX          (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_DEF          (0x00000001)
  #define DDRDATACH1_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_HSH          (0x021E82A0)

#define DDRDATACH1_CR_DCCDATADCCPILUT0_REG                             (0x000082A4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_OFF          ( 0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_WID          ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_MSK          (0x0000003F)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_MIN          (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_DEF          (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_HSH          (0x060082A4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_OFF          ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_WID          ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_MSK          (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_MIN          (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_DEF          (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_HSH          (0x060682A4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_OFF          (12)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_WID          ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_MSK          (0x0003F000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_MIN          (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_MAX          (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_DEF          (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_HSH          (0x060C82A4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_OFF         (18)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_MSK         (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_HSH         (0x061282A4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_OFF         (24)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_MSK         (0x3F000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_HSH         (0x061882A4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT0_Spare_OFF                     (30)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_Spare_WID                     ( 2)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_Spare_MSK                     (0xC0000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_Spare_MIN                     (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT0_Spare_HSH                     (0x021E82A4)

#define DDRDATACH1_CR_DCCDATADCCPILUT1_REG                             (0x000082A8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_OFF         ( 0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_MSK         (0x0000003F)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_HSH         (0x060082A8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_OFF         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_MSK         (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_HSH         (0x060682A8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_OFF         (12)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_MSK         (0x0003F000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_HSH         (0x060C82A8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_OFF         (18)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_MSK         (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_HSH         (0x061282A8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_OFF         (24)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_MSK         (0x3F000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_HSH         (0x061882A8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT1_Spare_OFF                     (30)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_Spare_WID                     ( 2)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_Spare_MSK                     (0xC0000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_Spare_MIN                     (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT1_Spare_HSH                     (0x021E82A8)

#define DDRDATACH1_CR_DCCDATADCCPILUT2_REG                             (0x000082AC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_OFF         ( 0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_MSK         (0x0000003F)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_HSH         (0x060082AC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_OFF         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_MSK         (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_HSH         (0x060682AC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_OFF         (12)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_MSK         (0x0003F000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_HSH         (0x060C82AC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_OFF         (18)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_MSK         (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_HSH         (0x061282AC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_OFF         (24)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_MSK         (0x3F000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_HSH         (0x061882AC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT2_Spare_OFF                     (30)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_Spare_WID                     ( 2)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_Spare_MSK                     (0xC0000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_Spare_MIN                     (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT2_Spare_HSH                     (0x021E82AC)

#define DDRDATACH1_CR_DCCDATADCCPILUT3_REG                             (0x000082B0)

  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_OFF         ( 0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_MSK         (0x0000003F)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_HSH         (0x060082B0)

  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_OFF         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_MSK         (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_HSH         (0x060682B0)

  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_OFF         (12)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_MSK         (0x0003F000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_HSH         (0x060C82B0)

  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_OFF         (18)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_MSK         (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_HSH         (0x061282B0)

  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_OFF         (24)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_MSK         (0x3F000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_HSH         (0x061882B0)

  #define DDRDATACH1_CR_DCCDATADCCPILUT3_Spare_OFF                     (30)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_Spare_WID                     ( 2)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_Spare_MSK                     (0xC0000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_Spare_MIN                     (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT3_Spare_HSH                     (0x021E82B0)

#define DDRDATACH1_CR_DCCDATADCCPILUT4_REG                             (0x000082B4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_OFF         ( 0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_MSK         (0x0000003F)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_HSH         (0x060082B4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_OFF         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_MSK         (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_HSH         (0x060682B4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_OFF         (12)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_MSK         (0x0003F000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_HSH         (0x060C82B4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_OFF         (18)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_MSK         (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_HSH         (0x061282B4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_OFF         (24)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_WID         ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_MSK         (0x3F000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_MIN         (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_DEF         (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_HSH         (0x061882B4)

  #define DDRDATACH1_CR_DCCDATADCCPILUT4_Spare_OFF                     (30)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_Spare_WID                     ( 2)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_Spare_MSK                     (0xC0000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_Spare_MIN                     (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_Spare_MAX                     (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT4_Spare_HSH                     (0x021E82B4)

#define DDRDATACH1_CR_DCCDATADCCPILUT5_REG                             (0x000082B8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_OFF        ( 0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_WID        ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_MSK        (0x0000003F)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_MIN        (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_MAX        (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_DEF        (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_HSH        (0x060082B8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_OFF        ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_WID        ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_MSK        (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_MIN        (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_MAX        (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_DEF        (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_HSH        (0x060682B8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_OFF        (12)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_WID        ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_MSK        (0x0003F000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_MIN        (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_MAX        (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_DEF        (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_HSH        (0x060C82B8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_OFF        (18)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_WID        ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_MSK        (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_MIN        (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_MAX        (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_DEF        (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_HSH        (0x061282B8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_OFF        (24)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_WID        ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_MSK        (0x3F000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_MIN        (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_MAX        (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_DEF        (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_HSH        (0x061882B8)

  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiAipCb_OFF                (30)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiAipCb_WID                ( 2)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiAipCb_MSK                (0xC0000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiAipCb_MIN                (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiAipCb_MAX                (3) // 0x00000003
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiAipCb_DEF                (0x00000001)
  #define DDRDATACH1_CR_DCCDATADCCPILUT5_DccPiAipCb_HSH                (0x021E82B8)

#define DDRDATACH1_CR_DCCDATADCCPILUT6_REG                             (0x000082BC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_OFF        ( 0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_WID        ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_MSK        (0x0000003F)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_MIN        (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_MAX        (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_DEF        (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_HSH        (0x060082BC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_OFF        ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_WID        ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_MSK        (0x00000FC0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_MIN        (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_MAX        (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_DEF        (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_HSH        (0x060682BC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCode_OFF           (12)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCode_WID           ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCode_MSK           (0x0003F000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCode_MIN           (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCode_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCode_DEF           (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCode_HSH           (0x060C82BC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_OFF      (18)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_WID      ( 6)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_MSK      (0x00FC0000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_MIN      (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_MAX      (63) // 0x0000003F
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_DEF      (0x00000020)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_HSH      (0x061282BC)

  #define DDRDATACH1_CR_DCCDATADCCPILUT6_Spare_OFF                     (24)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_Spare_WID                     ( 8)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_Spare_MSK                     (0xFF000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_Spare_MIN                     (0)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_Spare_MAX                     (255) // 0x000000FF
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_Spare_DEF                     (0x00000000)
  #define DDRDATACH1_CR_DCCDATADCCPILUT6_Spare_HSH                     (0x081882BC)

#define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_REG                         (0x000082C0)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_OFF         ( 0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_WID         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_MSK         (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_DEF         (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_HSH         (0x060082C0)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_OFF         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_WID         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_MSK         (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_DEF         (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_HSH         (0x060682C0)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_OFF         (12)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_WID         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_MSK         (0x0003F000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_DEF         (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_HSH         (0x060C82C0)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_OFF         (18)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_WID         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_MSK         (0x00FC0000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_DEF         (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_HSH         (0x061282C0)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_OFF           (24)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_WID           ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_MSK           (0x3F000000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_DEF           (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_HSH           (0x061882C0)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_Spare_OFF                 (30)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_Spare_WID                 ( 2)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_Spare_MSK                 (0xC0000000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_Spare_MIN                 (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_Spare_MAX                 (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_Spare_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL0_Spare_HSH                 (0x021E82C0)

#define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_REG                         (0x000082C4)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_OFF         ( 0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_WID         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_MSK         (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_DEF         (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_HSH         (0x060082C4)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_OFF         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_WID         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_MSK         (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_DEF         (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_HSH         (0x060682C4)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_OFF         (12)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_WID         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_MSK         (0x0003F000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_DEF         (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_HSH         (0x060C82C4)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_OFF         (18)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_WID         ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_MSK         (0x00FC0000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_MAX         (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_DEF         (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_HSH         (0x061282C4)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_OFF           (24)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_WID           ( 6)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_MSK           (0x3F000000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_MAX           (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_DEF           (0x00000020)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_HSH           (0x061882C4)

  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_Spare_OFF                 (30)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_Spare_WID                 ( 2)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_Spare_MSK                 (0xC0000000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_Spare_MIN                 (0)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_Spare_MAX                 (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_Spare_DEF                 (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATATCOCONTROL1_Spare_HSH                 (0x021E82C4)

#define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_REG                   (0x000082C8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_OFF ( 0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_WID ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_MSK (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_MAX (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_HSH (0x060082C8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_OFF ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_WID ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_MSK (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_MAX (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_HSH (0x060682C8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_OFF (12)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_WID ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_MSK (0x0003F000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_MAX (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_HSH (0x060C82C8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_OFF (18)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_WID ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_MSK (0x00FC0000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_MAX (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_HSH (0x061282C8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_OFF (24)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_WID ( 2)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_MSK (0x03000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_MAX (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_HSH (0x021882C8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_OFF (26)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_WID ( 2)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_MSK (0x0C000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_MAX (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_HSH (0x021A82C8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_OFF (28)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_WID ( 2)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_MSK (0x30000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_MAX (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_HSH (0x021C82C8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_OFF (30)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_WID ( 2)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_MSK (0xC0000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_MAX (3) // 0x00000003
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_HSH (0x021E82C8)

#define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_REG                   (0x000082CC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_OFF ( 0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_WID ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_MSK (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_MAX (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_HSH (0x060082CC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_OFF ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_WID ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_MSK (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_MAX (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_HSH (0x060682CC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_OFF (12)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_WID ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_MSK (0x0003F000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_MAX (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_HSH (0x060C82CC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_OFF (18)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_WID ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_MSK (0x00FC0000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_MIN (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_MAX (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_DEF (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_HSH (0x061282CC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_Spare_OFF           (24)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_Spare_WID           ( 8)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_Spare_MSK           (0xFF000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_Spare_MIN           (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_Spare_MAX           (255) // 0x000000FF
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_Spare_DEF           (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL1RANK23_Spare_HSH           (0x081882CC)

#define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_REG                    (0x000082D0)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_OFF     ( 0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_MSK     (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_HSH     (0x060082D0)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_OFF     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_MSK     (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_HSH     (0x060682D0)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_OFF     (12)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_MSK     (0x0003F000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_HSH     (0x060C82D0)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_OFF     (18)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_MSK     (0x00FC0000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_HSH     (0x061282D0)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_OFF     (24)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_MSK     (0x3F000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_HSH     (0x061882D0)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_OFF          (30)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_MSK          (0x40000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_HSH          (0x011E82D0)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_OFF         (31)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_WID         ( 1)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_MSK         (0x80000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_MAX         (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_DEF         (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_HSH         (0x011F82D0)

#define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_REG                    (0x000082D4)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_OFF     ( 0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_MSK     (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_HSH     (0x060082D4)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_OFF     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_MSK     (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_HSH     (0x060682D4)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_OFF     (12)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_MSK     (0x0003F000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_HSH     (0x060C82D4)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_OFF     (18)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_MSK     (0x00FC0000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_HSH     (0x061282D4)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_OFF     (24)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_MSK     (0x3F000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_HSH     (0x061882D4)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_OFF          (30)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_MSK          (0x40000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_HSH          (0x011E82D4)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_OFF         (31)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_WID         ( 1)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_MSK         (0x80000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_MAX         (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_DEF         (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_HSH         (0x011F82D4)

#define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_REG                    (0x000082D8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_OFF     ( 0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_MSK     (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_HSH     (0x060082D8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_OFF     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_MSK     (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_HSH     (0x060682D8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_OFF     (12)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_MSK     (0x0003F000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_HSH     (0x060C82D8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_OFF     (18)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_MSK     (0x00FC0000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_HSH     (0x061282D8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_OFF     (24)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_MSK     (0x3F000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_HSH     (0x061882D8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_OFF          (30)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_MSK          (0x40000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_HSH          (0x011E82D8)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_OFF         (31)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_WID         ( 1)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_MSK         (0x80000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_MAX         (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_DEF         (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_HSH         (0x011F82D8)

#define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_REG                    (0x000082DC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_OFF     ( 0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_MSK     (0x0000003F)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_HSH     (0x060082DC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_OFF     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_MSK     (0x00000FC0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_HSH     (0x060682DC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_OFF     (12)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_MSK     (0x0003F000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_HSH     (0x060C82DC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_OFF     (18)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_MSK     (0x00FC0000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_HSH     (0x061282DC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_OFF     (24)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_WID     ( 6)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_MSK     (0x3F000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_MIN     (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_MAX     (63) // 0x0000003F
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_DEF     (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_HSH     (0x061882DC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_OFF          (30)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_WID          ( 1)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_MSK          (0x40000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_MIN          (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_MAX          (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_DEF          (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_HSH          (0x011E82DC)

  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_OFF         (31)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_WID         ( 1)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_MSK         (0x80000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_MIN         (0)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_MAX         (1) // 0x00000001
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_DEF         (0x00000000)
  #define DDRDATACH1_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_HSH         (0x011F82DC)

#define DDRCMDCH0_CR_DDRCRCMDCOMP_REG                                  (0x00008300)

  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Scomp_OFF                          ( 0)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Scomp_WID                          ( 6)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Scomp_MSK                          (0x0000003F)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Scomp_MIN                          (0)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Scomp_MAX                          (63) // 0x0000003F
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Scomp_DEF                          (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Scomp_HSH                          (0x06008300)

  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvUp_OFF                     ( 6)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvUp_WID                     ( 6)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvUp_MSK                     (0x00000FC0)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvUp_MIN                     (0)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvUp_DEF                     (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvUp_HSH                     (0x06068300)

  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvDown_OFF                   (12)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvDown_WID                   ( 6)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvDown_MSK                   (0x0003F000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvDown_MIN                   (0)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvDown_DEF                   (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_RcompDrvDown_HSH                   (0x060C8300)

  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Spare_OFF                          (18)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Spare_WID                          (14)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Spare_MSK                          (0xFFFC0000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Spare_MIN                          (0)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Spare_MAX                          (16383) // 0x00003FFF
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Spare_DEF                          (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMP_Spare_HSH                          (0x0E128300)

#define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_REG                            (0x00008304)

  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_ScompOffset_OFF              ( 0)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_ScompOffset_WID              ( 5)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MSK              (0x0000001F)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MIN              (-16)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MAX              (15) // 0x0000000F
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_ScompOffset_DEF              (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_ScompOffset_HSH              (0x85008304)

  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_OFF         ( 5)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_WID         ( 4)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MSK         (0x000001E0)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MIN         (-8)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MAX         (7) // 0x00000007
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_DEF         (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_HSH         (0x84058304)

  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_OFF       ( 9)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_WID       ( 4)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MSK       (0x00001E00)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MIN       (-8)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MAX       (7) // 0x00000007
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_DEF       (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_HSH       (0x84098304)

  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_Spare_OFF                    (13)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_Spare_WID                    (19)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_Spare_MSK                    (0xFFFFE000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_Spare_MIN                    (0)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_Spare_MAX                    (524287) // 0x0007FFFF
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_Spare_DEF                    (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCOMPOFFSET_Spare_HSH                    (0x130D8304)

#define DDRCMDCH0_CR_DDRCRCMDPICODING_REG                              (0x00008308)

  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi0Code_OFF                 ( 0)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi0Code_WID                 ( 7)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi0Code_MSK                 (0x0000007F)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi0Code_MIN                 (0)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi0Code_MAX                 (127) // 0x0000007F
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi0Code_DEF                 (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi0Code_HSH                 (0x07008308)

  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi1Code_OFF                 ( 7)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi1Code_WID                 ( 7)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi1Code_MSK                 (0x00003F80)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi1Code_MIN                 (0)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi1Code_MAX                 (127) // 0x0000007F
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi1Code_DEF                 (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi1Code_HSH                 (0x07078308)

  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare0_OFF                     (14)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare0_WID                     ( 2)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare0_MSK                     (0x0000C000)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare0_MIN                     (0)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare0_MAX                     (3) // 0x00000003
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare0_DEF                     (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare0_HSH                     (0x020E8308)

  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi2Code_OFF                 (16)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi2Code_WID                 ( 7)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi2Code_MSK                 (0x007F0000)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi2Code_MIN                 (0)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi2Code_MAX                 (127) // 0x0000007F
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi2Code_DEF                 (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_CmdPi2Code_HSH                 (0x07108308)

  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare1_OFF                     (23)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare1_WID                     ( 9)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare1_MSK                     (0xFF800000)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare1_MIN                     (0)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare1_MAX                     (511) // 0x000001FF
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare1_DEF                     (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDPICODING_spare1_HSH                     (0x09178308)

#define DDRCMDCH0_CR_DDRCRCMDCONTROLS_REG                              (0x0000830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RefPi_OFF                      ( 0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RefPi_WID                      ( 4)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RefPi_MSK                      (0x0000000F)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RefPi_MIN                      (-8)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RefPi_MAX                      (7) // 0x00000007
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RefPi_DEF                      (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RefPi_HSH                      (0x8400830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllMask_OFF                    ( 4)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllMask_WID                    ( 2)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllMask_MSK                    (0x00000030)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllMask_MIN                    (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllMask_MAX                    (3) // 0x00000003
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllMask_DEF                    (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllMask_HSH                    (0x0204830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_ClkGateDisable_OFF             ( 6)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_ClkGateDisable_WID             ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_ClkGateDisable_MSK             (0x00000040)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_ClkGateDisable_MIN             (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_ClkGateDisable_MAX             (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_ClkGateDisable_DEF             (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_ClkGateDisable_HSH             (0x0106830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_TxOn_OFF                       ( 7)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_TxOn_WID                       ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_TxOn_MSK                       (0x00000080)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_TxOn_MIN                       (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_TxOn_MAX                       (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_TxOn_DEF                       (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_TxOn_HSH                       (0x0107830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IntClkOn_OFF                   ( 8)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IntClkOn_WID                   ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IntClkOn_MSK                   (0x00000100)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IntClkOn_MIN                   (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IntClkOn_MAX                   (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IntClkOn_DEF                   (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IntClkOn_HSH                   (0x0108830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RepClkOn_OFF                   ( 9)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RepClkOn_WID                   ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RepClkOn_MSK                   (0x00000200)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RepClkOn_MIN                   (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RepClkOn_MAX                   (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RepClkOn_DEF                   (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_RepClkOn_HSH                   (0x0109830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbOrMisr_OFF                 (10)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbOrMisr_WID                 ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbOrMisr_MSK                 (0x00000400)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbOrMisr_MIN                 (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbOrMisr_MAX                 (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbOrMisr_DEF                 (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbOrMisr_HSH                 (0x010A830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbHold_OFF                   (11)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbHold_WID                   ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbHold_MSK                   (0x00000800)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbHold_MIN                   (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbHold_MAX                   (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbHold_DEF                   (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_IolbHold_HSH                   (0x010B830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_OdtMode_OFF                    (12)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_OdtMode_WID                    ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_OdtMode_MSK                    (0x00001000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_OdtMode_MIN                    (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_OdtMode_MAX                    (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_OdtMode_DEF                    (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_OdtMode_HSH                    (0x010C830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdTxEq_OFF                    (13)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdTxEq_WID                    ( 2)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdTxEq_MSK                    (0x00006000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdTxEq_MIN                    (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdTxEq_MAX                    (3) // 0x00000003
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdTxEq_DEF                    (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdTxEq_HSH                    (0x020D830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_OFF             (15)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_WID             ( 2)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_MSK             (0x00018000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_MIN             (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_MAX             (3) // 0x00000003
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_DEF             (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_HSH             (0x020F830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_OFF         (17)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_WID         ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_MSK         (0x00020000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_MIN         (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_MAX         (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_DEF         (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_HSH         (0x0111830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_OFF     (18)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_WID     ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_MSK     (0x00040000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_MIN     (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_MAX     (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_DEF     (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_HSH     (0x0112830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_OFF                (19)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_WID                ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_MSK                (0x00080000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_MIN                (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_MAX                (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_DEF                (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_HSH                (0x0113830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_OFF            (20)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_WID            ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_MSK            (0x00100000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_MIN            (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_MAX            (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_DEF            (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_HSH            (0x0114830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Spares_OFF                     (21)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Spares_WID                     ( 6)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Spares_MSK                     (0x07E00000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Spares_MIN                     (-32)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Spares_MAX                     (31) // 0x0000001F
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Spares_DEF                     (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Spares_HSH                     (0x8615830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_VccddqHi_OFF                   (27)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_VccddqHi_WID                   ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_VccddqHi_MSK                   (0x08000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_VccddqHi_MIN                   (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_VccddqHi_MAX                   (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_VccddqHi_DEF                   (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_VccddqHi_HSH                   (0x011B830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllWeakLock_OFF                (28)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllWeakLock_WID                ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllWeakLock_MSK                (0x10000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllWeakLock_MIN                (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllWeakLock_MAX                (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllWeakLock_DEF                (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_DllWeakLock_HSH                (0x011C830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CMD_Rate_OFF                   (29)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CMD_Rate_WID                   ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CMD_Rate_MSK                   (0x20000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CMD_Rate_MIN                   (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CMD_Rate_MAX                   (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CMD_Rate_DEF                   (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_CMD_Rate_HSH                   (0x011D830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_OFF        (30)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_WID        ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_MSK        (0x40000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_MIN        (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_MAX        (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_DEF        (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_HSH        (0x011E830C)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_OFF          (31)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_WID          ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_MSK          (0x80000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_MIN          (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_MAX          (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_DEF          (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_HSH          (0x011F830C)

#define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_REG                             (0x00008310)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_RxVref_OFF                    ( 0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_RxVref_WID                    ( 8)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_RxVref_MSK                    (0x000000FF)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_RxVref_MIN                    (-128)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_RxVref_MAX                    (127) // 0x0000007F
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_RxVref_DEF                    (0x00000060)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_RxVref_HSH                    (0x88008310)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_OFF               ( 8)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_WID               ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_MSK               (0x00000100)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_MIN               (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_MAX               (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_DEF               (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_HSH               (0x01088310)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Gear1_OFF                     ( 9)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Gear1_WID                     ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Gear1_MSK                     (0x00000200)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Gear1_MIN                     (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Gear1_MAX                     (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Gear1_DEF                     (0x00000001)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Gear1_HSH                     (0x01098310)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_OFF        (10)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_WID        ( 2)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_MSK        (0x00000C00)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_MIN        (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_MAX        (3) // 0x00000003
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_DEF        (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_HSH        (0x020A8310)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_OFF            (12)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_WID            ( 4)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_MSK            (0x0000F000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_MIN            (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_MAX            (15) // 0x0000000F
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_DEF            (0x0000000F)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_HSH            (0x040C8310)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_en_OFF                 (16)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_en_WID                 ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_en_MSK                 (0x00010000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_en_MIN                 (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_en_MAX                 (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_en_DEF                 (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_en_HSH                 (0x01108310)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_OFF             (17)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_WID             ( 1)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_MSK             (0x00020000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_MIN             (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_MAX             (1) // 0x00000001
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_DEF             (0x00000001)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_HSH             (0x01118310)

  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Spare_OFF                     (18)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Spare_WID                     (14)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Spare_MSK                     (0xFFFC0000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Spare_MIN                     (0)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Spare_MAX                     (16383) // 0x00003FFF
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Spare_DEF                     (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDCONTROLS1_Spare_HSH                     (0x0E128310)

#define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_REG                         (0x00008314)

  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_OFF     ( 0)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_WID     (10)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_MSK     (0x000003FF)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_MIN     (0)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_MAX     (1023) // 0x000003FF
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_DEF     (0x00000000)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_HSH     (0x0A008314)

  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_Spare_OFF                 (10)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_Spare_WID                 (22)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_Spare_MSK                 (0xFFFFFC00)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_Spare_MIN                 (0)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_Spare_MAX                 (4194303) // 0x003FFFFF
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_Spare_DEF                 (0x00000000)
  #define DDRCMDCH0_CR_DDRCRLOOPBACKFEEDBACK_Spare_HSH                 (0x160A8314)

#define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_REG                           (0x00008318)

  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_OFF              ( 0)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_WID              ( 6)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_MSK              (0x0000003F)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_MIN              (0)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_MAX              (63) // 0x0000003F
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_DEF              (0x00000020)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_HSH              (0x06008318)

  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_Spare_OFF                   ( 6)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_Spare_WID                   (26)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_Spare_MSK                   (0xFFFFFFC0)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_Spare_MIN                   (0)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_Spare_MAX                   (67108863) // 0x03FFFFFF
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_Spare_DEF                   (0x00000000)
  #define DDRCMDCH0_CR_DDRCRCMDTCOCONTROL0_Spare_HSH                   (0x1A068318)

#define DDRCMDCH1_CR_DDRCRCMDCOMP_REG                                  (0x00008380)

  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Scomp_OFF                          ( 0)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Scomp_WID                          ( 6)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Scomp_MSK                          (0x0000003F)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Scomp_MIN                          (0)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Scomp_MAX                          (63) // 0x0000003F
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Scomp_DEF                          (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Scomp_HSH                          (0x06008380)

  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvUp_OFF                     ( 6)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvUp_WID                     ( 6)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvUp_MSK                     (0x00000FC0)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvUp_MIN                     (0)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvUp_DEF                     (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvUp_HSH                     (0x06068380)

  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvDown_OFF                   (12)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvDown_WID                   ( 6)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvDown_MSK                   (0x0003F000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvDown_MIN                   (0)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvDown_DEF                   (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_RcompDrvDown_HSH                   (0x060C8380)

  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Spare_OFF                          (18)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Spare_WID                          (14)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Spare_MSK                          (0xFFFC0000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Spare_MIN                          (0)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Spare_MAX                          (16383) // 0x00003FFF
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Spare_DEF                          (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMP_Spare_HSH                          (0x0E128380)

#define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_REG                            (0x00008384)

  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_ScompOffset_OFF              ( 0)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_ScompOffset_WID              ( 5)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MSK              (0x0000001F)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MIN              (-16)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MAX              (15) // 0x0000000F
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_ScompOffset_DEF              (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_ScompOffset_HSH              (0x85008384)

  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_OFF         ( 5)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_WID         ( 4)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MSK         (0x000001E0)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MIN         (-8)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MAX         (7) // 0x00000007
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_DEF         (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_HSH         (0x84058384)

  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_OFF       ( 9)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_WID       ( 4)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MSK       (0x00001E00)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MIN       (-8)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MAX       (7) // 0x00000007
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_DEF       (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_HSH       (0x84098384)

  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_Spare_OFF                    (13)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_Spare_WID                    (19)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_Spare_MSK                    (0xFFFFE000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_Spare_MIN                    (0)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_Spare_MAX                    (524287) // 0x0007FFFF
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_Spare_DEF                    (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCOMPOFFSET_Spare_HSH                    (0x130D8384)

#define DDRCMDCH1_CR_DDRCRCMDPICODING_REG                              (0x00008388)

  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi0Code_OFF                 ( 0)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi0Code_WID                 ( 7)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi0Code_MSK                 (0x0000007F)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi0Code_MIN                 (0)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi0Code_MAX                 (127) // 0x0000007F
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi0Code_DEF                 (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi0Code_HSH                 (0x07008388)

  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi1Code_OFF                 ( 7)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi1Code_WID                 ( 7)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi1Code_MSK                 (0x00003F80)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi1Code_MIN                 (0)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi1Code_MAX                 (127) // 0x0000007F
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi1Code_DEF                 (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi1Code_HSH                 (0x07078388)

  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare0_OFF                     (14)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare0_WID                     ( 2)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare0_MSK                     (0x0000C000)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare0_MIN                     (0)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare0_MAX                     (3) // 0x00000003
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare0_DEF                     (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare0_HSH                     (0x020E8388)

  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi2Code_OFF                 (16)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi2Code_WID                 ( 7)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi2Code_MSK                 (0x007F0000)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi2Code_MIN                 (0)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi2Code_MAX                 (127) // 0x0000007F
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi2Code_DEF                 (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_CmdPi2Code_HSH                 (0x07108388)

  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare1_OFF                     (23)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare1_WID                     ( 9)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare1_MSK                     (0xFF800000)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare1_MIN                     (0)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare1_MAX                     (511) // 0x000001FF
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare1_DEF                     (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDPICODING_spare1_HSH                     (0x09178388)

#define DDRCMDCH1_CR_DDRCRCMDCONTROLS_REG                              (0x0000838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RefPi_OFF                      ( 0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RefPi_WID                      ( 4)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RefPi_MSK                      (0x0000000F)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RefPi_MIN                      (-8)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RefPi_MAX                      (7) // 0x00000007
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RefPi_DEF                      (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RefPi_HSH                      (0x8400838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllMask_OFF                    ( 4)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllMask_WID                    ( 2)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllMask_MSK                    (0x00000030)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllMask_MIN                    (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllMask_MAX                    (3) // 0x00000003
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllMask_DEF                    (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllMask_HSH                    (0x0204838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_ClkGateDisable_OFF             ( 6)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_ClkGateDisable_WID             ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_ClkGateDisable_MSK             (0x00000040)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_ClkGateDisable_MIN             (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_ClkGateDisable_MAX             (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_ClkGateDisable_DEF             (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_ClkGateDisable_HSH             (0x0106838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_TxOn_OFF                       ( 7)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_TxOn_WID                       ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_TxOn_MSK                       (0x00000080)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_TxOn_MIN                       (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_TxOn_MAX                       (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_TxOn_DEF                       (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_TxOn_HSH                       (0x0107838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IntClkOn_OFF                   ( 8)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IntClkOn_WID                   ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IntClkOn_MSK                   (0x00000100)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IntClkOn_MIN                   (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IntClkOn_MAX                   (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IntClkOn_DEF                   (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IntClkOn_HSH                   (0x0108838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RepClkOn_OFF                   ( 9)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RepClkOn_WID                   ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RepClkOn_MSK                   (0x00000200)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RepClkOn_MIN                   (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RepClkOn_MAX                   (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RepClkOn_DEF                   (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_RepClkOn_HSH                   (0x0109838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbOrMisr_OFF                 (10)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbOrMisr_WID                 ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbOrMisr_MSK                 (0x00000400)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbOrMisr_MIN                 (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbOrMisr_MAX                 (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbOrMisr_DEF                 (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbOrMisr_HSH                 (0x010A838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbHold_OFF                   (11)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbHold_WID                   ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbHold_MSK                   (0x00000800)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbHold_MIN                   (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbHold_MAX                   (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbHold_DEF                   (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_IolbHold_HSH                   (0x010B838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_OdtMode_OFF                    (12)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_OdtMode_WID                    ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_OdtMode_MSK                    (0x00001000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_OdtMode_MIN                    (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_OdtMode_MAX                    (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_OdtMode_DEF                    (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_OdtMode_HSH                    (0x010C838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdTxEq_OFF                    (13)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdTxEq_WID                    ( 2)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdTxEq_MSK                    (0x00006000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdTxEq_MIN                    (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdTxEq_MAX                    (3) // 0x00000003
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdTxEq_DEF                    (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdTxEq_HSH                    (0x020D838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_OFF             (15)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_WID             ( 2)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_MSK             (0x00018000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_MIN             (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_MAX             (3) // 0x00000003
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_DEF             (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_HSH             (0x020F838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_OFF         (17)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_WID         ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_MSK         (0x00020000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_MIN         (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_MAX         (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_DEF         (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_HSH         (0x0111838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_OFF     (18)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_WID     ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_MSK     (0x00040000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_MIN     (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_MAX     (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_DEF     (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_HSH     (0x0112838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_OFF                (19)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_WID                ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_MSK                (0x00080000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_MIN                (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_MAX                (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_DEF                (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_HSH                (0x0113838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_OFF            (20)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_WID            ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_MSK            (0x00100000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_MIN            (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_MAX            (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_DEF            (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_HSH            (0x0114838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Spares_OFF                     (21)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Spares_WID                     ( 6)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Spares_MSK                     (0x07E00000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Spares_MIN                     (-32)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Spares_MAX                     (31) // 0x0000001F
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Spares_DEF                     (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Spares_HSH                     (0x8615838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_VccddqHi_OFF                   (27)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_VccddqHi_WID                   ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_VccddqHi_MSK                   (0x08000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_VccddqHi_MIN                   (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_VccddqHi_MAX                   (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_VccddqHi_DEF                   (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_VccddqHi_HSH                   (0x011B838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllWeakLock_OFF                (28)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllWeakLock_WID                ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllWeakLock_MSK                (0x10000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllWeakLock_MIN                (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllWeakLock_MAX                (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllWeakLock_DEF                (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_DllWeakLock_HSH                (0x011C838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CMD_Rate_OFF                   (29)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CMD_Rate_WID                   ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CMD_Rate_MSK                   (0x20000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CMD_Rate_MIN                   (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CMD_Rate_MAX                   (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CMD_Rate_DEF                   (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_CMD_Rate_HSH                   (0x011D838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_OFF        (30)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_WID        ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_MSK        (0x40000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_MIN        (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_MAX        (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_DEF        (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_HSH        (0x011E838C)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_OFF          (31)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_WID          ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_MSK          (0x80000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_MIN          (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_MAX          (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_DEF          (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_HSH          (0x011F838C)

#define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_REG                             (0x00008390)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_RxVref_OFF                    ( 0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_RxVref_WID                    ( 8)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_RxVref_MSK                    (0x000000FF)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_RxVref_MIN                    (-128)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_RxVref_MAX                    (127) // 0x0000007F
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_RxVref_DEF                    (0x00000060)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_RxVref_HSH                    (0x88008390)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_OFF               ( 8)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_WID               ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_MSK               (0x00000100)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_MIN               (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_MAX               (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_DEF               (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_HSH               (0x01088390)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Gear1_OFF                     ( 9)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Gear1_WID                     ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Gear1_MSK                     (0x00000200)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Gear1_MIN                     (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Gear1_MAX                     (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Gear1_DEF                     (0x00000001)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Gear1_HSH                     (0x01098390)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_OFF        (10)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_WID        ( 2)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_MSK        (0x00000C00)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_MIN        (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_MAX        (3) // 0x00000003
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_DEF        (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_HSH        (0x020A8390)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_OFF            (12)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_WID            ( 4)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_MSK            (0x0000F000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_MIN            (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_MAX            (15) // 0x0000000F
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_DEF            (0x0000000F)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_HSH            (0x040C8390)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_en_OFF                 (16)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_en_WID                 ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_en_MSK                 (0x00010000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_en_MIN                 (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_en_MAX                 (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_en_DEF                 (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_en_HSH                 (0x01108390)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_OFF             (17)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_WID             ( 1)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_MSK             (0x00020000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_MIN             (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_MAX             (1) // 0x00000001
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_DEF             (0x00000001)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_HSH             (0x01118390)

  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Spare_OFF                     (18)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Spare_WID                     (14)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Spare_MSK                     (0xFFFC0000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Spare_MIN                     (0)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Spare_MAX                     (16383) // 0x00003FFF
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Spare_DEF                     (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDCONTROLS1_Spare_HSH                     (0x0E128390)

#define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_REG                         (0x00008394)

  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_OFF     ( 0)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_WID     (10)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_MSK     (0x000003FF)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_MIN     (0)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_MAX     (1023) // 0x000003FF
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_DEF     (0x00000000)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_HSH     (0x0A008394)

  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_Spare_OFF                 (10)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_Spare_WID                 (22)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_Spare_MSK                 (0xFFFFFC00)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_Spare_MIN                 (0)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_Spare_MAX                 (4194303) // 0x003FFFFF
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_Spare_DEF                 (0x00000000)
  #define DDRCMDCH1_CR_DDRCRLOOPBACKFEEDBACK_Spare_HSH                 (0x160A8394)

#define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_REG                           (0x00008398)

  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_OFF              ( 0)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_WID              ( 6)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_MSK              (0x0000003F)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_MIN              (0)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_MAX              (63) // 0x0000003F
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_DEF              (0x00000020)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_HSH              (0x06008398)

  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_Spare_OFF                   ( 6)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_Spare_WID                   (26)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_Spare_MSK                   (0xFFFFFFC0)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_Spare_MIN                   (0)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_Spare_MAX                   (67108863) // 0x03FFFFFF
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_Spare_DEF                   (0x00000000)
  #define DDRCMDCH1_CR_DDRCRCMDTCOCONTROL0_Spare_HSH                   (0x1A068398)

#define DDRCKECTLCH0_CR_DDRCRCTLCOMP_REG                               (0x00008410)

  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Scomp_OFF                       ( 0)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Scomp_WID                       ( 6)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Scomp_MSK                       (0x0000003F)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Scomp_MIN                       (0)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Scomp_MAX                       (63) // 0x0000003F
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Scomp_DEF                       (0x00000000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Scomp_HSH                       (0x06008410)

  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvUp_OFF                  ( 6)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvUp_WID                  ( 6)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvUp_MSK                  (0x00000FC0)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvUp_MIN                  (0)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvUp_MAX                  (63) // 0x0000003F
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvUp_DEF                  (0x00000000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvUp_HSH                  (0x06068410)

  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvDown_OFF                (12)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvDown_WID                ( 6)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvDown_MSK                (0x0003F000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvDown_MIN                (0)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvDown_MAX                (63) // 0x0000003F
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvDown_DEF                (0x00000000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_RcompDrvDown_HSH                (0x060C8410)

  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Spare_OFF                       (18)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Spare_WID                       (14)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Spare_MSK                       (0xFFFC0000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Spare_MIN                       (0)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Spare_MAX                       (16383) // 0x00003FFF
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Spare_DEF                       (0x00000000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMP_Spare_HSH                       (0x0E128410)

#define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_REG                         (0x00008414)

  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_ScompOffset_OFF           ( 0)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_ScompOffset_WID           ( 5)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_ScompOffset_MSK           (0x0000001F)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_ScompOffset_MIN           (-16)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_ScompOffset_MAX           (15) // 0x0000000F
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_ScompOffset_DEF           (0x00000000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_ScompOffset_HSH           (0x85008414)

  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_OFF      ( 5)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_WID      ( 4)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_MSK      (0x000001E0)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_MIN      (-8)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_MAX      (7) // 0x00000007
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_DEF      (0x00000000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_HSH      (0x84058414)

  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_OFF    ( 9)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_WID    ( 4)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_MSK    (0x00001E00)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_MIN    (-8)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_MAX    (7) // 0x00000007
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_DEF    (0x00000000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_HSH    (0x84098414)

  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_Spare_OFF                 (13)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_Spare_WID                 (19)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_Spare_MSK                 (0xFFFFE000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_Spare_MIN                 (0)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_Spare_MAX                 (524287) // 0x0007FFFF
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_Spare_DEF                 (0x00000000)
  #define DDRCKECTLCH0_CR_DDRCRCTLCOMPOFFSET_Spare_HSH                 (0x130D8414)

#define DDRCKECTLCH1_CR_DDRCRCTLCOMP_REG                               (0x00008490)

  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Scomp_OFF                       ( 0)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Scomp_WID                       ( 6)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Scomp_MSK                       (0x0000003F)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Scomp_MIN                       (0)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Scomp_MAX                       (63) // 0x0000003F
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Scomp_DEF                       (0x00000000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Scomp_HSH                       (0x06008490)

  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvUp_OFF                  ( 6)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvUp_WID                  ( 6)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvUp_MSK                  (0x00000FC0)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvUp_MIN                  (0)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvUp_MAX                  (63) // 0x0000003F
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvUp_DEF                  (0x00000000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvUp_HSH                  (0x06068490)

  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvDown_OFF                (12)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvDown_WID                ( 6)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvDown_MSK                (0x0003F000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvDown_MIN                (0)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvDown_MAX                (63) // 0x0000003F
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvDown_DEF                (0x00000000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_RcompDrvDown_HSH                (0x060C8490)

  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Spare_OFF                       (18)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Spare_WID                       (14)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Spare_MSK                       (0xFFFC0000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Spare_MIN                       (0)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Spare_MAX                       (16383) // 0x00003FFF
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Spare_DEF                       (0x00000000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMP_Spare_HSH                       (0x0E128490)

#define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_REG                         (0x00008494)

  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_ScompOffset_OFF           ( 0)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_ScompOffset_WID           ( 5)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_ScompOffset_MSK           (0x0000001F)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_ScompOffset_MIN           (-16)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_ScompOffset_MAX           (15) // 0x0000000F
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_ScompOffset_DEF           (0x00000000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_ScompOffset_HSH           (0x85008494)

  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_OFF      ( 5)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_WID      ( 4)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_MSK      (0x000001E0)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_MIN      (-8)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_MAX      (7) // 0x00000007
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_DEF      (0x00000000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_HSH      (0x84058494)

  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_OFF    ( 9)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_WID    ( 4)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_MSK    (0x00001E00)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_MIN    (-8)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_MAX    (7) // 0x00000007
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_DEF    (0x00000000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_HSH    (0x84098494)

  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_Spare_OFF                 (13)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_Spare_WID                 (19)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_Spare_MSK                 (0xFFFFE000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_Spare_MIN                 (0)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_Spare_MAX                 (524287) // 0x0007FFFF
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_Spare_DEF                 (0x00000000)
  #define DDRCKECTLCH1_CR_DDRCRCTLCOMPOFFSET_Spare_HSH                 (0x130D8494)

#define DDRDATA_CR_RXCONTROL0RANK0_REG                                 (0x00008500)

  #define DDRDATA_CR_RXCONTROL0RANK0_RxRcvEnPi_OFF                     ( 0)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxRcvEnPi_WID                     (11)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxRcvEnPi_MSK                     (0x000007FF)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxRcvEnPi_MIN                     (0)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxRcvEnPi_MAX                     (2047) // 0x000007FF
  #define DDRDATA_CR_RXCONTROL0RANK0_RxRcvEnPi_DEF                     (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxRcvEnPi_HSH                     (0x0B008500)

  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsPPi_OFF                      (11)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsPPi_WID                      ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsPPi_MSK                      (0x0003F800)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsPPi_MIN                      (0)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsPPi_MAX                      (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsPPi_DEF                      (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsPPi_HSH                      (0x070B8500)

  #define DDRDATA_CR_RXCONTROL0RANK0_RxEq_OFF                          (18)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxEq_WID                          ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxEq_MSK                          (0x01FC0000)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxEq_MIN                          (0)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxEq_MAX                          (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK0_RxEq_DEF                          (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxEq_HSH                          (0x07128500)

  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsNPi_OFF                      (25)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsNPi_WID                      ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsNPi_MSK                      (0xFE000000)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsNPi_MIN                      (0)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsNPi_MAX                      (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsNPi_DEF                      (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK0_RxDqsNPi_HSH                      (0x07198500)

#define DDRDATA_CR_RXCONTROL0RANK1_REG                                 (0x00008504)

  #define DDRDATA_CR_RXCONTROL0RANK1_RxRcvEnPi_OFF                     ( 0)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxRcvEnPi_WID                     (11)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxRcvEnPi_MSK                     (0x000007FF)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxRcvEnPi_MIN                     (0)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxRcvEnPi_MAX                     (2047) // 0x000007FF
  #define DDRDATA_CR_RXCONTROL0RANK1_RxRcvEnPi_DEF                     (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxRcvEnPi_HSH                     (0x0B008504)

  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsPPi_OFF                      (11)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsPPi_WID                      ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsPPi_MSK                      (0x0003F800)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsPPi_MIN                      (0)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsPPi_MAX                      (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsPPi_DEF                      (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsPPi_HSH                      (0x070B8504)

  #define DDRDATA_CR_RXCONTROL0RANK1_RxEq_OFF                          (18)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxEq_WID                          ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxEq_MSK                          (0x01FC0000)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxEq_MIN                          (0)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxEq_MAX                          (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK1_RxEq_DEF                          (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxEq_HSH                          (0x07128504)

  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsNPi_OFF                      (25)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsNPi_WID                      ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsNPi_MSK                      (0xFE000000)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsNPi_MIN                      (0)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsNPi_MAX                      (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsNPi_DEF                      (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK1_RxDqsNPi_HSH                      (0x07198504)

#define DDRDATA_CR_RXCONTROL0RANK2_REG                                 (0x00008508)

  #define DDRDATA_CR_RXCONTROL0RANK2_RxRcvEnPi_OFF                     ( 0)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxRcvEnPi_WID                     (11)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxRcvEnPi_MSK                     (0x000007FF)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxRcvEnPi_MIN                     (0)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxRcvEnPi_MAX                     (2047) // 0x000007FF
  #define DDRDATA_CR_RXCONTROL0RANK2_RxRcvEnPi_DEF                     (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxRcvEnPi_HSH                     (0x0B008508)

  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsPPi_OFF                      (11)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsPPi_WID                      ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsPPi_MSK                      (0x0003F800)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsPPi_MIN                      (0)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsPPi_MAX                      (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsPPi_DEF                      (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsPPi_HSH                      (0x070B8508)

  #define DDRDATA_CR_RXCONTROL0RANK2_RxEq_OFF                          (18)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxEq_WID                          ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxEq_MSK                          (0x01FC0000)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxEq_MIN                          (0)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxEq_MAX                          (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK2_RxEq_DEF                          (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxEq_HSH                          (0x07128508)

  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsNPi_OFF                      (25)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsNPi_WID                      ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsNPi_MSK                      (0xFE000000)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsNPi_MIN                      (0)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsNPi_MAX                      (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsNPi_DEF                      (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK2_RxDqsNPi_HSH                      (0x07198508)

#define DDRDATA_CR_RXCONTROL0RANK3_REG                                 (0x0000850C)

  #define DDRDATA_CR_RXCONTROL0RANK3_RxRcvEnPi_OFF                     ( 0)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxRcvEnPi_WID                     (11)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxRcvEnPi_MSK                     (0x000007FF)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxRcvEnPi_MIN                     (0)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxRcvEnPi_MAX                     (2047) // 0x000007FF
  #define DDRDATA_CR_RXCONTROL0RANK3_RxRcvEnPi_DEF                     (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxRcvEnPi_HSH                     (0x0B00850C)

  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsPPi_OFF                      (11)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsPPi_WID                      ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsPPi_MSK                      (0x0003F800)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsPPi_MIN                      (0)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsPPi_MAX                      (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsPPi_DEF                      (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsPPi_HSH                      (0x070B850C)

  #define DDRDATA_CR_RXCONTROL0RANK3_RxEq_OFF                          (18)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxEq_WID                          ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxEq_MSK                          (0x01FC0000)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxEq_MIN                          (0)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxEq_MAX                          (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK3_RxEq_DEF                          (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxEq_HSH                          (0x0712850C)

  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsNPi_OFF                      (25)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsNPi_WID                      ( 7)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsNPi_MSK                      (0xFE000000)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsNPi_MIN                      (0)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsNPi_MAX                      (127) // 0x0000007F
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsNPi_DEF                      (0x00000000)
  #define DDRDATA_CR_RXCONTROL0RANK3_RxDqsNPi_HSH                      (0x0719850C)

#define DDRDATA_CR_RXCONTROL1RANK0_REG                                 (0x00008510)

  #define DDRDATA_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane3PerBitDeskew_HSH             (0x06008510)

  #define DDRDATA_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane2PerBitDeskew_HSH             (0x06068510)

  #define DDRDATA_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_OFF             (12)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_MSK             (0x0003F000)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane1PerBitDeskew_HSH             (0x060C8510)

  #define DDRDATA_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_OFF             (18)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_MSK             (0x00FC0000)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK0_Lane0PerBitDeskew_HSH             (0x06128510)

  #define DDRDATA_CR_RXCONTROL1RANK0_DqsDfeCoeff_OFF                   (24)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqsDfeCoeff_WID                   ( 2)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqsDfeCoeff_MSK                   (0x03000000)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqsDfeCoeff_MIN                   (0)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqsDfeCoeff_MAX                   (3) // 0x00000003
  #define DDRDATA_CR_RXCONTROL1RANK0_DqsDfeCoeff_DEF                   (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqsDfeCoeff_HSH                   (0x02188510)

  #define DDRDATA_CR_RXCONTROL1RANK0_DqDfeDlyBit0_OFF                  (26)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqDfeDlyBit0_WID                  ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqDfeDlyBit0_MSK                  (0xFC000000)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqDfeDlyBit0_MIN                  (0)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqDfeDlyBit0_MAX                  (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK0_DqDfeDlyBit0_DEF                  (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK0_DqDfeDlyBit0_HSH                  (0x061A8510)

#define DDRDATA_CR_RXCONTROL1RANK1_REG                                 (0x00008514)

  #define DDRDATA_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane3PerBitDeskew_HSH             (0x06008514)

  #define DDRDATA_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane2PerBitDeskew_HSH             (0x06068514)

  #define DDRDATA_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_OFF             (12)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_MSK             (0x0003F000)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane1PerBitDeskew_HSH             (0x060C8514)

  #define DDRDATA_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_OFF             (18)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_MSK             (0x00FC0000)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK1_Lane0PerBitDeskew_HSH             (0x06128514)

  #define DDRDATA_CR_RXCONTROL1RANK1_DqsDfeCoeff_OFF                   (24)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqsDfeCoeff_WID                   ( 2)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqsDfeCoeff_MSK                   (0x03000000)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqsDfeCoeff_MIN                   (0)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqsDfeCoeff_MAX                   (3) // 0x00000003
  #define DDRDATA_CR_RXCONTROL1RANK1_DqsDfeCoeff_DEF                   (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqsDfeCoeff_HSH                   (0x02188514)

  #define DDRDATA_CR_RXCONTROL1RANK1_DqDfeDlyBit0_OFF                  (26)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqDfeDlyBit0_WID                  ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqDfeDlyBit0_MSK                  (0xFC000000)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqDfeDlyBit0_MIN                  (0)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqDfeDlyBit0_MAX                  (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK1_DqDfeDlyBit0_DEF                  (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK1_DqDfeDlyBit0_HSH                  (0x061A8514)

#define DDRDATA_CR_RXCONTROL1RANK2_REG                                 (0x00008518)

  #define DDRDATA_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane3PerBitDeskew_HSH             (0x06008518)

  #define DDRDATA_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane2PerBitDeskew_HSH             (0x06068518)

  #define DDRDATA_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_OFF             (12)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_MSK             (0x0003F000)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane1PerBitDeskew_HSH             (0x060C8518)

  #define DDRDATA_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_OFF             (18)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_MSK             (0x00FC0000)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK2_Lane0PerBitDeskew_HSH             (0x06128518)

  #define DDRDATA_CR_RXCONTROL1RANK2_DqsDfeCoeff_OFF                   (24)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqsDfeCoeff_WID                   ( 2)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqsDfeCoeff_MSK                   (0x03000000)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqsDfeCoeff_MIN                   (0)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqsDfeCoeff_MAX                   (3) // 0x00000003
  #define DDRDATA_CR_RXCONTROL1RANK2_DqsDfeCoeff_DEF                   (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqsDfeCoeff_HSH                   (0x02188518)

  #define DDRDATA_CR_RXCONTROL1RANK2_DqDfeDlyBit0_OFF                  (26)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqDfeDlyBit0_WID                  ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqDfeDlyBit0_MSK                  (0xFC000000)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqDfeDlyBit0_MIN                  (0)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqDfeDlyBit0_MAX                  (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK2_DqDfeDlyBit0_DEF                  (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK2_DqDfeDlyBit0_HSH                  (0x061A8518)

#define DDRDATA_CR_RXCONTROL1RANK3_REG                                 (0x0000851C)

  #define DDRDATA_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane3PerBitDeskew_HSH             (0x0600851C)

  #define DDRDATA_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane2PerBitDeskew_HSH             (0x0606851C)

  #define DDRDATA_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_OFF             (12)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_MSK             (0x0003F000)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane1PerBitDeskew_HSH             (0x060C851C)

  #define DDRDATA_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_OFF             (18)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_MSK             (0x00FC0000)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK3_Lane0PerBitDeskew_HSH             (0x0612851C)

  #define DDRDATA_CR_RXCONTROL1RANK3_DqsDfeCoeff_OFF                   (24)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqsDfeCoeff_WID                   ( 2)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqsDfeCoeff_MSK                   (0x03000000)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqsDfeCoeff_MIN                   (0)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqsDfeCoeff_MAX                   (3) // 0x00000003
  #define DDRDATA_CR_RXCONTROL1RANK3_DqsDfeCoeff_DEF                   (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqsDfeCoeff_HSH                   (0x0218851C)

  #define DDRDATA_CR_RXCONTROL1RANK3_DqDfeDlyBit0_OFF                  (26)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqDfeDlyBit0_WID                  ( 6)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqDfeDlyBit0_MSK                  (0xFC000000)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqDfeDlyBit0_MIN                  (0)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqDfeDlyBit0_MAX                  (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL1RANK3_DqDfeDlyBit0_DEF                  (0x00000000)
  #define DDRDATA_CR_RXCONTROL1RANK3_DqDfeDlyBit0_HSH                  (0x061A851C)

#define DDRDATA_CR_TXTRAINRANK0_REG                                    (0x00008520)

  #define DDRDATA_CR_TXTRAINRANK0_TxDqDelay_OFF                        ( 0)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqDelay_WID                        (10)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqDelay_MSK                        (0x000003FF)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqDelay_MIN                        (0)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqDelay_MAX                        (1023) // 0x000003FF
  #define DDRDATA_CR_TXTRAINRANK0_TxDqDelay_DEF                        (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqDelay_HSH                        (0x0A008520)

  #define DDRDATA_CR_TXTRAINRANK0_TxDqsDelay_OFF                       (10)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqsDelay_WID                       (10)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqsDelay_MSK                       (0x000FFC00)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqsDelay_MIN                       (0)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqsDelay_MAX                       (1023) // 0x000003FF
  #define DDRDATA_CR_TXTRAINRANK0_TxDqsDelay_DEF                       (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK0_TxDqsDelay_HSH                       (0x0A0A8520)

  #define DDRDATA_CR_TXTRAINRANK0_TxEqualization_OFF                   (20)
  #define DDRDATA_CR_TXTRAINRANK0_TxEqualization_WID                   ( 6)
  #define DDRDATA_CR_TXTRAINRANK0_TxEqualization_MSK                   (0x03F00000)
  #define DDRDATA_CR_TXTRAINRANK0_TxEqualization_MIN                   (0)
  #define DDRDATA_CR_TXTRAINRANK0_TxEqualization_MAX                   (63) // 0x0000003F
  #define DDRDATA_CR_TXTRAINRANK0_TxEqualization_DEF                   (0x00000030)
  #define DDRDATA_CR_TXTRAINRANK0_TxEqualization_HSH                   (0x06148520)

  #define DDRDATA_CR_TXTRAINRANK0_TxRankMuxDelay_OFF                   (26)
  #define DDRDATA_CR_TXTRAINRANK0_TxRankMuxDelay_WID                   ( 4)
  #define DDRDATA_CR_TXTRAINRANK0_TxRankMuxDelay_MSK                   (0x3C000000)
  #define DDRDATA_CR_TXTRAINRANK0_TxRankMuxDelay_MIN                   (0)
  #define DDRDATA_CR_TXTRAINRANK0_TxRankMuxDelay_MAX                   (15) // 0x0000000F
  #define DDRDATA_CR_TXTRAINRANK0_TxRankMuxDelay_DEF                   (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK0_TxRankMuxDelay_HSH                   (0x041A8520)

  #define DDRDATA_CR_TXTRAINRANK0_Spare1_OFF                           (30)
  #define DDRDATA_CR_TXTRAINRANK0_Spare1_WID                           ( 2)
  #define DDRDATA_CR_TXTRAINRANK0_Spare1_MSK                           (0xC0000000)
  #define DDRDATA_CR_TXTRAINRANK0_Spare1_MIN                           (0)
  #define DDRDATA_CR_TXTRAINRANK0_Spare1_MAX                           (3) // 0x00000003
  #define DDRDATA_CR_TXTRAINRANK0_Spare1_DEF                           (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK0_Spare1_HSH                           (0x021E8520)

#define DDRDATA_CR_TXTRAINRANK1_REG                                    (0x00008524)

  #define DDRDATA_CR_TXTRAINRANK1_TxDqDelay_OFF                        ( 0)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqDelay_WID                        (10)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqDelay_MSK                        (0x000003FF)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqDelay_MIN                        (0)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqDelay_MAX                        (1023) // 0x000003FF
  #define DDRDATA_CR_TXTRAINRANK1_TxDqDelay_DEF                        (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqDelay_HSH                        (0x0A008524)

  #define DDRDATA_CR_TXTRAINRANK1_TxDqsDelay_OFF                       (10)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqsDelay_WID                       (10)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqsDelay_MSK                       (0x000FFC00)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqsDelay_MIN                       (0)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqsDelay_MAX                       (1023) // 0x000003FF
  #define DDRDATA_CR_TXTRAINRANK1_TxDqsDelay_DEF                       (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK1_TxDqsDelay_HSH                       (0x0A0A8524)

  #define DDRDATA_CR_TXTRAINRANK1_TxEqualization_OFF                   (20)
  #define DDRDATA_CR_TXTRAINRANK1_TxEqualization_WID                   ( 6)
  #define DDRDATA_CR_TXTRAINRANK1_TxEqualization_MSK                   (0x03F00000)
  #define DDRDATA_CR_TXTRAINRANK1_TxEqualization_MIN                   (0)
  #define DDRDATA_CR_TXTRAINRANK1_TxEqualization_MAX                   (63) // 0x0000003F
  #define DDRDATA_CR_TXTRAINRANK1_TxEqualization_DEF                   (0x00000030)
  #define DDRDATA_CR_TXTRAINRANK1_TxEqualization_HSH                   (0x06148524)

  #define DDRDATA_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_OFF  (26)
  #define DDRDATA_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_WID  ( 2)
  #define DDRDATA_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_MSK  (0x0C000000)
  #define DDRDATA_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_MIN  (0)
  #define DDRDATA_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_MAX  (3) // 0x00000003
  #define DDRDATA_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_DEF  (0x00000002)
  #define DDRDATA_CR_TXTRAINRANK1_TxRankMuxDelay_2nd_stage_offset_HSH  (0x021A8524)

  #define DDRDATA_CR_TXTRAINRANK1_Spare1_OFF                           (28)
  #define DDRDATA_CR_TXTRAINRANK1_Spare1_WID                           ( 4)
  #define DDRDATA_CR_TXTRAINRANK1_Spare1_MSK                           (0xF0000000)
  #define DDRDATA_CR_TXTRAINRANK1_Spare1_MIN                           (0)
  #define DDRDATA_CR_TXTRAINRANK1_Spare1_MAX                           (15) // 0x0000000F
  #define DDRDATA_CR_TXTRAINRANK1_Spare1_DEF                           (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK1_Spare1_HSH                           (0x041C8524)

#define DDRDATA_CR_TXTRAINRANK2_REG                                    (0x00008528)

  #define DDRDATA_CR_TXTRAINRANK2_TxDqDelay_OFF                        ( 0)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqDelay_WID                        (10)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqDelay_MSK                        (0x000003FF)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqDelay_MIN                        (0)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqDelay_MAX                        (1023) // 0x000003FF
  #define DDRDATA_CR_TXTRAINRANK2_TxDqDelay_DEF                        (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqDelay_HSH                        (0x0A008528)

  #define DDRDATA_CR_TXTRAINRANK2_TxDqsDelay_OFF                       (10)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqsDelay_WID                       (10)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqsDelay_MSK                       (0x000FFC00)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqsDelay_MIN                       (0)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqsDelay_MAX                       (1023) // 0x000003FF
  #define DDRDATA_CR_TXTRAINRANK2_TxDqsDelay_DEF                       (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK2_TxDqsDelay_HSH                       (0x0A0A8528)

  #define DDRDATA_CR_TXTRAINRANK2_TxEqualization_OFF                   (20)
  #define DDRDATA_CR_TXTRAINRANK2_TxEqualization_WID                   ( 6)
  #define DDRDATA_CR_TXTRAINRANK2_TxEqualization_MSK                   (0x03F00000)
  #define DDRDATA_CR_TXTRAINRANK2_TxEqualization_MIN                   (0)
  #define DDRDATA_CR_TXTRAINRANK2_TxEqualization_MAX                   (63) // 0x0000003F
  #define DDRDATA_CR_TXTRAINRANK2_TxEqualization_DEF                   (0x00000030)
  #define DDRDATA_CR_TXTRAINRANK2_TxEqualization_HSH                   (0x06148528)

  #define DDRDATA_CR_TXTRAINRANK2_Spare1_OFF                           (26)
  #define DDRDATA_CR_TXTRAINRANK2_Spare1_WID                           ( 6)
  #define DDRDATA_CR_TXTRAINRANK2_Spare1_MSK                           (0xFC000000)
  #define DDRDATA_CR_TXTRAINRANK2_Spare1_MIN                           (0)
  #define DDRDATA_CR_TXTRAINRANK2_Spare1_MAX                           (63) // 0x0000003F
  #define DDRDATA_CR_TXTRAINRANK2_Spare1_DEF                           (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK2_Spare1_HSH                           (0x061A8528)

#define DDRDATA_CR_TXTRAINRANK3_REG                                    (0x0000852C)

  #define DDRDATA_CR_TXTRAINRANK3_TxDqDelay_OFF                        ( 0)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqDelay_WID                        (10)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqDelay_MSK                        (0x000003FF)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqDelay_MIN                        (0)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqDelay_MAX                        (1023) // 0x000003FF
  #define DDRDATA_CR_TXTRAINRANK3_TxDqDelay_DEF                        (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqDelay_HSH                        (0x0A00852C)

  #define DDRDATA_CR_TXTRAINRANK3_TxDqsDelay_OFF                       (10)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqsDelay_WID                       (10)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqsDelay_MSK                       (0x000FFC00)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqsDelay_MIN                       (0)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqsDelay_MAX                       (1023) // 0x000003FF
  #define DDRDATA_CR_TXTRAINRANK3_TxDqsDelay_DEF                       (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK3_TxDqsDelay_HSH                       (0x0A0A852C)

  #define DDRDATA_CR_TXTRAINRANK3_TxEqualization_OFF                   (20)
  #define DDRDATA_CR_TXTRAINRANK3_TxEqualization_WID                   ( 6)
  #define DDRDATA_CR_TXTRAINRANK3_TxEqualization_MSK                   (0x03F00000)
  #define DDRDATA_CR_TXTRAINRANK3_TxEqualization_MIN                   (0)
  #define DDRDATA_CR_TXTRAINRANK3_TxEqualization_MAX                   (63) // 0x0000003F
  #define DDRDATA_CR_TXTRAINRANK3_TxEqualization_DEF                   (0x00000030)
  #define DDRDATA_CR_TXTRAINRANK3_TxEqualization_HSH                   (0x0614852C)

  #define DDRDATA_CR_TXTRAINRANK3_Spare1_OFF                           (26)
  #define DDRDATA_CR_TXTRAINRANK3_Spare1_WID                           ( 6)
  #define DDRDATA_CR_TXTRAINRANK3_Spare1_MSK                           (0xFC000000)
  #define DDRDATA_CR_TXTRAINRANK3_Spare1_MIN                           (0)
  #define DDRDATA_CR_TXTRAINRANK3_Spare1_MAX                           (63) // 0x0000003F
  #define DDRDATA_CR_TXTRAINRANK3_Spare1_DEF                           (0x00000000)
  #define DDRDATA_CR_TXTRAINRANK3_Spare1_HSH                           (0x061A852C)

#define DDRDATA_CR_TXPERBITLOWRANK0_REG                                (0x00008530)

  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane0_OFF                        ( 0)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane0_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane0_MSK                        (0x0000003F)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane0_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane0_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane0_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane0_HSH                        (0x06008530)

  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane1_OFF                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane1_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane1_MSK                        (0x00000FC0)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane1_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane1_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane1_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane1_HSH                        (0x06068530)

  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane2_OFF                        (12)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane2_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane2_MSK                        (0x0003F000)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane2_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane2_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane2_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane2_HSH                        (0x060C8530)

  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane3_OFF                        (18)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane3_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane3_MSK                        (0x00FC0000)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane3_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane3_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane3_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Lane3_HSH                        (0x06128530)

  #define DDRDATA_CR_TXPERBITLOWRANK0_Spare_OFF                        (24)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Spare_WID                        ( 8)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Spare_MSK                        (0xFF000000)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Spare_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Spare_MAX                        (255) // 0x000000FF
  #define DDRDATA_CR_TXPERBITLOWRANK0_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK0_Spare_HSH                        (0x08188530)

#define DDRDATA_CR_TXPERBITLOWRANK1_REG                                (0x00008534)

  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane0_OFF                        ( 0)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane0_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane0_MSK                        (0x0000003F)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane0_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane0_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane0_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane0_HSH                        (0x06008534)

  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane1_OFF                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane1_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane1_MSK                        (0x00000FC0)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane1_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane1_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane1_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane1_HSH                        (0x06068534)

  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane2_OFF                        (12)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane2_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane2_MSK                        (0x0003F000)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane2_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane2_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane2_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane2_HSH                        (0x060C8534)

  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane3_OFF                        (18)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane3_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane3_MSK                        (0x00FC0000)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane3_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane3_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane3_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Lane3_HSH                        (0x06128534)

  #define DDRDATA_CR_TXPERBITLOWRANK1_Spare_OFF                        (24)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Spare_WID                        ( 8)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Spare_MSK                        (0xFF000000)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Spare_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Spare_MAX                        (255) // 0x000000FF
  #define DDRDATA_CR_TXPERBITLOWRANK1_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK1_Spare_HSH                        (0x08188534)

#define DDRDATA_CR_TXPERBITLOWRANK2_REG                                (0x00008538)

  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane0_OFF                        ( 0)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane0_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane0_MSK                        (0x0000003F)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane0_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane0_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane0_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane0_HSH                        (0x06008538)

  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane1_OFF                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane1_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane1_MSK                        (0x00000FC0)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane1_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane1_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane1_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane1_HSH                        (0x06068538)

  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane2_OFF                        (12)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane2_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane2_MSK                        (0x0003F000)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane2_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane2_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane2_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane2_HSH                        (0x060C8538)

  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane3_OFF                        (18)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane3_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane3_MSK                        (0x00FC0000)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane3_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane3_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane3_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Lane3_HSH                        (0x06128538)

  #define DDRDATA_CR_TXPERBITLOWRANK2_Spare_OFF                        (24)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Spare_WID                        ( 8)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Spare_MSK                        (0xFF000000)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Spare_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Spare_MAX                        (255) // 0x000000FF
  #define DDRDATA_CR_TXPERBITLOWRANK2_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK2_Spare_HSH                        (0x08188538)

#define DDRDATA_CR_TXPERBITLOWRANK3_REG                                (0x0000853C)

  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane0_OFF                        ( 0)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane0_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane0_MSK                        (0x0000003F)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane0_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane0_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane0_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane0_HSH                        (0x0600853C)

  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane1_OFF                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane1_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane1_MSK                        (0x00000FC0)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane1_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane1_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane1_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane1_HSH                        (0x0606853C)

  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane2_OFF                        (12)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane2_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane2_MSK                        (0x0003F000)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane2_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane2_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane2_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane2_HSH                        (0x060C853C)

  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane3_OFF                        (18)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane3_WID                        ( 6)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane3_MSK                        (0x00FC0000)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane3_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane3_MAX                        (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane3_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Lane3_HSH                        (0x0612853C)

  #define DDRDATA_CR_TXPERBITLOWRANK3_Spare_OFF                        (24)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Spare_WID                        ( 8)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Spare_MSK                        (0xFF000000)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Spare_MIN                        (0)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Spare_MAX                        (255) // 0x000000FF
  #define DDRDATA_CR_TXPERBITLOWRANK3_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_TXPERBITLOWRANK3_Spare_HSH                        (0x0818853C)

#define DDRDATA_CR_RCOMPDATA0_REG                                      (0x00008540)

  #define DDRDATA_CR_RCOMPDATA0_RcompDrvUp_OFF                         ( 0)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvUp_WID                         ( 6)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvUp_MSK                         (0x0000003F)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvUp_MIN                         (0)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvUp_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvUp_DEF                         (0x00000000)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvUp_HSH                         (0x06008540)

  #define DDRDATA_CR_RCOMPDATA0_Rsvd_OFF                               ( 6)
  #define DDRDATA_CR_RCOMPDATA0_Rsvd_WID                               ( 8)
  #define DDRDATA_CR_RCOMPDATA0_Rsvd_MSK                               (0x00003FC0)
  #define DDRDATA_CR_RCOMPDATA0_Rsvd_MIN                               (0)
  #define DDRDATA_CR_RCOMPDATA0_Rsvd_MAX                               (255) // 0x000000FF
  #define DDRDATA_CR_RCOMPDATA0_Rsvd_DEF                               (0x00000000)
  #define DDRDATA_CR_RCOMPDATA0_Rsvd_HSH                               (0x08068540)

  #define DDRDATA_CR_RCOMPDATA0_RcompDrvDown_OFF                       (14)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvDown_WID                       ( 6)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvDown_MSK                       (0x000FC000)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvDown_MIN                       (0)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvDown_MAX                       (63) // 0x0000003F
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvDown_DEF                       (0x00000000)
  #define DDRDATA_CR_RCOMPDATA0_RcompDrvDown_HSH                       (0x060E8540)

  #define DDRDATA_CR_RCOMPDATA0_SlewRateComp_OFF                       (20)
  #define DDRDATA_CR_RCOMPDATA0_SlewRateComp_WID                       ( 5)
  #define DDRDATA_CR_RCOMPDATA0_SlewRateComp_MSK                       (0x01F00000)
  #define DDRDATA_CR_RCOMPDATA0_SlewRateComp_MIN                       (0)
  #define DDRDATA_CR_RCOMPDATA0_SlewRateComp_MAX                       (31) // 0x0000001F
  #define DDRDATA_CR_RCOMPDATA0_SlewRateComp_DEF                       (0x00000000)
  #define DDRDATA_CR_RCOMPDATA0_SlewRateComp_HSH                       (0x05148540)

  #define DDRDATA_CR_RCOMPDATA0_Spare_OFF                              (25)
  #define DDRDATA_CR_RCOMPDATA0_Spare_WID                              ( 7)
  #define DDRDATA_CR_RCOMPDATA0_Spare_MSK                              (0xFE000000)
  #define DDRDATA_CR_RCOMPDATA0_Spare_MIN                              (0)
  #define DDRDATA_CR_RCOMPDATA0_Spare_MAX                              (127) // 0x0000007F
  #define DDRDATA_CR_RCOMPDATA0_Spare_DEF                              (0x00000000)
  #define DDRDATA_CR_RCOMPDATA0_Spare_HSH                              (0x07198540)

#define DDRDATA_CR_RCOMPDATA1_REG                                      (0x00008544)

  #define DDRDATA_CR_RCOMPDATA1_RcompOdtUp_OFF                         ( 0)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtUp_WID                         ( 6)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtUp_MSK                         (0x0000003F)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtUp_MIN                         (0)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtUp_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtUp_DEF                         (0x00000000)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtUp_HSH                         (0x06008544)

  #define DDRDATA_CR_RCOMPDATA1_spare_OFF                              ( 6)
  #define DDRDATA_CR_RCOMPDATA1_spare_WID                              (20)
  #define DDRDATA_CR_RCOMPDATA1_spare_MSK                              (0x03FFFFC0)
  #define DDRDATA_CR_RCOMPDATA1_spare_MIN                              (0)
  #define DDRDATA_CR_RCOMPDATA1_spare_MAX                              (1048575) // 0x000FFFFF
  #define DDRDATA_CR_RCOMPDATA1_spare_DEF                              (0x00000000)
  #define DDRDATA_CR_RCOMPDATA1_spare_HSH                              (0x14068544)

  #define DDRDATA_CR_RCOMPDATA1_RcompOdtDown_OFF                       (26)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtDown_WID                       ( 6)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtDown_MSK                       (0xFC000000)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtDown_MIN                       (0)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtDown_MAX                       (63) // 0x0000003F
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtDown_DEF                       (0x00000000)
  #define DDRDATA_CR_RCOMPDATA1_RcompOdtDown_HSH                       (0x061A8544)

#define DDRDATA_CR_DDRCRDATACONTROL8_REG                               (0x00008548)

  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_OFF             ( 0)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_WID             ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_MSK             (0x00000003)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_MAX             (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank0_HSH             (0x02008548)

  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_OFF             ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_WID             ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_MSK             (0x0000000C)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_MAX             (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank1_HSH             (0x02028548)

  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_OFF             ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_WID             ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_MSK             (0x00000030)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_MAX             (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank2_HSH             (0x02048548)

  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_OFF             ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_WID             ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_MSK             (0x000000C0)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_MAX             (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL8_DqDfeCoeffRank3_HSH             (0x02068548)

  #define DDRDATA_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_OFF       ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_WID       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_MSK       (0x00000100)
  #define DDRDATA_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_MIN       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_MAX       (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_DEF       (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL8_en_rcvenpre_zero_fill_HSH       (0x01088548)

  #define DDRDATA_CR_DDRCRDATACONTROL8_spare_OFF                       ( 9)
  #define DDRDATA_CR_DDRCRDATACONTROL8_spare_WID                       (23)
  #define DDRDATA_CR_DDRCRDATACONTROL8_spare_MSK                       (0xFFFFFE00)
  #define DDRDATA_CR_DDRCRDATACONTROL8_spare_MIN                       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL8_spare_MAX                       (8388607) // 0x007FFFFF
  #define DDRDATA_CR_DDRCRDATACONTROL8_spare_DEF                       (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL8_spare_HSH                       (0x17098548)

#define DDRDATA_CR_RCOMPDATA2_REG                                      (0x0000854C)

  #define DDRDATA_CR_RCOMPDATA2_PanicVttUp_OFF                         ( 0)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttUp_WID                         ( 8)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttUp_MSK                         (0x000000FF)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttUp_MIN                         (0)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttUp_MAX                         (255) // 0x000000FF
  #define DDRDATA_CR_RCOMPDATA2_PanicVttUp_DEF                         (0x00000000)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttUp_HSH                         (0x0800854C)

  #define DDRDATA_CR_RCOMPDATA2_PanicVttDn_OFF                         ( 8)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttDn_WID                         ( 8)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttDn_MSK                         (0x0000FF00)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttDn_MIN                         (0)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttDn_MAX                         (255) // 0x000000FF
  #define DDRDATA_CR_RCOMPDATA2_PanicVttDn_DEF                         (0x00000000)
  #define DDRDATA_CR_RCOMPDATA2_PanicVttDn_HSH                         (0x0808854C)

  #define DDRDATA_CR_RCOMPDATA2_RcompCmdDn200ohm_OFF                   (16)
  #define DDRDATA_CR_RCOMPDATA2_RcompCmdDn200ohm_WID                   ( 6)
  #define DDRDATA_CR_RCOMPDATA2_RcompCmdDn200ohm_MSK                   (0x003F0000)
  #define DDRDATA_CR_RCOMPDATA2_RcompCmdDn200ohm_MIN                   (0)
  #define DDRDATA_CR_RCOMPDATA2_RcompCmdDn200ohm_MAX                   (63) // 0x0000003F
  #define DDRDATA_CR_RCOMPDATA2_RcompCmdDn200ohm_DEF                   (0x00000000)
  #define DDRDATA_CR_RCOMPDATA2_RcompCmdDn200ohm_HSH                   (0x0610854C)

  #define DDRDATA_CR_RCOMPDATA2_Spare_OFF                              (22)
  #define DDRDATA_CR_RCOMPDATA2_Spare_WID                              (10)
  #define DDRDATA_CR_RCOMPDATA2_Spare_MSK                              (0xFFC00000)
  #define DDRDATA_CR_RCOMPDATA2_Spare_MIN                              (0)
  #define DDRDATA_CR_RCOMPDATA2_Spare_MAX                              (1023) // 0x000003FF
  #define DDRDATA_CR_RCOMPDATA2_Spare_DEF                              (0x00000000)
  #define DDRDATA_CR_RCOMPDATA2_Spare_HSH                              (0x0A16854C)

#define DDRDATA_CR_RXCONTROL2RANK0_REG                                 (0x00008550)

  #define DDRDATA_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane4PerBitDeskew_HSH             (0x06008550)

  #define DDRDATA_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane5PerBitDeskew_HSH             (0x06068550)

  #define DDRDATA_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_OFF              (12)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_MSK              (0x0001F000)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane0RxOffsetVDq_HSH              (0x050C8550)

  #define DDRDATA_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_OFF              (17)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_MSK              (0x003E0000)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane1RxOffsetVDq_HSH              (0x05118550)

  #define DDRDATA_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_OFF              (22)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_MSK              (0x07C00000)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane2RxOffsetVDq_HSH              (0x05168550)

  #define DDRDATA_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_OFF              (27)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_MSK              (0xF8000000)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK0_Lane3RxOffsetVDq_HSH              (0x051B8550)

#define DDRDATA_CR_RXCONTROL2RANK1_REG                                 (0x00008554)

  #define DDRDATA_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane4PerBitDeskew_HSH             (0x06008554)

  #define DDRDATA_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane5PerBitDeskew_HSH             (0x06068554)

  #define DDRDATA_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_OFF              (12)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_MSK              (0x0001F000)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane0RxOffsetVDq_HSH              (0x050C8554)

  #define DDRDATA_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_OFF              (17)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_MSK              (0x003E0000)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane1RxOffsetVDq_HSH              (0x05118554)

  #define DDRDATA_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_OFF              (22)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_MSK              (0x07C00000)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane2RxOffsetVDq_HSH              (0x05168554)

  #define DDRDATA_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_OFF              (27)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_MSK              (0xF8000000)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK1_Lane3RxOffsetVDq_HSH              (0x051B8554)

#define DDRDATA_CR_RXCONTROL2RANK2_REG                                 (0x00008558)

  #define DDRDATA_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane4PerBitDeskew_HSH             (0x06008558)

  #define DDRDATA_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane5PerBitDeskew_HSH             (0x06068558)

  #define DDRDATA_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_OFF              (12)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_MSK              (0x0001F000)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane0RxOffsetVDq_HSH              (0x050C8558)

  #define DDRDATA_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_OFF              (17)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_MSK              (0x003E0000)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane1RxOffsetVDq_HSH              (0x05118558)

  #define DDRDATA_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_OFF              (22)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_MSK              (0x07C00000)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane2RxOffsetVDq_HSH              (0x05168558)

  #define DDRDATA_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_OFF              (27)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_MSK              (0xF8000000)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK2_Lane3RxOffsetVDq_HSH              (0x051B8558)

#define DDRDATA_CR_RXCONTROL2RANK3_REG                                 (0x0000855C)

  #define DDRDATA_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane4PerBitDeskew_HSH             (0x0600855C)

  #define DDRDATA_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane5PerBitDeskew_HSH             (0x0606855C)

  #define DDRDATA_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_OFF              (12)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_MSK              (0x0001F000)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane0RxOffsetVDq_HSH              (0x050C855C)

  #define DDRDATA_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_OFF              (17)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_MSK              (0x003E0000)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane1RxOffsetVDq_HSH              (0x0511855C)

  #define DDRDATA_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_OFF              (22)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_MSK              (0x07C00000)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane2RxOffsetVDq_HSH              (0x0516855C)

  #define DDRDATA_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_OFF              (27)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_MSK              (0xF8000000)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL2RANK3_Lane3RxOffsetVDq_HSH              (0x051B855C)

#define DDRDATA_CR_DATATRAINFEEDBACK_REG                               (0x00008560)

  #define DDRDATA_CR_DATATRAINFEEDBACK_DataTrainFeedback_OFF           ( 0)
  #define DDRDATA_CR_DATATRAINFEEDBACK_DataTrainFeedback_WID           ( 9)
  #define DDRDATA_CR_DATATRAINFEEDBACK_DataTrainFeedback_MSK           (0x000001FF)
  #define DDRDATA_CR_DATATRAINFEEDBACK_DataTrainFeedback_MIN           (0)
  #define DDRDATA_CR_DATATRAINFEEDBACK_DataTrainFeedback_MAX           (511) // 0x000001FF
  #define DDRDATA_CR_DATATRAINFEEDBACK_DataTrainFeedback_DEF           (0x00000000)
  #define DDRDATA_CR_DATATRAINFEEDBACK_DataTrainFeedback_HSH           (0x09008560)

  #define DDRDATA_CR_DATATRAINFEEDBACK_Spare_OFF                       ( 9)
  #define DDRDATA_CR_DATATRAINFEEDBACK_Spare_WID                       (23)
  #define DDRDATA_CR_DATATRAINFEEDBACK_Spare_MSK                       (0xFFFFFE00)
  #define DDRDATA_CR_DATATRAINFEEDBACK_Spare_MIN                       (0)
  #define DDRDATA_CR_DATATRAINFEEDBACK_Spare_MAX                       (8388607) // 0x007FFFFF
  #define DDRDATA_CR_DATATRAINFEEDBACK_Spare_DEF                       (0x00000000)
  #define DDRDATA_CR_DATATRAINFEEDBACK_Spare_HSH                       (0x17098560)

#define DDRDATA_CR_DDRCRDATAOFFSETCOMP_REG                             (0x00008568)

  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_OFF         ( 0)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_WID         ( 6)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MSK         (0x0000003F)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MIN         (-32)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_MAX         (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_DEF         (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvUpCompOffset_HSH         (0x86008568)

  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_OFF       ( 6)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_WID       ( 6)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MSK       (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MIN       (-32)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_MAX       (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_DEF       (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqDrvDownCompOffset_HSH       (0x86068568)

  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_OFF         (12)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_WID         ( 5)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MSK         (0x0001F000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MIN         (-16)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_MAX         (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_DEF         (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtUpCompOffset_HSH         (0x850C8568)

  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_OFF       (17)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_WID       ( 5)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MSK       (0x003E0000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MIN       (-16)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_MAX       (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_DEF       (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqOdtDownCompOffset_HSH       (0x85118568)

  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_Spare_OFF                     (22)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_Spare_WID                     ( 5)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_Spare_MSK                     (0x07C00000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_Spare_MIN                     (0)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_Spare_MAX                     (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_Spare_DEF                     (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_Spare_HSH                     (0x05168568)

  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_OFF      (27)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_WID      ( 5)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MSK      (0xF8000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MIN      (-16)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_MAX      (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_DEF      (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETCOMP_DqSlewRateCompOffset_HSH      (0x851B8568)

#define DDRDATA_CR_DDRCRDATACONTROL1_REG                               (0x0000856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_RefPi_OFF                       ( 0)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RefPi_WID                       ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RefPi_MSK                       (0x0000000F)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RefPi_MIN                       (-8)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RefPi_MAX                       (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL1_RefPi_DEF                       (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RefPi_HSH                       (0x8400856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_DllMask_OFF                     ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllMask_WID                     ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllMask_MSK                     (0x00000030)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllMask_MIN                     (0)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllMask_MAX                     (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllMask_DEF                     (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllMask_HSH                     (0x0204856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_DllWeakLock_OFF                 ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllWeakLock_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllWeakLock_MSK                 (0x00000040)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllWeakLock_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllWeakLock_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllWeakLock_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_DllWeakLock_HSH                 (0x0106856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_SdllSegmentDisable_OFF          ( 7)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SdllSegmentDisable_WID          ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MSK          (0x00000380)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MIN          (0)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SdllSegmentDisable_MAX          (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL1_SdllSegmentDisable_DEF          (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SdllSegmentDisable_HSH          (0x0307856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_RxBiasCtl_OFF                   (10)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RxBiasCtl_WID                   ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RxBiasCtl_MSK                   (0x00003C00)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RxBiasCtl_MIN                   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RxBiasCtl_MAX                   (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL1_RxBiasCtl_DEF                   (0x00000008)
  #define DDRDATA_CR_DDRCRDATACONTROL1_RxBiasCtl_HSH                   (0x040A856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDelay_OFF                    (14)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDelay_WID                    ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDelay_MSK                    (0x0007C000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDelay_MIN                    (-16)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDelay_MAX                    (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDelay_DEF                    (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDelay_HSH                    (0x850E856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDuration_OFF                 (19)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDuration_WID                 ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDuration_MSK                 (0x00380000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDuration_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDuration_MAX                 (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDuration_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_OdtDuration_HSH                 (0x0313856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDelay_OFF               (22)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDelay_WID               ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDelay_MSK               (0x07C00000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDelay_MIN               (-16)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDelay_MAX               (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDelay_DEF               (0x0000001C)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDelay_HSH               (0x8516856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDuration_OFF            (27)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDuration_WID            ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDuration_MSK            (0x38000000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDuration_MIN            (0)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDuration_MAX            (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDuration_DEF            (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_SenseAmpDuration_HSH            (0x031B856C)

  #define DDRDATA_CR_DDRCRDATACONTROL1_CBEnAmp2_OFF                    (30)
  #define DDRDATA_CR_DDRCRDATACONTROL1_CBEnAmp2_WID                    ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL1_CBEnAmp2_MSK                    (0xC0000000)
  #define DDRDATA_CR_DDRCRDATACONTROL1_CBEnAmp2_MIN                    (0)
  #define DDRDATA_CR_DDRCRDATACONTROL1_CBEnAmp2_MAX                    (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL1_CBEnAmp2_DEF                    (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL1_CBEnAmp2_HSH                    (0x021E856C)

#define DDRDATA_CR_DDRCRDATACONTROL2_REG                               (0x00008570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_RxStaggerCtl_OFF                ( 0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxStaggerCtl_WID                ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxStaggerCtl_MSK                (0x0000001F)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxStaggerCtl_MIN                (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxStaggerCtl_MAX                (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxStaggerCtl_DEF                (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxStaggerCtl_HSH                (0x05008570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceBiasOn_OFF                 ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceBiasOn_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceBiasOn_MSK                 (0x00000020)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceBiasOn_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceBiasOn_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceBiasOn_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceBiasOn_HSH                 (0x01058570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceRxOn_OFF                   ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceRxOn_WID                   ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceRxOn_MSK                   (0x00000040)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceRxOn_MIN                   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceRxOn_MAX                   (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceRxOn_DEF                   (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_ForceRxOn_HSH                   (0x01068570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_OFF         ( 7)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_WID         ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_MSK         (0x00000080)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_MIN         (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_MAX         (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_DEF         (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DisableDqsOdtStatic_HSH         (0x01078570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_OFF              ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_WID              ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_MSK              (0x00000100)
  #define DDRDATA_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_MAX              (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_LpDdrLongOdtEn_HSH              (0x01088570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_RxRankMuxDelay_OFF              ( 9)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxRankMuxDelay_WID              ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxRankMuxDelay_MSK              (0x00001E00)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxRankMuxDelay_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxRankMuxDelay_MAX              (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxRankMuxDelay_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxRankMuxDelay_HSH              (0x04098570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_RxClkStgNum_OFF                 (13)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxClkStgNum_WID                 ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxClkStgNum_MSK                 (0x0003E000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxClkStgNum_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxClkStgNum_MAX                 (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxClkStgNum_DEF                 (0x00000011)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxClkStgNum_HSH                 (0x050D8570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_WlLongDelEn_OFF                 (18)
  #define DDRDATA_CR_DDRCRDATACONTROL2_WlLongDelEn_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_WlLongDelEn_MSK                 (0x00040000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_WlLongDelEn_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_WlLongDelEn_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_WlLongDelEn_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_WlLongDelEn_HSH                 (0x01128570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_OFF             (19)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MSK             (0x00080000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_DEF             (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnableVrefPwrDn_HSH             (0x01138570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_Ddr4Mode_OFF                    (20)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Ddr4Mode_WID                    ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Ddr4Mode_MSK                    (0x00100000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Ddr4Mode_MIN                    (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Ddr4Mode_MAX                    (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_Ddr4Mode_DEF                    (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Ddr4Mode_HSH                    (0x01148570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVddqOdt_OFF                   (21)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVddqOdt_WID                   ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVddqOdt_MSK                   (0x00200000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVddqOdt_MIN                   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVddqOdt_MAX                   (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVddqOdt_DEF                   (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVddqOdt_HSH                   (0x01158570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVttOdt_OFF                    (22)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVttOdt_WID                    ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVttOdt_MSK                    (0x00400000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVttOdt_MIN                    (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVttOdt_MAX                    (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVttOdt_DEF                    (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnVttOdt_HSH                    (0x01168570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_EnConstZEqTx_OFF                (23)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnConstZEqTx_WID                ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnConstZEqTx_MSK                (0x00800000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnConstZEqTx_MIN                (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnConstZEqTx_MAX                (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnConstZEqTx_DEF                (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_EnConstZEqTx_HSH                (0x01178570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_TxEqDis_OFF                     (24)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxEqDis_WID                     ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxEqDis_MSK                     (0x01000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxEqDis_MIN                     (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxEqDis_MAX                     (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxEqDis_DEF                     (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxEqDis_HSH                     (0x01188570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_RxVrefProgMFC_OFF               (25)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxVrefProgMFC_WID               ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MSK               (0x02000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MIN               (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxVrefProgMFC_MAX               (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxVrefProgMFC_DEF               (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxVrefProgMFC_HSH               (0x01198570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_Cben_OFF                        (26)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Cben_WID                        ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Cben_MSK                        (0x1C000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Cben_MIN                        (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Cben_MAX                        (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL2_Cben_DEF                        (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_Cben_HSH                        (0x031A8570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_TxDeskewDisable_OFF             (29)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxDeskewDisable_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxDeskewDisable_MSK             (0x20000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxDeskewDisable_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxDeskewDisable_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxDeskewDisable_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_TxDeskewDisable_HSH             (0x011D8570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_RxDeskewDisable_OFF             (30)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxDeskewDisable_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxDeskewDisable_MSK             (0x40000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxDeskewDisable_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxDeskewDisable_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxDeskewDisable_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_RxDeskewDisable_HSH             (0x011E8570)

  #define DDRDATA_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_OFF             (31)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MSK             (0x80000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL2_DqSlewDlyByPass_HSH             (0x011F8570)

#define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_REG                            (0x0000857C)

  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_OFF              ( 0)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_WID              ( 6)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MSK              (0x0000003F)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MIN              (-32)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RcvEnOffset_HSH              (0x8600857C)

  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_OFF              ( 6)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_WID              ( 7)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MSK              (0x00001FC0)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MIN              (-64)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_RxDqsOffset_HSH              (0x8706857C)

  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_OFF               (13)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_WID               ( 6)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MSK               (0x0007E000)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MIN               (-32)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_MAX               (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_DEF               (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqOffset_HSH               (0x860D857C)

  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_OFF              (19)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_WID              ( 6)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MSK              (0x01F80000)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MIN              (-32)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_TxDqsOffset_HSH              (0x8613857C)

  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_OFF               (25)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_WID               ( 7)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MSK               (0xFE000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MIN               (-64)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_DEF               (0x00000000)
  #define DDRDATA_CR_DDRCRDATAOFFSETTRAIN_VrefOffset_HSH               (0x8719857C)

#define DDRDATA_CR_DDRCRDATACONTROL0_REG                               (0x00008580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_RxTrainingMode_OFF              ( 0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxTrainingMode_WID              ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxTrainingMode_MSK              (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxTrainingMode_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxTrainingMode_MAX              (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxTrainingMode_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxTrainingMode_HSH              (0x01008580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_WLTrainingMode_OFF              ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_WLTrainingMode_WID              ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_WLTrainingMode_MSK              (0x00000002)
  #define DDRDATA_CR_DDRCRDATACONTROL0_WLTrainingMode_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_WLTrainingMode_MAX              (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_WLTrainingMode_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_WLTrainingMode_HSH              (0x01018580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_RLTrainingMode_OFF              ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RLTrainingMode_WID              ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RLTrainingMode_MSK              (0x00000004)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RLTrainingMode_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RLTrainingMode_MAX              (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_RLTrainingMode_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RLTrainingMode_HSH              (0x01028580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_SenseampTrainingMode_OFF        ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL0_SenseampTrainingMode_WID        ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MSK        (0x00000008)
  #define DDRDATA_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MIN        (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_SenseampTrainingMode_MAX        (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_SenseampTrainingMode_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_SenseampTrainingMode_HSH        (0x01038580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_TxOn_OFF                        ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxOn_WID                        ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxOn_MSK                        (0x00000010)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxOn_MIN                        (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxOn_MAX                        (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxOn_DEF                        (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxOn_HSH                        (0x01048580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_LPDDR_Mode_OFF                  ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LPDDR_Mode_WID                  ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LPDDR_Mode_MSK                  (0x00000020)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LPDDR_Mode_MIN                  (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LPDDR_Mode_MAX                  (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_LPDDR_Mode_DEF                  (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LPDDR_Mode_HSH                  (0x01058580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_RxPiOn_OFF                      ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxPiOn_WID                      ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxPiOn_MSK                      (0x00000040)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxPiOn_MIN                      (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxPiOn_MAX                      (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxPiOn_DEF                      (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxPiOn_HSH                      (0x01068580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_TxPiOn_OFF                      ( 7)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxPiOn_WID                      ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxPiOn_MSK                      (0x00000080)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxPiOn_MIN                      (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxPiOn_MAX                      (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxPiOn_DEF                      (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxPiOn_HSH                      (0x01078580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_InternalClocksOn_OFF            ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL0_InternalClocksOn_WID            ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_InternalClocksOn_MSK            (0x00000100)
  #define DDRDATA_CR_DDRCRDATACONTROL0_InternalClocksOn_MIN            (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_InternalClocksOn_MAX            (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_InternalClocksOn_DEF            (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_InternalClocksOn_HSH            (0x01088580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_RepeaterClocksOn_OFF            ( 9)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RepeaterClocksOn_WID            ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MSK            (0x00000200)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MIN            (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RepeaterClocksOn_MAX            (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_RepeaterClocksOn_DEF            (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RepeaterClocksOn_HSH            (0x01098580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_TxDisable_OFF                   (10)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxDisable_WID                   ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxDisable_MSK                   (0x00000400)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxDisable_MIN                   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxDisable_MAX                   (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxDisable_DEF                   (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_TxDisable_HSH                   (0x010A8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDisable_OFF                   (11)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDisable_WID                   ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDisable_MSK                   (0x00000800)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDisable_MIN                   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDisable_MAX                   (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDisable_DEF                   (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDisable_HSH                   (0x010B8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_Spare2_OFF                      (12)
  #define DDRDATA_CR_DDRCRDATACONTROL0_Spare2_WID                      ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_Spare2_MSK                      (0x00001000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_Spare2_MIN                      (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_Spare2_MAX                      (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_Spare2_DEF                      (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_Spare2_HSH                      (0x010C8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDqsCtle_OFF                   (13)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDqsCtle_WID                   ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDqsCtle_MSK                   (0x00006000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDqsCtle_MIN                   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDqsCtle_MAX                   (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDqsCtle_DEF                   (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxDqsCtle_HSH                   (0x020D8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_RxReadPointer_OFF               (15)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxReadPointer_WID               ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxReadPointer_MSK               (0x00078000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxReadPointer_MIN               (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxReadPointer_MAX               (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxReadPointer_DEF               (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_RxReadPointer_HSH               (0x040F8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_OFF          (19)
  #define DDRDATA_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_WID          ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_MSK          (0x00180000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_MIN          (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_MAX          (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_DEF          (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_xover_mindelay_ctl_HSH          (0x02138580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_OFF               (21)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_WID               ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_MSK               (0x00200000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_MIN               (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_MAX               (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_DEF               (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DQDQSLowsupEn_HSH               (0x01158580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_DqTcoBypass_OFF                 (22)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DqTcoBypass_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DqTcoBypass_MSK                 (0x00400000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DqTcoBypass_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DqTcoBypass_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_DqTcoBypass_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DqTcoBypass_HSH                 (0x01168580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_viewQclkDis_OFF                 (23)
  #define DDRDATA_CR_DDRCRDATACONTROL0_viewQclkDis_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_viewQclkDis_MSK                 (0x00800000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_viewQclkDis_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_viewQclkDis_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_viewQclkDis_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_viewQclkDis_HSH                 (0x01178580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_ForceOdtOn_OFF                  (24)
  #define DDRDATA_CR_DDRCRDATACONTROL0_ForceOdtOn_WID                  ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_ForceOdtOn_MSK                  (0x01000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_ForceOdtOn_MIN                  (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_ForceOdtOn_MAX                  (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_ForceOdtOn_DEF                  (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_ForceOdtOn_HSH                  (0x01188580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampOff_OFF                  (25)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampOff_WID                  ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampOff_MSK                  (0x02000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampOff_MIN                  (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampOff_MAX                  (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampOff_DEF                  (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampOff_HSH                  (0x01198580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_DisableOdtStatic_OFF            (26)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DisableOdtStatic_WID            ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DisableOdtStatic_MSK            (0x04000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DisableOdtStatic_MIN            (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DisableOdtStatic_MAX            (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_DisableOdtStatic_DEF            (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DisableOdtStatic_HSH            (0x011A8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_OFF             (27)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MSK             (0x08000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_DdrCRForceODTOn_HSH             (0x011B8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_spare_OFF                       (28)
  #define DDRDATA_CR_DDRCRDATACONTROL0_spare_WID                       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_spare_MSK                       (0x10000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_spare_MIN                       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_spare_MAX                       (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_spare_DEF                       (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_spare_HSH                       (0x011C8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_LongOdtR2W_OFF                  (29)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LongOdtR2W_WID                  ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LongOdtR2W_MSK                  (0x20000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LongOdtR2W_MIN                  (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LongOdtR2W_MAX                  (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_LongOdtR2W_DEF                  (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_LongOdtR2W_HSH                  (0x011D8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampExtendEn_OFF             (30)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampExtendEn_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MSK             (0x40000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampExtendEn_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampExtendEn_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_OdtSampExtendEn_HSH             (0x011E8580)

  #define DDRDATA_CR_DDRCRDATACONTROL0_EarlyRleakEn_OFF                (31)
  #define DDRDATA_CR_DDRCRDATACONTROL0_EarlyRleakEn_WID                ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL0_EarlyRleakEn_MSK                (0x80000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_EarlyRleakEn_MIN                (0)
  #define DDRDATA_CR_DDRCRDATACONTROL0_EarlyRleakEn_MAX                (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL0_EarlyRleakEn_DEF                (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL0_EarlyRleakEn_HSH                (0x011F8580)

#define DDRDATA_CR_DDRCRDATACONTROL3_REG                               (0x00008588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_OFF           ( 0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_WID           ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_MSK           (0x0000000F)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_MIN           (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_MAX           (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_DEF           (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_HSH           (0x04008588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_OFF ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_WID ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_MSK (0x00000030)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_MIN (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_MAX (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_DEF (0x00000002)
  #define DDRDATA_CR_DDRCRDATACONTROL3_TxDqsRankMuxDelay_2nd_stage_offset_HSH (0x02048588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_OFF       ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_WID       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_MSK       (0x00000040)
  #define DDRDATA_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_MIN       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_MAX       (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_DEF       (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_ForceDqsOnQuickOdtOff_HSH       (0x01068588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_OFF         ( 7)
  #define DDRDATA_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_WID         ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_MSK         (0x00000080)
  #define DDRDATA_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_MIN         (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_MAX         (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_DEF         (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_Strong2WeakOnDqsOdt_HSH         (0x01078588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDelay_OFF                 ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDelay_WID                 ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDelay_MSK                 (0x00003F00)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDelay_MIN                 (-32)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDelay_MAX                 (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDelay_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDelay_HSH                 (0x86088588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_OFF      (14)
  #define DDRDATA_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_WID      ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_MSK      (0x00004000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_MIN      (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_MAX      (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_DEF      (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL3_vrefinten_atckepwrdown_HSH      (0x010E8588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_OFF          (15)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_WID          ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_MSK          (0x00008000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_MIN          (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_MAX          (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_DEF          (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtSampExtendEn_HSH          (0x010F8588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDuration_OFF              (16)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDuration_WID              ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDuration_MSK              (0x00070000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDuration_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDuration_MAX              (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDuration_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_DqsOdtDuration_HSH              (0x03108588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_OFF      (19)
  #define DDRDATA_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_WID      ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_MSK      (0x00080000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_MIN      (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_MAX      (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_DEF      (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL3_AllowOvrdOdtOnAsyncDrv_HSH      (0x01138588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_LeakerComp_OFF                  (20)
  #define DDRDATA_CR_DDRCRDATACONTROL3_LeakerComp_WID                  ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL3_LeakerComp_MSK                  (0x00700000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_LeakerComp_MIN                  (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_LeakerComp_MAX                  (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL3_LeakerComp_DEF                  (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_LeakerComp_HSH                  (0x03148588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_rxclkstgnummsb_OFF              (23)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rxclkstgnummsb_WID              ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rxclkstgnummsb_MSK              (0x00800000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rxclkstgnummsb_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rxclkstgnummsb_MAX              (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL3_rxclkstgnummsb_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rxclkstgnummsb_HSH              (0x01178588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_NomPgDis_OFF                    (24)
  #define DDRDATA_CR_DDRCRDATACONTROL3_NomPgDis_WID                    ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL3_NomPgDis_MSK                    (0x01000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_NomPgDis_MIN                    (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_NomPgDis_MAX                    (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL3_NomPgDis_DEF                    (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL3_NomPgDis_HSH                    (0x01188588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_OFF       (25)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_WID       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_MSK       (0x02000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_MIN       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_MAX       (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_DEF       (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL3_rcven_four_cycle_fill_HSH       (0x01198588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_StrongWkLeaker_OFF              (26)
  #define DDRDATA_CR_DDRCRDATACONTROL3_StrongWkLeaker_WID              ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL3_StrongWkLeaker_MSK              (0x3C000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_StrongWkLeaker_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_StrongWkLeaker_MAX              (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL3_StrongWkLeaker_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_StrongWkLeaker_HSH              (0x041A8588)

  #define DDRDATA_CR_DDRCRDATACONTROL3_CBEnAmp1_OFF                    (30)
  #define DDRDATA_CR_DDRCRDATACONTROL3_CBEnAmp1_WID                    ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL3_CBEnAmp1_MSK                    (0xC0000000)
  #define DDRDATA_CR_DDRCRDATACONTROL3_CBEnAmp1_MIN                    (0)
  #define DDRDATA_CR_DDRCRDATACONTROL3_CBEnAmp1_MAX                    (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL3_CBEnAmp1_DEF                    (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL3_CBEnAmp1_HSH                    (0x021E8588)

#define DDRDATA_CR_DDRCRDATACONTROL4_REG                               (0x0000858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_OFF        ( 0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_WID        ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_MSK        (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_MIN        (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_MAX        (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_leakerwithtxanalogen_HSH        (0x0100858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_OFF       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_WID       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_MSK       (0x00000002)
  #define DDRDATA_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_MIN       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_MAX       (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_DEF       (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_glbdrv_clkgate_enable_HSH       (0x0101858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_biasrcomp_OFF                   ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL4_biasrcomp_WID                   ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL4_biasrcomp_MSK                   (0x0000001C)
  #define DDRDATA_CR_DDRCRDATACONTROL4_biasrcomp_MIN                   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_biasrcomp_MAX                   (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL4_biasrcomp_DEF                   (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_biasrcomp_HSH                   (0x0302858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewcal_OFF                 ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewcal_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewcal_MSK                 (0x00000020)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewcal_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewcal_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewcal_DEF                 (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewcal_HSH                 (0x0105858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_OFF          ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_WID          ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_MSK          (0x00000040)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_MIN          (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_MAX          (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_DEF          (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_txdeskewdqscodesel_HSH          (0x0106858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewcal_OFF                 ( 7)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewcal_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewcal_MSK                 (0x00000080)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewcal_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewcal_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewcal_DEF                 (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewcal_HSH                 (0x0107858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_OFF          ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_WID          ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_MSK          (0x00000100)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_MIN          (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_MAX          (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_DEF          (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxdeskewdqscodesel_HSH          (0x0108858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_DisPanicDrv_OFF                 ( 9)
  #define DDRDATA_CR_DDRCRDATACONTROL4_DisPanicDrv_WID                 ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL4_DisPanicDrv_MSK                 (0x00000600)
  #define DDRDATA_CR_DDRCRDATACONTROL4_DisPanicDrv_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_DisPanicDrv_MAX                 (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL4_DisPanicDrv_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_DisPanicDrv_HSH                 (0x0209858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_dllnbiassel_OFF                 (11)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dllnbiassel_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dllnbiassel_MSK                 (0x00000800)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dllnbiassel_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dllnbiassel_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_dllnbiassel_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dllnbiassel_HSH                 (0x010B858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_rxsel_OFF                       (12)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxsel_WID                       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxsel_MSK                       (0x00001000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxsel_MIN                       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxsel_MAX                       (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxsel_DEF                       (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL4_rxsel_HSH                       (0x010C858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_ampoffseten_OFF                 (13)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ampoffseten_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ampoffseten_MSK                 (0x00002000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ampoffseten_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ampoffseten_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_ampoffseten_DEF                 (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ampoffseten_HSH                 (0x010D858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_LpDdr4Mode_OFF                  (14)
  #define DDRDATA_CR_DDRCRDATACONTROL4_LpDdr4Mode_WID                  ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_LpDdr4Mode_MSK                  (0x00004000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_LpDdr4Mode_MIN                  (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_LpDdr4Mode_MAX                  (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_LpDdr4Mode_DEF                  (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_LpDdr4Mode_HSH                  (0x010E858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_OFF      (15)
  #define DDRDATA_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_WID      ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_MSK      (0x00008000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_MIN      (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_MAX      (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_DEF      (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_lpddr4wrlongpreambleen_HSH      (0x010F858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_OFF        (16)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_WID        ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_MSK        (0x00010000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_MIN        (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_MAX        (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_ddr4wrlongpreambleen_HSH        (0x0110858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_OFF           (17)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_WID           ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_MSK           (0x00020000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_MIN           (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_MAX           (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_DEF           (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTSingleSegEn_HSH           (0x0111858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTEn_OFF                    (18)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTEn_WID                    ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTEn_MSK                    (0x00040000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTEn_MIN                    (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTEn_MAX                    (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTEn_DEF                    (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_VssODTEn_HSH                    (0x0112858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_OFF        (19)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_WID        ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_MSK        (0x00F80000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_MIN        (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_MAX        (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtdowncompoffset_HSH        (0x0513858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_OFF          (24)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_WID          ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_MSK          (0x1F000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_MIN          (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_MAX          (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_DEF          (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_dqsodtupcompoffset_HSH          (0x0518858C)

  #define DDRDATA_CR_DDRCRDATACONTROL4_spare2_OFF                      (29)
  #define DDRDATA_CR_DDRCRDATACONTROL4_spare2_WID                      ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL4_spare2_MSK                      (0xE0000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_spare2_MIN                      (0)
  #define DDRDATA_CR_DDRCRDATACONTROL4_spare2_MAX                      (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL4_spare2_DEF                      (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL4_spare2_HSH                      (0x031D858C)

#define DDRDATA_CR_DDRCRDATACONTROL5_REG                               (0x00008590)

  #define DDRDATA_CR_DDRCRDATACONTROL5_RxVref_OFF                      ( 0)
  #define DDRDATA_CR_DDRCRDATACONTROL5_RxVref_WID                      ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL5_RxVref_MSK                      (0x000000FF)
  #define DDRDATA_CR_DDRCRDATACONTROL5_RxVref_MIN                      (0)
  #define DDRDATA_CR_DDRCRDATACONTROL5_RxVref_MAX                      (255) // 0x000000FF
  #define DDRDATA_CR_DDRCRDATACONTROL5_RxVref_DEF                      (0x00000060)
  #define DDRDATA_CR_DDRCRDATACONTROL5_RxVref_HSH                      (0x08008590)

  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_OFF           ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_WID           ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_MSK           (0x00000100)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_MIN           (0)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_MAX           (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_DEF           (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrdqsmaskcnten_HSH           (0x01088590)

  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_OFF            ( 9)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_WID            ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_MSK            (0x00000600)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_MIN            (0)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_MAX            (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_DEF            (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrnumofpulses_HSH            (0x02098590)

  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_OFF   (11)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_WID   ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_MSK   (0x00007800)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_MIN   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_MAX   (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_DEF   (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL5_ddrcrmaskcntpulsenumstart_HSH   (0x040B8590)

  #define DDRDATA_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_OFF           (15)
  #define DDRDATA_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_WID           ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_MSK           (0x00008000)
  #define DDRDATA_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_MIN           (0)
  #define DDRDATA_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_MAX           (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_DEF           (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL5_Lp4xVoltageSelect_HSH           (0x010F8590)

  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_OFF             (16)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_WID             ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_MSK             (0x00FF0000)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_MAX             (255) // 0x000000FF
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdModeEn_HSH             (0x08108590)

  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdData_OFF               (24)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdData_WID               ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdData_MSK               (0xFF000000)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdData_MIN               (0)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdData_MAX               (255) // 0x000000FF
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdData_DEF               (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL5_DdrDqOvrdData_HSH               (0x08188590)

#define DDRDATA_CR_DDRCRDATACONTROL6_REG                               (0x00008594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_RankOvrd_OFF                    ( 0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankOvrd_WID                    ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankOvrd_MSK                    (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankOvrd_MIN                    (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankOvrd_MAX                    (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankOvrd_DEF                    (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankOvrd_HSH                    (0x01008594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_RankValue_OFF                   ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankValue_WID                   ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankValue_MSK                   (0x00000006)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankValue_MIN                   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankValue_MAX                   (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankValue_DEF                   (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RankValue_HSH                   (0x02018594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_Gear1_OFF                       ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL6_Gear1_WID                       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_Gear1_MSK                       (0x00000008)
  #define DDRDATA_CR_DDRCRDATACONTROL6_Gear1_MIN                       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_Gear1_MAX                       (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL6_Gear1_DEF                       (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL6_Gear1_HSH                       (0x01038594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_OFF              ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_WID              ( 5)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_MSK              (0x000001F0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_DEF              (0x00000008)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxDqsAmpOffset_HSH              (0x05048594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_OFF        ( 9)
  #define DDRDATA_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_WID        ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_MSK        (0x00000200)
  #define DDRDATA_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_MIN        (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_MAX        (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_fast_dqsoutputenable_HSH        (0x01098594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_OFF (10)
  #define DDRDATA_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_WID ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_MSK (0x00000400)
  #define DDRDATA_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_MIN (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_MAX (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_DEF (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_tx_clock_on_with_txanalogen_HSH (0x010A8594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_local_gate_d0tx_OFF             (11)
  #define DDRDATA_CR_DDRCRDATACONTROL6_local_gate_d0tx_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_local_gate_d0tx_MSK             (0x00000800)
  #define DDRDATA_CR_DDRCRDATACONTROL6_local_gate_d0tx_MIN             (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_local_gate_d0tx_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL6_local_gate_d0tx_DEF             (0x00000001)
  #define DDRDATA_CR_DDRCRDATACONTROL6_local_gate_d0tx_HSH             (0x010B8594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_strongwkleakermsb_OFF           (12)
  #define DDRDATA_CR_DDRCRDATACONTROL6_strongwkleakermsb_WID           ( 2)
  #define DDRDATA_CR_DDRCRDATACONTROL6_strongwkleakermsb_MSK           (0x00003000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_strongwkleakermsb_MIN           (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_strongwkleakermsb_MAX           (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATACONTROL6_strongwkleakermsb_DEF           (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_strongwkleakermsb_HSH           (0x020C8594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_OFF       (14)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_WID       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_MSK       (0x00004000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_MIN       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_MAX       (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_DEF       (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsponwithleaker_HSH       (0x010E8594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_OFF       (15)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_WID       ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_MSK       (0x00008000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_MIN       (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_MAX       (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_DEF       (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_forcedqsnonwithleaker_HSH       (0x010F8594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_RxBiasCtl1_OFF                  (16)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxBiasCtl1_WID                  ( 8)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxBiasCtl1_MSK                  (0x00FF0000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxBiasCtl1_MIN                  (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxBiasCtl1_MAX                  (255) // 0x000000FF
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxBiasCtl1_DEF                  (0x00000002)
  #define DDRDATA_CR_DDRCRDATACONTROL6_RxBiasCtl1_HSH                  (0x08108594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsPon_OFF                 (24)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsPon_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsPon_MSK                 (0x01000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsPon_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsPon_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsPon_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsPon_HSH                 (0x01188594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsNon_OFF                 (25)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsNon_WID                 ( 1)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsNon_MSK                 (0x02000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsNon_MIN                 (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsNon_MAX                 (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsNon_DEF                 (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_ForceDqsNon_HSH                 (0x01198594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_sdll_picb_OFF                   (26)
  #define DDRDATA_CR_DDRCRDATACONTROL6_sdll_picb_WID                   ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL6_sdll_picb_MSK                   (0x1C000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_sdll_picb_MIN                   (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_sdll_picb_MAX                   (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL6_sdll_picb_DEF                   (0x00000002)
  #define DDRDATA_CR_DDRCRDATACONTROL6_sdll_picb_HSH                   (0x031A8594)

  #define DDRDATA_CR_DDRCRDATACONTROL6_d0_picb_OFF                     (29)
  #define DDRDATA_CR_DDRCRDATACONTROL6_d0_picb_WID                     ( 3)
  #define DDRDATA_CR_DDRCRDATACONTROL6_d0_picb_MSK                     (0xE0000000)
  #define DDRDATA_CR_DDRCRDATACONTROL6_d0_picb_MIN                     (0)
  #define DDRDATA_CR_DDRCRDATACONTROL6_d0_picb_MAX                     (7) // 0x00000007
  #define DDRDATA_CR_DDRCRDATACONTROL6_d0_picb_DEF                     (0x00000002)
  #define DDRDATA_CR_DDRCRDATACONTROL6_d0_picb_HSH                     (0x031D8594)

#define DDRDATA_CR_DDRCRDATACONTROL7_REG                               (0x00008598)

  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_OFF              ( 0)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_WID              ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_MSK              (0x0000003F)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank0_HSH              (0x06008598)

  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_OFF              ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_WID              ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_MSK              (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank1_HSH              (0x06068598)

  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_OFF              (12)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_WID              ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_MSK              (0x0003F000)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank2_HSH              (0x060C8598)

  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_OFF              (18)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_WID              ( 6)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_MSK              (0x00FC0000)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_MIN              (0)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATACONTROL7_DqsDfeDlyRank3_HSH              (0x06128598)

  #define DDRDATA_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_OFF                (24)
  #define DDRDATA_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_WID                ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_MSK                (0x0F000000)
  #define DDRDATA_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_MIN                (0)
  #define DDRDATA_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_MAX                (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_DEF                (0x00000004)
  #define DDRDATA_CR_DDRCRDATACONTROL7_sdll_bw_ctrl_HSH                (0x04188598)

  #define DDRDATA_CR_DDRCRDATACONTROL7_d0_bw_ctrl_OFF                  (28)
  #define DDRDATA_CR_DDRCRDATACONTROL7_d0_bw_ctrl_WID                  ( 4)
  #define DDRDATA_CR_DDRCRDATACONTROL7_d0_bw_ctrl_MSK                  (0xF0000000)
  #define DDRDATA_CR_DDRCRDATACONTROL7_d0_bw_ctrl_MIN                  (0)
  #define DDRDATA_CR_DDRCRDATACONTROL7_d0_bw_ctrl_MAX                  (15) // 0x0000000F
  #define DDRDATA_CR_DDRCRDATACONTROL7_d0_bw_ctrl_DEF                  (0x00000004)
  #define DDRDATA_CR_DDRCRDATACONTROL7_d0_bw_ctrl_HSH                  (0x041C8598)

#define DDRDATA_CR_DELTADQSRANK0_REG                                   (0x0000859C)

  #define DDRDATA_CR_DELTADQSRANK0_DeltaDQS_OFF                        ( 0)
  #define DDRDATA_CR_DELTADQSRANK0_DeltaDQS_WID                        (10)
  #define DDRDATA_CR_DELTADQSRANK0_DeltaDQS_MSK                        (0x000003FF)
  #define DDRDATA_CR_DELTADQSRANK0_DeltaDQS_MIN                        (0)
  #define DDRDATA_CR_DELTADQSRANK0_DeltaDQS_MAX                        (1023) // 0x000003FF
  #define DDRDATA_CR_DELTADQSRANK0_DeltaDQS_DEF                        (0x00000000)
  #define DDRDATA_CR_DELTADQSRANK0_DeltaDQS_HSH                        (0x0A00859C)

  #define DDRDATA_CR_DELTADQSRANK0_Spare1_OFF                          (10)
  #define DDRDATA_CR_DELTADQSRANK0_Spare1_WID                          (22)
  #define DDRDATA_CR_DELTADQSRANK0_Spare1_MSK                          (0xFFFFFC00)
  #define DDRDATA_CR_DELTADQSRANK0_Spare1_MIN                          (0)
  #define DDRDATA_CR_DELTADQSRANK0_Spare1_MAX                          (4194303) // 0x003FFFFF
  #define DDRDATA_CR_DELTADQSRANK0_Spare1_DEF                          (0x00000000)
  #define DDRDATA_CR_DELTADQSRANK0_Spare1_HSH                          (0x160A859C)

#define DDRDATA_CR_DELTADQSRANK1_REG                                   (0x000085A0)

  #define DDRDATA_CR_DELTADQSRANK1_DeltaDQS_OFF                        ( 0)
  #define DDRDATA_CR_DELTADQSRANK1_DeltaDQS_WID                        (10)
  #define DDRDATA_CR_DELTADQSRANK1_DeltaDQS_MSK                        (0x000003FF)
  #define DDRDATA_CR_DELTADQSRANK1_DeltaDQS_MIN                        (0)
  #define DDRDATA_CR_DELTADQSRANK1_DeltaDQS_MAX                        (1023) // 0x000003FF
  #define DDRDATA_CR_DELTADQSRANK1_DeltaDQS_DEF                        (0x00000000)
  #define DDRDATA_CR_DELTADQSRANK1_DeltaDQS_HSH                        (0x0A0085A0)

  #define DDRDATA_CR_DELTADQSRANK1_Spare1_OFF                          (10)
  #define DDRDATA_CR_DELTADQSRANK1_Spare1_WID                          (22)
  #define DDRDATA_CR_DELTADQSRANK1_Spare1_MSK                          (0xFFFFFC00)
  #define DDRDATA_CR_DELTADQSRANK1_Spare1_MIN                          (0)
  #define DDRDATA_CR_DELTADQSRANK1_Spare1_MAX                          (4194303) // 0x003FFFFF
  #define DDRDATA_CR_DELTADQSRANK1_Spare1_DEF                          (0x00000000)
  #define DDRDATA_CR_DELTADQSRANK1_Spare1_HSH                          (0x160A85A0)

#define DDRDATA_CR_DELTADQSRANK2_REG                                   (0x000085A4)

  #define DDRDATA_CR_DELTADQSRANK2_DeltaDQS_OFF                        ( 0)
  #define DDRDATA_CR_DELTADQSRANK2_DeltaDQS_WID                        (10)
  #define DDRDATA_CR_DELTADQSRANK2_DeltaDQS_MSK                        (0x000003FF)
  #define DDRDATA_CR_DELTADQSRANK2_DeltaDQS_MIN                        (0)
  #define DDRDATA_CR_DELTADQSRANK2_DeltaDQS_MAX                        (1023) // 0x000003FF
  #define DDRDATA_CR_DELTADQSRANK2_DeltaDQS_DEF                        (0x00000000)
  #define DDRDATA_CR_DELTADQSRANK2_DeltaDQS_HSH                        (0x0A0085A4)

  #define DDRDATA_CR_DELTADQSRANK2_Spare1_OFF                          (10)
  #define DDRDATA_CR_DELTADQSRANK2_Spare1_WID                          (22)
  #define DDRDATA_CR_DELTADQSRANK2_Spare1_MSK                          (0xFFFFFC00)
  #define DDRDATA_CR_DELTADQSRANK2_Spare1_MIN                          (0)
  #define DDRDATA_CR_DELTADQSRANK2_Spare1_MAX                          (4194303) // 0x003FFFFF
  #define DDRDATA_CR_DELTADQSRANK2_Spare1_DEF                          (0x00000000)
  #define DDRDATA_CR_DELTADQSRANK2_Spare1_HSH                          (0x160A85A4)

#define DDRDATA_CR_DELTADQSRANK3_REG                                   (0x000085A8)

  #define DDRDATA_CR_DELTADQSRANK3_DeltaDQS_OFF                        ( 0)
  #define DDRDATA_CR_DELTADQSRANK3_DeltaDQS_WID                        (10)
  #define DDRDATA_CR_DELTADQSRANK3_DeltaDQS_MSK                        (0x000003FF)
  #define DDRDATA_CR_DELTADQSRANK3_DeltaDQS_MIN                        (0)
  #define DDRDATA_CR_DELTADQSRANK3_DeltaDQS_MAX                        (1023) // 0x000003FF
  #define DDRDATA_CR_DELTADQSRANK3_DeltaDQS_DEF                        (0x00000000)
  #define DDRDATA_CR_DELTADQSRANK3_DeltaDQS_HSH                        (0x0A0085A8)

  #define DDRDATA_CR_DELTADQSRANK3_Spare1_OFF                          (10)
  #define DDRDATA_CR_DELTADQSRANK3_Spare1_WID                          (22)
  #define DDRDATA_CR_DELTADQSRANK3_Spare1_MSK                          (0xFFFFFC00)
  #define DDRDATA_CR_DELTADQSRANK3_Spare1_MIN                          (0)
  #define DDRDATA_CR_DELTADQSRANK3_Spare1_MAX                          (4194303) // 0x003FFFFF
  #define DDRDATA_CR_DELTADQSRANK3_Spare1_DEF                          (0x00000000)
  #define DDRDATA_CR_DELTADQSRANK3_Spare1_HSH                          (0x160A85A8)

#define DDRDATA_CR_RXCONTROL3RANK0_REG                                 (0x000085AC)

  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6PerBitDeskew_HSH             (0x060085AC)

  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7PerBitDeskew_HSH             (0x060685AC)

  #define DDRDATA_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_OFF              (12)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_MSK              (0x0001F000)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane4RxOffsetVDq_HSH              (0x050C85AC)

  #define DDRDATA_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_OFF              (17)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_MSK              (0x003E0000)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane5RxOffsetVDq_HSH              (0x051185AC)

  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_OFF              (22)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_MSK              (0x07C00000)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane6RxOffsetVDq_HSH              (0x051685AC)

  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_OFF              (27)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_MSK              (0xF8000000)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK0_Lane7RxOffsetVDq_HSH              (0x051B85AC)

#define DDRDATA_CR_RXCONTROL3RANK1_REG                                 (0x000085B0)

  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6PerBitDeskew_HSH             (0x060085B0)

  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7PerBitDeskew_HSH             (0x060685B0)

  #define DDRDATA_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_OFF              (12)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_MSK              (0x0001F000)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane4RxOffsetVDq_HSH              (0x050C85B0)

  #define DDRDATA_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_OFF              (17)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_MSK              (0x003E0000)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane5RxOffsetVDq_HSH              (0x051185B0)

  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_OFF              (22)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_MSK              (0x07C00000)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane6RxOffsetVDq_HSH              (0x051685B0)

  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_OFF              (27)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_MSK              (0xF8000000)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK1_Lane7RxOffsetVDq_HSH              (0x051B85B0)

#define DDRDATA_CR_RXCONTROL3RANK2_REG                                 (0x000085B4)

  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6PerBitDeskew_HSH             (0x060085B4)

  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7PerBitDeskew_HSH             (0x060685B4)

  #define DDRDATA_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_OFF              (12)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_MSK              (0x0001F000)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane4RxOffsetVDq_HSH              (0x050C85B4)

  #define DDRDATA_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_OFF              (17)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_MSK              (0x003E0000)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane5RxOffsetVDq_HSH              (0x051185B4)

  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_OFF              (22)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_MSK              (0x07C00000)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane6RxOffsetVDq_HSH              (0x051685B4)

  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_OFF              (27)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_MSK              (0xF8000000)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK2_Lane7RxOffsetVDq_HSH              (0x051B85B4)

#define DDRDATA_CR_RXCONTROL3RANK3_REG                                 (0x000085B8)

  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_OFF             ( 0)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_MSK             (0x0000003F)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6PerBitDeskew_HSH             (0x060085B8)

  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_OFF             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_WID             ( 6)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_MSK             (0x00000FC0)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_MIN             (0)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_DEF             (0x00000000)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7PerBitDeskew_HSH             (0x060685B8)

  #define DDRDATA_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_OFF              (12)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_MSK              (0x0001F000)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane4RxOffsetVDq_HSH              (0x050C85B8)

  #define DDRDATA_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_OFF              (17)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_MSK              (0x003E0000)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane5RxOffsetVDq_HSH              (0x051185B8)

  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_OFF              (22)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_MSK              (0x07C00000)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane6RxOffsetVDq_HSH              (0x051685B8)

  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_OFF              (27)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_WID              ( 5)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_MSK              (0xF8000000)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_MIN              (0)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_DEF              (0x00000008)
  #define DDRDATA_CR_RXCONTROL3RANK3_Lane7RxOffsetVDq_HSH              (0x051B85B8)

#define DDRDATA_CR_TXPERBITHIRANK0_REG                                 (0x000085BC)

  #define DDRDATA_CR_TXPERBITHIRANK0_Lane4_OFF                         ( 0)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane4_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane4_MSK                         (0x0000003F)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane4_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane4_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane4_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane4_HSH                         (0x060085BC)

  #define DDRDATA_CR_TXPERBITHIRANK0_Lane5_OFF                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane5_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane5_MSK                         (0x00000FC0)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane5_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane5_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane5_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane5_HSH                         (0x060685BC)

  #define DDRDATA_CR_TXPERBITHIRANK0_Lane6_OFF                         (12)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane6_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane6_MSK                         (0x0003F000)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane6_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane6_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane6_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane6_HSH                         (0x060C85BC)

  #define DDRDATA_CR_TXPERBITHIRANK0_Lane7_OFF                         (18)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane7_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane7_MSK                         (0x00FC0000)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane7_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane7_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane7_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK0_Lane7_HSH                         (0x061285BC)

  #define DDRDATA_CR_TXPERBITHIRANK0_Spare_OFF                         (24)
  #define DDRDATA_CR_TXPERBITHIRANK0_Spare_WID                         ( 8)
  #define DDRDATA_CR_TXPERBITHIRANK0_Spare_MSK                         (0xFF000000)
  #define DDRDATA_CR_TXPERBITHIRANK0_Spare_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK0_Spare_MAX                         (255) // 0x000000FF
  #define DDRDATA_CR_TXPERBITHIRANK0_Spare_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK0_Spare_HSH                         (0x081885BC)

#define DDRDATA_CR_TXPERBITHIRANK1_REG                                 (0x000085C0)

  #define DDRDATA_CR_TXPERBITHIRANK1_Lane4_OFF                         ( 0)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane4_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane4_MSK                         (0x0000003F)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane4_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane4_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane4_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane4_HSH                         (0x060085C0)

  #define DDRDATA_CR_TXPERBITHIRANK1_Lane5_OFF                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane5_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane5_MSK                         (0x00000FC0)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane5_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane5_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane5_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane5_HSH                         (0x060685C0)

  #define DDRDATA_CR_TXPERBITHIRANK1_Lane6_OFF                         (12)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane6_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane6_MSK                         (0x0003F000)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane6_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane6_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane6_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane6_HSH                         (0x060C85C0)

  #define DDRDATA_CR_TXPERBITHIRANK1_Lane7_OFF                         (18)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane7_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane7_MSK                         (0x00FC0000)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane7_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane7_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane7_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK1_Lane7_HSH                         (0x061285C0)

  #define DDRDATA_CR_TXPERBITHIRANK1_Spare_OFF                         (24)
  #define DDRDATA_CR_TXPERBITHIRANK1_Spare_WID                         ( 8)
  #define DDRDATA_CR_TXPERBITHIRANK1_Spare_MSK                         (0xFF000000)
  #define DDRDATA_CR_TXPERBITHIRANK1_Spare_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK1_Spare_MAX                         (255) // 0x000000FF
  #define DDRDATA_CR_TXPERBITHIRANK1_Spare_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK1_Spare_HSH                         (0x081885C0)

#define DDRDATA_CR_TXPERBITHIRANK2_REG                                 (0x000085C4)

  #define DDRDATA_CR_TXPERBITHIRANK2_Lane4_OFF                         ( 0)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane4_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane4_MSK                         (0x0000003F)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane4_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane4_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane4_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane4_HSH                         (0x060085C4)

  #define DDRDATA_CR_TXPERBITHIRANK2_Lane5_OFF                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane5_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane5_MSK                         (0x00000FC0)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane5_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane5_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane5_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane5_HSH                         (0x060685C4)

  #define DDRDATA_CR_TXPERBITHIRANK2_Lane6_OFF                         (12)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane6_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane6_MSK                         (0x0003F000)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane6_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane6_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane6_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane6_HSH                         (0x060C85C4)

  #define DDRDATA_CR_TXPERBITHIRANK2_Lane7_OFF                         (18)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane7_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane7_MSK                         (0x00FC0000)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane7_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane7_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane7_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK2_Lane7_HSH                         (0x061285C4)

  #define DDRDATA_CR_TXPERBITHIRANK2_Spare_OFF                         (24)
  #define DDRDATA_CR_TXPERBITHIRANK2_Spare_WID                         ( 8)
  #define DDRDATA_CR_TXPERBITHIRANK2_Spare_MSK                         (0xFF000000)
  #define DDRDATA_CR_TXPERBITHIRANK2_Spare_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK2_Spare_MAX                         (255) // 0x000000FF
  #define DDRDATA_CR_TXPERBITHIRANK2_Spare_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK2_Spare_HSH                         (0x081885C4)

#define DDRDATA_CR_TXPERBITHIRANK3_REG                                 (0x000085C8)

  #define DDRDATA_CR_TXPERBITHIRANK3_Lane4_OFF                         ( 0)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane4_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane4_MSK                         (0x0000003F)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane4_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane4_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane4_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane4_HSH                         (0x060085C8)

  #define DDRDATA_CR_TXPERBITHIRANK3_Lane5_OFF                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane5_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane5_MSK                         (0x00000FC0)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane5_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane5_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane5_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane5_HSH                         (0x060685C8)

  #define DDRDATA_CR_TXPERBITHIRANK3_Lane6_OFF                         (12)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane6_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane6_MSK                         (0x0003F000)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane6_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane6_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane6_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane6_HSH                         (0x060C85C8)

  #define DDRDATA_CR_TXPERBITHIRANK3_Lane7_OFF                         (18)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane7_WID                         ( 6)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane7_MSK                         (0x00FC0000)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane7_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane7_MAX                         (63) // 0x0000003F
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane7_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK3_Lane7_HSH                         (0x061285C8)

  #define DDRDATA_CR_TXPERBITHIRANK3_Spare_OFF                         (24)
  #define DDRDATA_CR_TXPERBITHIRANK3_Spare_WID                         ( 8)
  #define DDRDATA_CR_TXPERBITHIRANK3_Spare_MSK                         (0xFF000000)
  #define DDRDATA_CR_TXPERBITHIRANK3_Spare_MIN                         (0)
  #define DDRDATA_CR_TXPERBITHIRANK3_Spare_MAX                         (255) // 0x000000FF
  #define DDRDATA_CR_TXPERBITHIRANK3_Spare_DEF                         (0x00000000)
  #define DDRDATA_CR_TXPERBITHIRANK3_Spare_HSH                         (0x081885C8)

#define DDRDATA_CR_DCCDATACONTROL0_REG                                 (0x000085CC)

  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG1_OFF                     ( 0)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG1_WID                     ( 1)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG1_MSK                     (0x00000001)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG1_MIN                     (0)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG1_MAX                     (1) // 0x00000001
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG1_DEF                     (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG1_HSH                     (0x010085CC)

  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG2_OFF                     ( 1)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG2_WID                     ( 2)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG2_MSK                     (0x00000006)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG2_MIN                     (0)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG2_MAX                     (3) // 0x00000003
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG2_DEF                     (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL0_GVPointG2_HSH                     (0x020185CC)

  #define DDRDATA_CR_DCCDATACONTROL0_ReplicaOffsetUse_OFF              ( 3)
  #define DDRDATA_CR_DCCDATACONTROL0_ReplicaOffsetUse_WID              ( 1)
  #define DDRDATA_CR_DCCDATACONTROL0_ReplicaOffsetUse_MSK              (0x00000008)
  #define DDRDATA_CR_DCCDATACONTROL0_ReplicaOffsetUse_MIN              (0)
  #define DDRDATA_CR_DCCDATACONTROL0_ReplicaOffsetUse_MAX              (1) // 0x00000001
  #define DDRDATA_CR_DCCDATACONTROL0_ReplicaOffsetUse_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL0_ReplicaOffsetUse_HSH              (0x010385CC)

  #define DDRDATA_CR_DCCDATACONTROL0_VTCompOffsetUse_OFF               ( 4)
  #define DDRDATA_CR_DCCDATACONTROL0_VTCompOffsetUse_WID               ( 2)
  #define DDRDATA_CR_DCCDATACONTROL0_VTCompOffsetUse_MSK               (0x00000030)
  #define DDRDATA_CR_DCCDATACONTROL0_VTCompOffsetUse_MIN               (0)
  #define DDRDATA_CR_DCCDATACONTROL0_VTCompOffsetUse_MAX               (3) // 0x00000003
  #define DDRDATA_CR_DCCDATACONTROL0_VTCompOffsetUse_DEF               (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL0_VTCompOffsetUse_HSH               (0x020485CC)

  #define DDRDATA_CR_DCCDATACONTROL0_ExtOffset_OFF                     ( 6)
  #define DDRDATA_CR_DCCDATACONTROL0_ExtOffset_WID                     ( 7)
  #define DDRDATA_CR_DCCDATACONTROL0_ExtOffset_MSK                     (0x00001FC0)
  #define DDRDATA_CR_DCCDATACONTROL0_ExtOffset_MIN                     (0)
  #define DDRDATA_CR_DCCDATACONTROL0_ExtOffset_MAX                     (127) // 0x0000007F
  #define DDRDATA_CR_DCCDATACONTROL0_ExtOffset_DEF                     (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL0_ExtOffset_HSH                     (0x070685CC)

  #define DDRDATA_CR_DCCDATACONTROL0_BiasOffset_OFF                    (13)
  #define DDRDATA_CR_DCCDATACONTROL0_BiasOffset_WID                    (15)
  #define DDRDATA_CR_DCCDATACONTROL0_BiasOffset_MSK                    (0x0FFFE000)
  #define DDRDATA_CR_DCCDATACONTROL0_BiasOffset_MIN                    (0)
  #define DDRDATA_CR_DCCDATACONTROL0_BiasOffset_MAX                    (32767) // 0x00007FFF
  #define DDRDATA_CR_DCCDATACONTROL0_BiasOffset_DEF                    (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL0_BiasOffset_HSH                    (0x0F0D85CC)

  #define DDRDATA_CR_DCCDATACONTROL0_ActiveRanks_OFF                   (28)
  #define DDRDATA_CR_DCCDATACONTROL0_ActiveRanks_WID                   ( 4)
  #define DDRDATA_CR_DCCDATACONTROL0_ActiveRanks_MSK                   (0xF0000000)
  #define DDRDATA_CR_DCCDATACONTROL0_ActiveRanks_MIN                   (0)
  #define DDRDATA_CR_DCCDATACONTROL0_ActiveRanks_MAX                   (15) // 0x0000000F
  #define DDRDATA_CR_DCCDATACONTROL0_ActiveRanks_DEF                   (0x00000003)
  #define DDRDATA_CR_DCCDATACONTROL0_ActiveRanks_HSH                   (0x041C85CC)

#define DDRDATA_CR_DCCDATACONTROL1_REG                                 (0x000085D0)

  #define DDRDATA_CR_DCCDATACONTROL1_DccCodeOvrd_OFF                   ( 0)
  #define DDRDATA_CR_DCCDATACONTROL1_DccCodeOvrd_WID                   ( 6)
  #define DDRDATA_CR_DCCDATACONTROL1_DccCodeOvrd_MSK                   (0x0000003F)
  #define DDRDATA_CR_DCCDATACONTROL1_DccCodeOvrd_MIN                   (0)
  #define DDRDATA_CR_DCCDATACONTROL1_DccCodeOvrd_MAX                   (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATACONTROL1_DccCodeOvrd_DEF                   (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL1_DccCodeOvrd_HSH                   (0x060085D0)

  #define DDRDATA_CR_DCCDATACONTROL1_RepDccAipCb_OFF                   ( 6)
  #define DDRDATA_CR_DCCDATACONTROL1_RepDccAipCb_WID                   ( 2)
  #define DDRDATA_CR_DCCDATACONTROL1_RepDccAipCb_MSK                   (0x000000C0)
  #define DDRDATA_CR_DCCDATACONTROL1_RepDccAipCb_MIN                   (0)
  #define DDRDATA_CR_DCCDATACONTROL1_RepDccAipCb_MAX                   (3) // 0x00000003
  #define DDRDATA_CR_DCCDATACONTROL1_RepDccAipCb_DEF                   (0x00000001)
  #define DDRDATA_CR_DCCDATACONTROL1_RepDccAipCb_HSH                   (0x020685D0)

  #define DDRDATA_CR_DCCDATACONTROL1_DccPtrOvrd_OFF                    ( 8)
  #define DDRDATA_CR_DCCDATACONTROL1_DccPtrOvrd_WID                    ( 4)
  #define DDRDATA_CR_DCCDATACONTROL1_DccPtrOvrd_MSK                    (0x00000F00)
  #define DDRDATA_CR_DCCDATACONTROL1_DccPtrOvrd_MIN                    (0)
  #define DDRDATA_CR_DCCDATACONTROL1_DccPtrOvrd_MAX                    (15) // 0x0000000F
  #define DDRDATA_CR_DCCDATACONTROL1_DccPtrOvrd_DEF                    (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL1_DccPtrOvrd_HSH                    (0x040885D0)

  #define DDRDATA_CR_DCCDATACONTROL1_RnkPtrOvrd_OFF                    (12)
  #define DDRDATA_CR_DCCDATACONTROL1_RnkPtrOvrd_WID                    ( 2)
  #define DDRDATA_CR_DCCDATACONTROL1_RnkPtrOvrd_MSK                    (0x00003000)
  #define DDRDATA_CR_DCCDATACONTROL1_RnkPtrOvrd_MIN                    (0)
  #define DDRDATA_CR_DCCDATACONTROL1_RnkPtrOvrd_MAX                    (3) // 0x00000003
  #define DDRDATA_CR_DCCDATACONTROL1_RnkPtrOvrd_DEF                    (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL1_RnkPtrOvrd_HSH                    (0x020C85D0)

  #define DDRDATA_CR_DCCDATACONTROL1_DcdDigEnOvrd_OFF                  (14)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdDigEnOvrd_WID                  ( 1)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdDigEnOvrd_MSK                  (0x00004000)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdDigEnOvrd_MIN                  (0)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdDigEnOvrd_MAX                  (1) // 0x00000001
  #define DDRDATA_CR_DCCDATACONTROL1_DcdDigEnOvrd_DEF                  (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdDigEnOvrd_HSH                  (0x010E85D0)

  #define DDRDATA_CR_DCCDATACONTROL1_DcdAnaEnOvrd_OFF                  (15)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdAnaEnOvrd_WID                  ( 1)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdAnaEnOvrd_MSK                  (0x00008000)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdAnaEnOvrd_MIN                  (0)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdAnaEnOvrd_MAX                  (1) // 0x00000001
  #define DDRDATA_CR_DCCDATACONTROL1_DcdAnaEnOvrd_DEF                  (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdAnaEnOvrd_HSH                  (0x010F85D0)

  #define DDRDATA_CR_DCCDATACONTROL1_DcdWindow_OFF                     (16)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdWindow_WID                     (15)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdWindow_MSK                     (0x7FFF0000)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdWindow_MIN                     (0)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdWindow_MAX                     (32767) // 0x00007FFF
  #define DDRDATA_CR_DCCDATACONTROL1_DcdWindow_DEF                     (0x00000800)
  #define DDRDATA_CR_DCCDATACONTROL1_DcdWindow_HSH                     (0x0F1085D0)

  #define DDRDATA_CR_DCCDATACONTROL1_Spare_OFF                         (31)
  #define DDRDATA_CR_DCCDATACONTROL1_Spare_WID                         ( 1)
  #define DDRDATA_CR_DCCDATACONTROL1_Spare_MSK                         (0x80000000)
  #define DDRDATA_CR_DCCDATACONTROL1_Spare_MIN                         (0)
  #define DDRDATA_CR_DCCDATACONTROL1_Spare_MAX                         (1) // 0x00000001
  #define DDRDATA_CR_DCCDATACONTROL1_Spare_DEF                         (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL1_Spare_HSH                         (0x011F85D0)

#define DDRDATA_CR_DCCDATACONTROL2_REG                                 (0x000085D4)

  #define DDRDATA_CR_DCCDATACONTROL2_StartBinCode_OFF                  ( 0)
  #define DDRDATA_CR_DCCDATACONTROL2_StartBinCode_WID                  ( 6)
  #define DDRDATA_CR_DCCDATACONTROL2_StartBinCode_MSK                  (0x0000003F)
  #define DDRDATA_CR_DCCDATACONTROL2_StartBinCode_MIN                  (0)
  #define DDRDATA_CR_DCCDATACONTROL2_StartBinCode_MAX                  (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATACONTROL2_StartBinCode_DEF                  (0x00000020)
  #define DDRDATA_CR_DCCDATACONTROL2_StartBinCode_HSH                  (0x060085D4)

  #define DDRDATA_CR_DCCDATACONTROL2_CodePtrStartBit_OFF               ( 6)
  #define DDRDATA_CR_DCCDATACONTROL2_CodePtrStartBit_WID               ( 3)
  #define DDRDATA_CR_DCCDATACONTROL2_CodePtrStartBit_MSK               (0x000001C0)
  #define DDRDATA_CR_DCCDATACONTROL2_CodePtrStartBit_MIN               (0)
  #define DDRDATA_CR_DCCDATACONTROL2_CodePtrStartBit_MAX               (7) // 0x00000007
  #define DDRDATA_CR_DCCDATACONTROL2_CodePtrStartBit_DEF               (0x00000005)
  #define DDRDATA_CR_DCCDATACONTROL2_CodePtrStartBit_HSH               (0x030685D4)

  #define DDRDATA_CR_DCCDATACONTROL2_DccTrshOld_OFF                    ( 9)
  #define DDRDATA_CR_DCCDATACONTROL2_DccTrshOld_WID                    (13)
  #define DDRDATA_CR_DCCDATACONTROL2_DccTrshOld_MSK                    (0x003FFE00)
  #define DDRDATA_CR_DCCDATACONTROL2_DccTrshOld_MIN                    (0)
  #define DDRDATA_CR_DCCDATACONTROL2_DccTrshOld_MAX                    (8191) // 0x00001FFF
  #define DDRDATA_CR_DCCDATACONTROL2_DccTrshOld_DEF                    (0x00000008)
  #define DDRDATA_CR_DCCDATACONTROL2_DccTrshOld_HSH                    (0x0D0985D4)

  #define DDRDATA_CR_DCCDATACONTROL2_DcdCntsStartDiff_OFF              (22)
  #define DDRDATA_CR_DCCDATACONTROL2_DcdCntsStartDiff_WID              ( 5)
  #define DDRDATA_CR_DCCDATACONTROL2_DcdCntsStartDiff_MSK              (0x07C00000)
  #define DDRDATA_CR_DCCDATACONTROL2_DcdCntsStartDiff_MIN              (0)
  #define DDRDATA_CR_DCCDATACONTROL2_DcdCntsStartDiff_MAX              (31) // 0x0000001F
  #define DDRDATA_CR_DCCDATACONTROL2_DcdCntsStartDiff_DEF              (0x00000003)
  #define DDRDATA_CR_DCCDATACONTROL2_DcdCntsStartDiff_HSH              (0x051685D4)

  #define DDRDATA_CR_DCCDATACONTROL2_ClkGateDisable_OFF                (27)
  #define DDRDATA_CR_DCCDATACONTROL2_ClkGateDisable_WID                ( 1)
  #define DDRDATA_CR_DCCDATACONTROL2_ClkGateDisable_MSK                (0x08000000)
  #define DDRDATA_CR_DCCDATACONTROL2_ClkGateDisable_MIN                (0)
  #define DDRDATA_CR_DCCDATACONTROL2_ClkGateDisable_MAX                (1) // 0x00000001
  #define DDRDATA_CR_DCCDATACONTROL2_ClkGateDisable_DEF                (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL2_ClkGateDisable_HSH                (0x011B85D4)

  #define DDRDATA_CR_DCCDATACONTROL2_DccDataViewSelect0_OFF            (28)
  #define DDRDATA_CR_DCCDATACONTROL2_DccDataViewSelect0_WID            ( 4)
  #define DDRDATA_CR_DCCDATACONTROL2_DccDataViewSelect0_MSK            (0xF0000000)
  #define DDRDATA_CR_DCCDATACONTROL2_DccDataViewSelect0_MIN            (0)
  #define DDRDATA_CR_DCCDATACONTROL2_DccDataViewSelect0_MAX            (15) // 0x0000000F
  #define DDRDATA_CR_DCCDATACONTROL2_DccDataViewSelect0_DEF            (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL2_DccDataViewSelect0_HSH            (0x041C85D4)

#define DDRDATA_CR_DCCDATACONTROL3_REG                                 (0x000085D8)

  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank0_OFF                ( 0)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank0_WID                (11)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank0_MSK                (0x000007FF)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank0_MIN                (0)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank0_MAX                (2047) // 0x000007FF
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank0_DEF                (0x000007FF)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank0_HSH                (0x0B0085D8)

  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank1_OFF                (11)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank1_WID                ( 9)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank1_MSK                (0x000FF800)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank1_MIN                (0)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank1_MAX                (511) // 0x000001FF
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank1_DEF                (0x000001FF)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank1_HSH                (0x090B85D8)

  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank2_OFF                (20)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank2_WID                ( 9)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank2_MSK                (0x1FF00000)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank2_MIN                (0)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank2_MAX                (511) // 0x000001FF
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank2_DEF                (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL3_ActiveDccRank2_HSH                (0x091485D8)

  #define DDRDATA_CR_DCCDATACONTROL3_Spare_OFF                         (29)
  #define DDRDATA_CR_DCCDATACONTROL3_Spare_WID                         ( 3)
  #define DDRDATA_CR_DCCDATACONTROL3_Spare_MSK                         (0xE0000000)
  #define DDRDATA_CR_DCCDATACONTROL3_Spare_MIN                         (0)
  #define DDRDATA_CR_DCCDATACONTROL3_Spare_MAX                         (7) // 0x00000007
  #define DDRDATA_CR_DCCDATACONTROL3_Spare_DEF                         (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL3_Spare_HSH                         (0x031D85D8)

#define DDRDATA_CR_DCCDATACONTROL4_REG                                 (0x000085DC)

  #define DDRDATA_CR_DCCDATACONTROL4_ActiveDccRank3_OFF                ( 0)
  #define DDRDATA_CR_DCCDATACONTROL4_ActiveDccRank3_WID                ( 9)
  #define DDRDATA_CR_DCCDATACONTROL4_ActiveDccRank3_MSK                (0x000001FF)
  #define DDRDATA_CR_DCCDATACONTROL4_ActiveDccRank3_MIN                (0)
  #define DDRDATA_CR_DCCDATACONTROL4_ActiveDccRank3_MAX                (511) // 0x000001FF
  #define DDRDATA_CR_DCCDATACONTROL4_ActiveDccRank3_DEF                (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL4_ActiveDccRank3_HSH                (0x090085DC)

  #define DDRDATA_CR_DCCDATACONTROL4_Spare_OFF                         ( 9)
  #define DDRDATA_CR_DCCDATACONTROL4_Spare_WID                         ( 1)
  #define DDRDATA_CR_DCCDATACONTROL4_Spare_MSK                         (0x00000200)
  #define DDRDATA_CR_DCCDATACONTROL4_Spare_MIN                         (0)
  #define DDRDATA_CR_DCCDATACONTROL4_Spare_MAX                         (1) // 0x00000001
  #define DDRDATA_CR_DCCDATACONTROL4_Spare_DEF                         (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL4_Spare_HSH                         (0x010985DC)

  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_OFF              (10)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_WID              ( 6)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_MSK              (0x0000FC00)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_MIN              (0)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_DEF              (0x00000020)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp0_HSH              (0x060A85DC)

  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_OFF              (16)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_WID              ( 6)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_MSK              (0x003F0000)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_MIN              (0)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_DEF              (0x00000020)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp1_HSH              (0x061085DC)

  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_OFF              (22)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_WID              ( 6)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_MSK              (0x0FC00000)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_MIN              (0)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_DEF              (0x00000020)
  #define DDRDATA_CR_DCCDATACONTROL4_ReplicaPrev_GVp2_HSH              (0x061685DC)

  #define DDRDATA_CR_DCCDATACONTROL4_DccDataViewSelect1_OFF            (28)
  #define DDRDATA_CR_DCCDATACONTROL4_DccDataViewSelect1_WID            ( 4)
  #define DDRDATA_CR_DCCDATACONTROL4_DccDataViewSelect1_MSK            (0xF0000000)
  #define DDRDATA_CR_DCCDATACONTROL4_DccDataViewSelect1_MIN            (0)
  #define DDRDATA_CR_DCCDATACONTROL4_DccDataViewSelect1_MAX            (15) // 0x0000000F
  #define DDRDATA_CR_DCCDATACONTROL4_DccDataViewSelect1_DEF            (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL4_DccDataViewSelect1_HSH            (0x041C85DC)

#define DDRDATA_CR_DCCDATACONTROL5_REG                                 (0x000085E0)

  #define DDRDATA_CR_DCCDATACONTROL5_Spare_OFF                         ( 0)
  #define DDRDATA_CR_DCCDATACONTROL5_Spare_WID                         ( 2)
  #define DDRDATA_CR_DCCDATACONTROL5_Spare_MSK                         (0x00000003)
  #define DDRDATA_CR_DCCDATACONTROL5_Spare_MIN                         (0)
  #define DDRDATA_CR_DCCDATACONTROL5_Spare_MAX                         (3) // 0x00000003
  #define DDRDATA_CR_DCCDATACONTROL5_Spare_DEF                         (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL5_Spare_HSH                         (0x020085E0)

  #define DDRDATA_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_OFF           ( 2)
  #define DDRDATA_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_WID           ( 1)
  #define DDRDATA_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_MSK           (0x00000004)
  #define DDRDATA_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_MIN           (0)
  #define DDRDATA_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_MAX           (1) // 0x00000001
  #define DDRDATA_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_DEF           (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL5_vtcompoffsetmsgwren_HSH           (0x010285E0)

  #define DDRDATA_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_OFF              ( 3)
  #define DDRDATA_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_WID              ( 6)
  #define DDRDATA_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_MSK              (0x000001F8)
  #define DDRDATA_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_MIN              (0)
  #define DDRDATA_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_DEF              (0x00000020)
  #define DDRDATA_CR_DCCDATACONTROL5_ReplicaPrev_GVp3_HSH              (0x060385E0)

  #define DDRDATA_CR_DCCDATACONTROL5_BubbleCntVal_OFF                  ( 9)
  #define DDRDATA_CR_DCCDATACONTROL5_BubbleCntVal_WID                  ( 5)
  #define DDRDATA_CR_DCCDATACONTROL5_BubbleCntVal_MSK                  (0x00003E00)
  #define DDRDATA_CR_DCCDATACONTROL5_BubbleCntVal_MIN                  (0)
  #define DDRDATA_CR_DCCDATACONTROL5_BubbleCntVal_MAX                  (31) // 0x0000001F
  #define DDRDATA_CR_DCCDATACONTROL5_BubbleCntVal_DEF                  (0x0000000B)
  #define DDRDATA_CR_DCCDATACONTROL5_BubbleCntVal_HSH                  (0x050985E0)

  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicSyncVal_OFF          (14)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicSyncVal_WID          ( 6)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicSyncVal_MSK          (0x000FC000)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicSyncVal_MIN          (0)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicSyncVal_MAX          (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicSyncVal_DEF          (0x00000020)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicSyncVal_HSH          (0x060E85E0)

  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicCntVal_OFF           (20)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicCntVal_WID           (11)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicCntVal_MSK           (0x7FF00000)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicCntVal_MIN           (0)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicCntVal_MAX           (2047) // 0x000007FF
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicCntVal_DEF           (0x0000010E)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicCntVal_HSH           (0x0B1485E0)

  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicMode_OFF             (31)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicMode_WID             ( 1)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicMode_MSK             (0x80000000)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicMode_MIN             (0)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicMode_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicMode_DEF             (0x00000000)
  #define DDRDATA_CR_DCCDATACONTROL5_DeterministicMode_HSH             (0x011F85E0)

#define DDRDATA_CR_DCCDATATRAINSTATUS0_REG                             (0x000085E4)

  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank0DccDone_OFF              ( 0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank0DccDone_WID              (11)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank0DccDone_MSK              (0x000007FF)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank0DccDone_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank0DccDone_MAX              (2047) // 0x000007FF
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank0DccDone_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank0DccDone_HSH              (0x0B0085E4)

  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank1DccDone_OFF              (11)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank1DccDone_WID              ( 9)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank1DccDone_MSK              (0x000FF800)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank1DccDone_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank1DccDone_MAX              (511) // 0x000001FF
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank1DccDone_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank1DccDone_HSH              (0x090B85E4)

  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank2DccDone_OFF              (20)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank2DccDone_WID              ( 9)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank2DccDone_MSK              (0x1FF00000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank2DccDone_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank2DccDone_MAX              (511) // 0x000001FF
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank2DccDone_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Rank2DccDone_HSH              (0x091485E4)

  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Spare_OFF                     (29)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Spare_WID                     ( 3)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Spare_MSK                     (0xE0000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Spare_MIN                     (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Spare_MAX                     (7) // 0x00000007
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Spare_DEF                     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS0_Spare_HSH                     (0x031D85E4)

#define DDRDATA_CR_DCCDATATRAINSTATUS1_REG                             (0x000085E8)

  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Rank3DccDone_OFF              ( 0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Rank3DccDone_WID              ( 9)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Rank3DccDone_MSK              (0x000001FF)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Rank3DccDone_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Rank3DccDone_MAX              (511) // 0x000001FF
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Rank3DccDone_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Rank3DccDone_HSH              (0x090085E8)

  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare0_OFF                    ( 9)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare0_WID                    ( 1)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare0_MSK                    (0x00000200)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare0_MIN                    (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare0_MAX                    (1) // 0x00000001
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare0_DEF                    (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare0_HSH                    (0x010985E8)

  #define DDRDATA_CR_DCCDATATRAINSTATUS1_CntDone_OFF                   (10)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_CntDone_WID                   ( 1)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_CntDone_MSK                   (0x00000400)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_CntDone_MIN                   (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_CntDone_MAX                   (1) // 0x00000001
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_CntDone_DEF                   (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_CntDone_HSH                   (0x010A85E8)

  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_OFF                 (11)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_WID                 (15)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_MSK                 (0x03FFF800)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_MIN                 (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_MAX                 (32767) // 0x00007FFF
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_DEF                 (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Dcd_O_Cnt_HSH                 (0x0F0B85E8)

  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare1_OFF                    (26)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare1_WID                    ( 1)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare1_MSK                    (0x04000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare1_MIN                    (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare1_MAX                    (1) // 0x00000001
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare1_DEF                    (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_Spare1_HSH                    (0x011A85E8)

  #define DDRDATA_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_OFF           (27)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_WID           ( 5)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_MSK           (0xF8000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_MIN           (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_MAX           (31) // 0x0000001F
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_DEF           (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS1_BinFsmCurrState_HSH           (0x051B85E8)

#define DDRDATA_CR_DCCDATATRAINSTATUS2_REG                             (0x000085EC)

  #define DDRDATA_CR_DCCDATATRAINSTATUS2_AuxCnt_OFF                    ( 0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_AuxCnt_WID                    (16)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_AuxCnt_MSK                    (0x0000FFFF)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_AuxCnt_MIN                    (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_AuxCnt_MAX                    (65535) // 0x0000FFFF
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_AuxCnt_DEF                    (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_AuxCnt_HSH                    (0x100085EC)

  #define DDRDATA_CR_DCCDATATRAINSTATUS2_ReplicaOffset_OFF             (16)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_ReplicaOffset_WID             ( 7)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_ReplicaOffset_MSK             (0x007F0000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_ReplicaOffset_MIN             (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_ReplicaOffset_MAX             (127) // 0x0000007F
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_ReplicaOffset_DEF             (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_ReplicaOffset_HSH             (0x071085EC)

  #define DDRDATA_CR_DCCDATATRAINSTATUS2_VTCompOffset_OFF              (23)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_VTCompOffset_WID              ( 7)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_VTCompOffset_MSK              (0x3F800000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_VTCompOffset_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_VTCompOffset_MAX              (127) // 0x0000007F
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_VTCompOffset_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_VTCompOffset_HSH              (0x071785EC)

  #define DDRDATA_CR_DCCDATATRAINSTATUS2_Spare_OFF                     (30)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_Spare_WID                     ( 2)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_Spare_MSK                     (0xC0000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_Spare_MIN                     (0)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_Spare_MAX                     (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_Spare_DEF                     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINSTATUS2_Spare_HSH                     (0x021E85EC)

#define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_REG                      (0x000085F0)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_OFF     ( 0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_WID     (11)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_MSK     (0x000007FF)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_MIN     (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_MAX     (2047) // 0x000007FF
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_DEF     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_DccConvergeErr_HSH     (0x0B0085F0)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_OFF     (11)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_WID     (17)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_MSK     (0x0FFFF800)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_MIN     (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_MAX     (131071) // 0x0001FFFF
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_DEF     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_MaxConvergeErr_HSH     (0x110B85F0)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_Spare_OFF              (28)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_Spare_WID              ( 4)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_Spare_MSK              (0xF0000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_Spare_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_Spare_MAX              (15) // 0x0000000F
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_Spare_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK0_Spare_HSH              (0x041C85F0)

#define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_REG                      (0x000085F4)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_OFF     ( 0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_WID     ( 9)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_MSK     (0x000001FF)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_MIN     (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_MAX     (511) // 0x000001FF
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_DEF     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_DccConvergeErr_HSH     (0x090085F4)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_OFF     ( 9)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_WID     (17)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_MSK     (0x03FFFE00)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_MIN     (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_MAX     (131071) // 0x0001FFFF
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_DEF     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_MaxConvergeErr_HSH     (0x110985F4)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_Spare_OFF              (26)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_Spare_WID              ( 6)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_Spare_MSK              (0xFC000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_Spare_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_Spare_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_Spare_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK1_Spare_HSH              (0x061A85F4)

#define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_REG                      (0x000085F8)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_OFF     ( 0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_WID     ( 9)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_MSK     (0x000001FF)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_MIN     (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_MAX     (511) // 0x000001FF
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_DEF     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_DccConvergeErr_HSH     (0x090085F8)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_OFF     ( 9)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_WID     (17)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_MSK     (0x03FFFE00)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_MIN     (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_MAX     (131071) // 0x0001FFFF
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_DEF     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_MaxConvergeErr_HSH     (0x110985F8)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_Spare_OFF              (26)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_Spare_WID              ( 6)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_Spare_MSK              (0xFC000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_Spare_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_Spare_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_Spare_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK2_Spare_HSH              (0x061A85F8)

#define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_REG                      (0x000085FC)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_OFF     ( 0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_WID     ( 9)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_MSK     (0x000001FF)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_MIN     (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_MAX     (511) // 0x000001FF
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_DEF     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_DccConvergeErr_HSH     (0x090085FC)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_OFF     ( 9)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_WID     (17)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_MSK     (0x03FFFE00)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_MIN     (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_MAX     (131071) // 0x0001FFFF
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_DEF     (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_MaxConvergeErr_HSH     (0x110985FC)

  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_Spare_OFF              (26)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_Spare_WID              ( 6)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_Spare_MSK              (0xFC000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_Spare_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_Spare_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_Spare_DEF              (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINERRSTATUSRANK3_Spare_HSH              (0x061A85FC)

#define DDRDATA_CR_DCCDATATRAINREPLICA0_REG                            (0x00008600)

  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_OFF        ( 0)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_WID        ( 6)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_MSK        (0x0000003F)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_MIN        (0)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_DEF        (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp0_HSH        (0x06008600)

  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_OFF        ( 6)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_WID        ( 6)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_MSK        (0x00000FC0)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_MIN        (0)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_DEF        (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp1_HSH        (0x06068600)

  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_OFF        (12)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_WID        ( 6)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_MSK        (0x0003F000)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_MIN        (0)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_DEF        (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp2_HSH        (0x060C8600)

  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_OFF        (18)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_WID        ( 6)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_MSK        (0x00FC0000)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_MIN        (0)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_DEF        (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaTrain_GVp3_HSH        (0x06128600)

  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_OFF        (24)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_WID        ( 7)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_MSK        (0x7F000000)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_MIN        (0)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_MAX        (127) // 0x0000007F
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_DEF        (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_ReplicaOffsetPrev_HSH        (0x07188600)

  #define DDRDATA_CR_DCCDATATRAINREPLICA0_Spare_OFF                    (31)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_Spare_WID                    ( 1)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_Spare_MSK                    (0x80000000)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_Spare_MIN                    (0)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_Spare_MAX                    (1) // 0x00000001
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_Spare_DEF                    (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINREPLICA0_Spare_HSH                    (0x011F8600)

#define DDRDATA_CR_DCCDATATRAINVAL0RANK0_REG                           (0x00008604)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_OFF               ( 0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_MSK               (0x0000003F)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq0DccVal_HSH               (0x06008604)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_OFF               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_MSK               (0x00000FC0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq1DccVal_HSH               (0x06068604)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_OFF               (12)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_MSK               (0x0003F000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq2DccVal_HSH               (0x060C8604)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_OFF               (18)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_MSK               (0x00FC0000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq3DccVal_HSH               (0x06128604)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_OFF               (24)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_MSK               (0x3F000000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_Dq4DccVal_HSH               (0x06188604)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_OFF              (30)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_WID              ( 2)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_MSK              (0xC0000000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_MAX              (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_DEF              (0x00000001)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK0_DqDccAipCb_HSH              (0x021E8604)

#define DDRDATA_CR_DCCDATATRAINVAL0RANK1_REG                           (0x00008608)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_OFF               ( 0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_MSK               (0x0000003F)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq0DccVal_HSH               (0x06008608)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_OFF               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_MSK               (0x00000FC0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq1DccVal_HSH               (0x06068608)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_OFF               (12)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_MSK               (0x0003F000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq2DccVal_HSH               (0x060C8608)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_OFF               (18)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_MSK               (0x00FC0000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq3DccVal_HSH               (0x06128608)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_OFF               (24)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_MSK               (0x3F000000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_Dq4DccVal_HSH               (0x06188608)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_OFF              (30)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_WID              ( 2)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_MSK              (0xC0000000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_MAX              (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_DEF              (0x00000001)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK1_DqDccAipCb_HSH              (0x021E8608)

#define DDRDATA_CR_DCCDATATRAINVAL0RANK2_REG                           (0x0000860C)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_OFF               ( 0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_MSK               (0x0000003F)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq0DccVal_HSH               (0x0600860C)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_OFF               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_MSK               (0x00000FC0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq1DccVal_HSH               (0x0606860C)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_OFF               (12)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_MSK               (0x0003F000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq2DccVal_HSH               (0x060C860C)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_OFF               (18)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_MSK               (0x00FC0000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq3DccVal_HSH               (0x0612860C)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_OFF               (24)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_MSK               (0x3F000000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_Dq4DccVal_HSH               (0x0618860C)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_OFF              (30)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_WID              ( 2)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_MSK              (0xC0000000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_MAX              (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_DEF              (0x00000001)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK2_DqDccAipCb_HSH              (0x021E860C)

#define DDRDATA_CR_DCCDATATRAINVAL0RANK3_REG                           (0x00008610)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_OFF               ( 0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_MSK               (0x0000003F)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq0DccVal_HSH               (0x06008610)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_OFF               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_MSK               (0x00000FC0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq1DccVal_HSH               (0x06068610)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_OFF               (12)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_MSK               (0x0003F000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq2DccVal_HSH               (0x060C8610)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_OFF               (18)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_MSK               (0x00FC0000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq3DccVal_HSH               (0x06128610)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_OFF               (24)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_MSK               (0x3F000000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_Dq4DccVal_HSH               (0x06188610)

  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_OFF              (30)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_WID              ( 2)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_MSK              (0xC0000000)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_MIN              (0)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_MAX              (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_DEF              (0x00000001)
  #define DDRDATA_CR_DCCDATATRAINVAL0RANK3_DqDccAipCb_HSH              (0x021E8610)

#define DDRDATA_CR_DCCDATATRAINVAL1RANK0_REG                           (0x00008614)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_OFF               ( 0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_MSK               (0x0000003F)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq5DccVal_HSH               (0x06008614)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_OFF               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_MSK               (0x00000FC0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq6DccVal_HSH               (0x06068614)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_OFF               (12)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_MSK               (0x0003F000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_Dq7DccVal_HSH               (0x060C8614)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_OFF               (18)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_MSK               (0x00FC0000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccVal_HSH               (0x06128614)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_OFF     (24)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_WID     ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_MSK     (0x3F000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_MIN     (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_MAX     (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_DEF     (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_ReplicaShadowDccVal_HSH     (0x06188614)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_OFF             (30)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_WID             ( 2)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_MSK             (0xC0000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_MIN             (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_MAX             (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_DEF             (0x00000001)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK0_DqsDccAipCb_HSH             (0x021E8614)

#define DDRDATA_CR_DCCDATATRAINVAL1RANK1_REG                           (0x00008618)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_OFF               ( 0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_MSK               (0x0000003F)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq5DccVal_HSH               (0x06008618)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_OFF               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_MSK               (0x00000FC0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq6DccVal_HSH               (0x06068618)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_OFF               (12)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_MSK               (0x0003F000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_Dq7DccVal_HSH               (0x060C8618)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_OFF               (18)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_MSK               (0x00FC0000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccVal_HSH               (0x06128618)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_spare2_OFF                  (24)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_spare2_WID                  ( 2)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_spare2_MSK                  (0x03000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_spare2_MIN                  (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_spare2_MAX                  (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_spare2_DEF                  (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_spare2_HSH                  (0x02188618)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_OFF    (26)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_WID    ( 3)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_MSK    (0x1C000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_MIN    (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_MAX    (7) // 0x00000007
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_DEF    (0x00000005)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_binfsmsteptosavecnts_HSH    (0x031A8618)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_OFF (29)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_WID ( 1)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_MSK (0x20000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_MIN (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_MAX (1) // 0x00000001
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_DEF (0x00000001)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_savecntsatchosenbinstep_HSH (0x011D8618)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_OFF             (30)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_WID             ( 2)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_MSK             (0xC0000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_MIN             (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_MAX             (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_DEF             (0x00000001)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK1_DqsDccAipCb_HSH             (0x021E8618)

#define DDRDATA_CR_DCCDATATRAINVAL1RANK2_REG                           (0x0000861C)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_OFF               ( 0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_MSK               (0x0000003F)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq5DccVal_HSH               (0x0600861C)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_OFF               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_MSK               (0x00000FC0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq6DccVal_HSH               (0x0606861C)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_OFF               (12)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_MSK               (0x0003F000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Dq7DccVal_HSH               (0x060C861C)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_OFF               (18)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_MSK               (0x00FC0000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccVal_HSH               (0x0612861C)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Spare_OFF                   (24)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Spare_WID                   ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Spare_MSK                   (0x3F000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Spare_MIN                   (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Spare_MAX                   (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Spare_DEF                   (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_Spare_HSH                   (0x0618861C)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_OFF             (30)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_WID             ( 2)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_MSK             (0xC0000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_MIN             (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_MAX             (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_DEF             (0x00000001)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK2_DqsDccAipCb_HSH             (0x021E861C)

#define DDRDATA_CR_DCCDATATRAINVAL1RANK3_REG                           (0x00008620)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_OFF               ( 0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_MSK               (0x0000003F)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq5DccVal_HSH               (0x06008620)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_OFF               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_MSK               (0x00000FC0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq6DccVal_HSH               (0x06068620)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_OFF               (12)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_MSK               (0x0003F000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Dq7DccVal_HSH               (0x060C8620)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_OFF               (18)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_WID               ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_MSK               (0x00FC0000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_MIN               (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_MAX               (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_DEF               (0x00000020)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccVal_HSH               (0x06128620)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Spare_OFF                   (24)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Spare_WID                   ( 6)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Spare_MSK                   (0x3F000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Spare_MIN                   (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Spare_MAX                   (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Spare_DEF                   (0x00000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_Spare_HSH                   (0x06188620)

  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_OFF             (30)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_WID             ( 2)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_MSK             (0xC0000000)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_MIN             (0)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_MAX             (3) // 0x00000003
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_DEF             (0x00000001)
  #define DDRDATA_CR_DCCDATATRAINVAL1RANK3_DqsDccAipCb_HSH             (0x021E8620)

#define DDRDATA_CR_DCCDATADCCPILUT0_REG                                (0x00008624)

  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_OFF             ( 0)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_WID             ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_MSK             (0x0000003F)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_MIN             (0)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_DEF             (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_0_HSH             (0x06008624)

  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_OFF             ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_WID             ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_MSK             (0x00000FC0)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_MIN             (0)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_DEF             (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_4_HSH             (0x06068624)

  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_OFF             (12)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_WID             ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_MSK             (0x0003F000)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_MIN             (0)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_MAX             (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_DEF             (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_8_HSH             (0x060C8624)

  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_OFF            (18)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_MSK            (0x00FC0000)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_12_HSH            (0x06128624)

  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_OFF            (24)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_MSK            (0x3F000000)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT0_DccPiForPiCode_16_HSH            (0x06188624)

  #define DDRDATA_CR_DCCDATADCCPILUT0_Spare_OFF                        (30)
  #define DDRDATA_CR_DCCDATADCCPILUT0_Spare_WID                        ( 2)
  #define DDRDATA_CR_DCCDATADCCPILUT0_Spare_MSK                        (0xC0000000)
  #define DDRDATA_CR_DCCDATADCCPILUT0_Spare_MIN                        (0)
  #define DDRDATA_CR_DCCDATADCCPILUT0_Spare_MAX                        (3) // 0x00000003
  #define DDRDATA_CR_DCCDATADCCPILUT0_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_DCCDATADCCPILUT0_Spare_HSH                        (0x021E8624)

#define DDRDATA_CR_DCCDATADCCPILUT1_REG                                (0x00008628)

  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_OFF            ( 0)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_MSK            (0x0000003F)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_20_HSH            (0x06008628)

  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_OFF            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_MSK            (0x00000FC0)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_24_HSH            (0x06068628)

  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_OFF            (12)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_MSK            (0x0003F000)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_28_HSH            (0x060C8628)

  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_OFF            (18)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_MSK            (0x00FC0000)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_32_HSH            (0x06128628)

  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_OFF            (24)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_MSK            (0x3F000000)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT1_DccPiForPiCode_36_HSH            (0x06188628)

  #define DDRDATA_CR_DCCDATADCCPILUT1_Spare_OFF                        (30)
  #define DDRDATA_CR_DCCDATADCCPILUT1_Spare_WID                        ( 2)
  #define DDRDATA_CR_DCCDATADCCPILUT1_Spare_MSK                        (0xC0000000)
  #define DDRDATA_CR_DCCDATADCCPILUT1_Spare_MIN                        (0)
  #define DDRDATA_CR_DCCDATADCCPILUT1_Spare_MAX                        (3) // 0x00000003
  #define DDRDATA_CR_DCCDATADCCPILUT1_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_DCCDATADCCPILUT1_Spare_HSH                        (0x021E8628)

#define DDRDATA_CR_DCCDATADCCPILUT2_REG                                (0x0000862C)

  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_OFF            ( 0)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_MSK            (0x0000003F)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_40_HSH            (0x0600862C)

  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_OFF            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_MSK            (0x00000FC0)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_44_HSH            (0x0606862C)

  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_OFF            (12)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_MSK            (0x0003F000)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_48_HSH            (0x060C862C)

  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_OFF            (18)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_MSK            (0x00FC0000)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_52_HSH            (0x0612862C)

  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_OFF            (24)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_MSK            (0x3F000000)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT2_DccPiForPiCode_56_HSH            (0x0618862C)

  #define DDRDATA_CR_DCCDATADCCPILUT2_Spare_OFF                        (30)
  #define DDRDATA_CR_DCCDATADCCPILUT2_Spare_WID                        ( 2)
  #define DDRDATA_CR_DCCDATADCCPILUT2_Spare_MSK                        (0xC0000000)
  #define DDRDATA_CR_DCCDATADCCPILUT2_Spare_MIN                        (0)
  #define DDRDATA_CR_DCCDATADCCPILUT2_Spare_MAX                        (3) // 0x00000003
  #define DDRDATA_CR_DCCDATADCCPILUT2_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_DCCDATADCCPILUT2_Spare_HSH                        (0x021E862C)

#define DDRDATA_CR_DCCDATADCCPILUT3_REG                                (0x00008630)

  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_OFF            ( 0)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_MSK            (0x0000003F)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_60_HSH            (0x06008630)

  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_OFF            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_MSK            (0x00000FC0)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_64_HSH            (0x06068630)

  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_OFF            (12)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_MSK            (0x0003F000)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_68_HSH            (0x060C8630)

  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_OFF            (18)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_MSK            (0x00FC0000)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_72_HSH            (0x06128630)

  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_OFF            (24)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_MSK            (0x3F000000)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT3_DccPiForPiCode_76_HSH            (0x06188630)

  #define DDRDATA_CR_DCCDATADCCPILUT3_Spare_OFF                        (30)
  #define DDRDATA_CR_DCCDATADCCPILUT3_Spare_WID                        ( 2)
  #define DDRDATA_CR_DCCDATADCCPILUT3_Spare_MSK                        (0xC0000000)
  #define DDRDATA_CR_DCCDATADCCPILUT3_Spare_MIN                        (0)
  #define DDRDATA_CR_DCCDATADCCPILUT3_Spare_MAX                        (3) // 0x00000003
  #define DDRDATA_CR_DCCDATADCCPILUT3_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_DCCDATADCCPILUT3_Spare_HSH                        (0x021E8630)

#define DDRDATA_CR_DCCDATADCCPILUT4_REG                                (0x00008634)

  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_OFF            ( 0)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_MSK            (0x0000003F)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_80_HSH            (0x06008634)

  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_OFF            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_MSK            (0x00000FC0)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_84_HSH            (0x06068634)

  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_OFF            (12)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_MSK            (0x0003F000)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_88_HSH            (0x060C8634)

  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_OFF            (18)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_MSK            (0x00FC0000)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_92_HSH            (0x06128634)

  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_OFF            (24)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_WID            ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_MSK            (0x3F000000)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_MIN            (0)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_DEF            (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT4_DccPiForPiCode_96_HSH            (0x06188634)

  #define DDRDATA_CR_DCCDATADCCPILUT4_Spare_OFF                        (30)
  #define DDRDATA_CR_DCCDATADCCPILUT4_Spare_WID                        ( 2)
  #define DDRDATA_CR_DCCDATADCCPILUT4_Spare_MSK                        (0xC0000000)
  #define DDRDATA_CR_DCCDATADCCPILUT4_Spare_MIN                        (0)
  #define DDRDATA_CR_DCCDATADCCPILUT4_Spare_MAX                        (3) // 0x00000003
  #define DDRDATA_CR_DCCDATADCCPILUT4_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_DCCDATADCCPILUT4_Spare_HSH                        (0x021E8634)

#define DDRDATA_CR_DCCDATADCCPILUT5_REG                                (0x00008638)

  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_OFF           ( 0)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_WID           ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_MSK           (0x0000003F)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_MIN           (0)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_MAX           (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_DEF           (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_100_HSH           (0x06008638)

  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_OFF           ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_WID           ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_MSK           (0x00000FC0)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_MIN           (0)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_MAX           (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_DEF           (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_104_HSH           (0x06068638)

  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_OFF           (12)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_WID           ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_MSK           (0x0003F000)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_MIN           (0)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_MAX           (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_DEF           (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_108_HSH           (0x060C8638)

  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_OFF           (18)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_WID           ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_MSK           (0x00FC0000)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_MIN           (0)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_MAX           (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_DEF           (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_112_HSH           (0x06128638)

  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_OFF           (24)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_WID           ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_MSK           (0x3F000000)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_MIN           (0)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_MAX           (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_DEF           (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiForPiCode_116_HSH           (0x06188638)

  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiAipCb_OFF                   (30)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiAipCb_WID                   ( 2)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiAipCb_MSK                   (0xC0000000)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiAipCb_MIN                   (0)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiAipCb_MAX                   (3) // 0x00000003
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiAipCb_DEF                   (0x00000001)
  #define DDRDATA_CR_DCCDATADCCPILUT5_DccPiAipCb_HSH                   (0x021E8638)

#define DDRDATA_CR_DCCDATADCCPILUT6_REG                                (0x0000863C)

  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_OFF           ( 0)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_WID           ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_MSK           (0x0000003F)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_MIN           (0)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_MAX           (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_DEF           (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_120_HSH           (0x0600863C)

  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_OFF           ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_WID           ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_MSK           (0x00000FC0)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_MIN           (0)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_MAX           (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_DEF           (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiForPiCode_124_HSH           (0x0606863C)

  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCode_OFF              (12)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCode_WID              ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCode_MSK              (0x0003F000)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCode_MIN              (0)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCode_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCode_DEF              (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCode_HSH              (0x060C863C)

  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_OFF         (18)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_WID         ( 6)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_MSK         (0x00FC0000)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_MIN         (0)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_MAX         (63) // 0x0000003F
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_DEF         (0x00000020)
  #define DDRDATA_CR_DCCDATADCCPILUT6_DccPiStaticCodeGear1_HSH         (0x0612863C)

  #define DDRDATA_CR_DCCDATADCCPILUT6_Spare_OFF                        (24)
  #define DDRDATA_CR_DCCDATADCCPILUT6_Spare_WID                        ( 8)
  #define DDRDATA_CR_DCCDATADCCPILUT6_Spare_MSK                        (0xFF000000)
  #define DDRDATA_CR_DCCDATADCCPILUT6_Spare_MIN                        (0)
  #define DDRDATA_CR_DCCDATADCCPILUT6_Spare_MAX                        (255) // 0x000000FF
  #define DDRDATA_CR_DCCDATADCCPILUT6_Spare_DEF                        (0x00000000)
  #define DDRDATA_CR_DCCDATADCCPILUT6_Spare_HSH                        (0x0818863C)

#define DDRDATA_CR_DDRCRDATATCOCONTROL0_REG                            (0x00008640)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_OFF            ( 0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_WID            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_MSK            (0x0000003F)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_MIN            (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_DEF            (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit0_HSH            (0x06008640)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_OFF            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_WID            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_MSK            (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_MIN            (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_DEF            (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit1_HSH            (0x06068640)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_OFF            (12)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_WID            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_MSK            (0x0003F000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_MIN            (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_DEF            (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit2_HSH            (0x060C8640)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_OFF            (18)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_WID            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_MSK            (0x00FC0000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_MIN            (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_DEF            (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqTcoCompBit3_HSH            (0x06128640)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_OFF              (24)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_WID              ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_MSK              (0x3F000000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_MIN              (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_DEF              (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_DqsNTcoComp_HSH              (0x06188640)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_Spare_OFF                    (30)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_Spare_WID                    ( 2)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_Spare_MSK                    (0xC0000000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_Spare_MIN                    (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_Spare_MAX                    (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_Spare_DEF                    (0x00000000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL0_Spare_HSH                    (0x021E8640)

#define DDRDATA_CR_DDRCRDATATCOCONTROL1_REG                            (0x00008644)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_OFF            ( 0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_WID            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_MSK            (0x0000003F)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_MIN            (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_DEF            (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit4_HSH            (0x06008644)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_OFF            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_WID            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_MSK            (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_MIN            (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_DEF            (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit5_HSH            (0x06068644)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_OFF            (12)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_WID            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_MSK            (0x0003F000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_MIN            (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_DEF            (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit6_HSH            (0x060C8644)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_OFF            (18)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_WID            ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_MSK            (0x00FC0000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_MIN            (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_MAX            (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_DEF            (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqTcoCompBit7_HSH            (0x06128644)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_OFF              (24)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_WID              ( 6)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_MSK              (0x3F000000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_MIN              (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_MAX              (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_DEF              (0x00000020)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_DqsPTcoComp_HSH              (0x06188644)

  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_Spare_OFF                    (30)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_Spare_WID                    ( 2)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_Spare_MSK                    (0xC0000000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_Spare_MIN                    (0)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_Spare_MAX                    (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_Spare_DEF                    (0x00000000)
  #define DDRDATA_CR_DDRCRDATATCOCONTROL1_Spare_HSH                    (0x021E8644)

#define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_REG                      (0x00008648)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_OFF  ( 0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_WID  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_MSK  (0x0000003F)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_MIN  (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_MAX  (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_DEF  (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank0_HSH  (0x06008648)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_OFF  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_WID  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_MSK  (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_MIN  (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_MAX  (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_DEF  (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit6Rank1_HSH  (0x06068648)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_OFF  (12)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_WID  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_MSK  (0x0003F000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_MIN  (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_MAX  (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_DEF  (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank0_HSH  (0x060C8648)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_OFF  (18)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_WID  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_MSK  (0x00FC0000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_MIN  (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_MAX  (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_DEF  (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DqDfeDlyBit7Rank1_HSH  (0x06128648)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_OFF    (24)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_WID    ( 2)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_MSK    (0x03000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_MIN    (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_MAX    (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_DEF    (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank0_HSH    (0x02188648)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_OFF    (26)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_WID    ( 2)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_MSK    (0x0C000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_MIN    (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_MAX    (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_DEF    (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank1_HSH    (0x021A8648)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_OFF    (28)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_WID    ( 2)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_MSK    (0x30000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_MIN    (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_MAX    (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_DEF    (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank2_HSH    (0x021C8648)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_OFF    (30)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_WID    ( 2)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_MSK    (0xC0000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_MIN    (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_MAX    (3) // 0x00000003
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_DEF    (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK01_DfeDlyModeRank3_HSH    (0x021E8648)

#define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_REG                      (0x0000864C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_OFF  ( 0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_WID  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_MSK  (0x0000003F)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_MIN  (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_MAX  (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_DEF  (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank2_HSH  (0x0600864C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_OFF  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_WID  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_MSK  (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_MIN  (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_MAX  (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_DEF  (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit6Rank3_HSH  (0x0606864C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_OFF  (12)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_WID  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_MSK  (0x0003F000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_MIN  (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_MAX  (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_DEF  (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank2_HSH  (0x060C864C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_OFF  (18)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_WID  ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_MSK  (0x00FC0000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_MIN  (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_MAX  (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_DEF  (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_DqDfeDlyBit7Rank3_HSH  (0x0612864C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_Spare_OFF              (24)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_Spare_WID              ( 8)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_Spare_MSK              (0xFF000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_Spare_MIN              (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_Spare_MAX              (255) // 0x000000FF
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_Spare_DEF              (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL1RANK23_Spare_HSH              (0x0818864C)

#define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_REG                       (0x00008650)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_OFF        ( 0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_MSK        (0x0000003F)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit1_HSH        (0x06008650)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_OFF        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_MSK        (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit2_HSH        (0x06068650)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_OFF        (12)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_MSK        (0x0003F000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit3_HSH        (0x060C8650)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_OFF        (18)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_MSK        (0x00FC0000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit4_HSH        (0x06128650)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_OFF        (24)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_MSK        (0x3F000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeDlyBit5_HSH        (0x06188650)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_OFF             (30)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_MSK             (0x40000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_MIN             (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqDfeEn_HSH             (0x011E8650)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_OFF            (31)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_WID            ( 1)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_MSK            (0x80000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_MIN            (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_MAX            (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_DEF            (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK0_DqsDfeEn_HSH            (0x011F8650)

#define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_REG                       (0x00008654)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_OFF        ( 0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_MSK        (0x0000003F)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit1_HSH        (0x06008654)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_OFF        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_MSK        (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit2_HSH        (0x06068654)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_OFF        (12)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_MSK        (0x0003F000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit3_HSH        (0x060C8654)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_OFF        (18)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_MSK        (0x00FC0000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit4_HSH        (0x06128654)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_OFF        (24)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_MSK        (0x3F000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeDlyBit5_HSH        (0x06188654)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_OFF             (30)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_MSK             (0x40000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_MIN             (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqDfeEn_HSH             (0x011E8654)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_OFF            (31)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_WID            ( 1)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_MSK            (0x80000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_MIN            (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_MAX            (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_DEF            (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK1_DqsDfeEn_HSH            (0x011F8654)

#define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_REG                       (0x00008658)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_OFF        ( 0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_MSK        (0x0000003F)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit1_HSH        (0x06008658)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_OFF        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_MSK        (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit2_HSH        (0x06068658)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_OFF        (12)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_MSK        (0x0003F000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit3_HSH        (0x060C8658)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_OFF        (18)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_MSK        (0x00FC0000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit4_HSH        (0x06128658)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_OFF        (24)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_MSK        (0x3F000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeDlyBit5_HSH        (0x06188658)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_OFF             (30)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_MSK             (0x40000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_MIN             (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqDfeEn_HSH             (0x011E8658)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_OFF            (31)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_WID            ( 1)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_MSK            (0x80000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_MIN            (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_MAX            (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_DEF            (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK2_DqsDfeEn_HSH            (0x011F8658)

#define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_REG                       (0x0000865C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_OFF        ( 0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_MSK        (0x0000003F)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit1_HSH        (0x0600865C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_OFF        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_MSK        (0x00000FC0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit2_HSH        (0x0606865C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_OFF        (12)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_MSK        (0x0003F000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit3_HSH        (0x060C865C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_OFF        (18)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_MSK        (0x00FC0000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit4_HSH        (0x0612865C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_OFF        (24)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_WID        ( 6)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_MSK        (0x3F000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_MIN        (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_MAX        (63) // 0x0000003F
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_DEF        (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeDlyBit5_HSH        (0x0618865C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_OFF             (30)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_WID             ( 1)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_MSK             (0x40000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_MIN             (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_MAX             (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_DEF             (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqDfeEn_HSH             (0x011E865C)

  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_OFF            (31)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_WID            ( 1)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_MSK            (0x80000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_MIN            (0)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_MAX            (1) // 0x00000001
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_DEF            (0x00000000)
  #define DDRDATA_CR_DDRCRDATADFECONTROL0RANK3_DqsDfeEn_HSH            (0x011F865C)

#define DDRCMD_CR_DDRCRCMDCOMP_REG                                     (0x00008680)

  #define DDRCMD_CR_DDRCRCMDCOMP_Scomp_OFF                             ( 0)
  #define DDRCMD_CR_DDRCRCMDCOMP_Scomp_WID                             ( 6)
  #define DDRCMD_CR_DDRCRCMDCOMP_Scomp_MSK                             (0x0000003F)
  #define DDRCMD_CR_DDRCRCMDCOMP_Scomp_MIN                             (0)
  #define DDRCMD_CR_DDRCRCMDCOMP_Scomp_MAX                             (63) // 0x0000003F
  #define DDRCMD_CR_DDRCRCMDCOMP_Scomp_DEF                             (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCOMP_Scomp_HSH                             (0x06008680)

  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvUp_OFF                        ( 6)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvUp_WID                        ( 6)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvUp_MSK                        (0x00000FC0)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvUp_MIN                        (0)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvUp_MAX                        (63) // 0x0000003F
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvUp_DEF                        (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvUp_HSH                        (0x06068680)

  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvDown_OFF                      (12)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvDown_WID                      ( 6)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvDown_MSK                      (0x0003F000)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvDown_MIN                      (0)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvDown_MAX                      (63) // 0x0000003F
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvDown_DEF                      (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCOMP_RcompDrvDown_HSH                      (0x060C8680)

  #define DDRCMD_CR_DDRCRCMDCOMP_Spare_OFF                             (18)
  #define DDRCMD_CR_DDRCRCMDCOMP_Spare_WID                             (14)
  #define DDRCMD_CR_DDRCRCMDCOMP_Spare_MSK                             (0xFFFC0000)
  #define DDRCMD_CR_DDRCRCMDCOMP_Spare_MIN                             (0)
  #define DDRCMD_CR_DDRCRCMDCOMP_Spare_MAX                             (16383) // 0x00003FFF
  #define DDRCMD_CR_DDRCRCMDCOMP_Spare_DEF                             (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCOMP_Spare_HSH                             (0x0E128680)

#define DDRCMD_CR_DDRCRCMDCOMPOFFSET_REG                               (0x00008684)

  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_ScompOffset_OFF                 ( 0)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_ScompOffset_WID                 ( 5)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MSK                 (0x0000001F)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MIN                 (-16)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MAX                 (15) // 0x0000000F
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_ScompOffset_DEF                 (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_ScompOffset_HSH                 (0x85008684)

  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_OFF            ( 5)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_WID            ( 4)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MSK            (0x000001E0)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MIN            (-8)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MAX            (7) // 0x00000007
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_DEF            (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_HSH            (0x84058684)

  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_OFF          ( 9)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_WID          ( 4)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MSK          (0x00001E00)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MIN          (-8)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MAX          (7) // 0x00000007
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_DEF          (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_HSH          (0x84098684)

  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_Spare_OFF                       (13)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_Spare_WID                       (19)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_Spare_MSK                       (0xFFFFE000)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_Spare_MIN                       (0)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_Spare_MAX                       (524287) // 0x0007FFFF
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_Spare_DEF                       (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCOMPOFFSET_Spare_HSH                       (0x130D8684)

#define DDRCMD_CR_DDRCRCMDPICODING_REG                                 (0x00008688)

  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi0Code_OFF                    ( 0)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi0Code_WID                    ( 7)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi0Code_MSK                    (0x0000007F)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi0Code_MIN                    (0)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi0Code_MAX                    (127) // 0x0000007F
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi0Code_DEF                    (0x00000000)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi0Code_HSH                    (0x07008688)

  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi1Code_OFF                    ( 7)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi1Code_WID                    ( 7)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi1Code_MSK                    (0x00003F80)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi1Code_MIN                    (0)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi1Code_MAX                    (127) // 0x0000007F
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi1Code_DEF                    (0x00000000)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi1Code_HSH                    (0x07078688)

  #define DDRCMD_CR_DDRCRCMDPICODING_spare0_OFF                        (14)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare0_WID                        ( 2)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare0_MSK                        (0x0000C000)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare0_MIN                        (0)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare0_MAX                        (3) // 0x00000003
  #define DDRCMD_CR_DDRCRCMDPICODING_spare0_DEF                        (0x00000000)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare0_HSH                        (0x020E8688)

  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi2Code_OFF                    (16)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi2Code_WID                    ( 7)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi2Code_MSK                    (0x007F0000)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi2Code_MIN                    (0)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi2Code_MAX                    (127) // 0x0000007F
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi2Code_DEF                    (0x00000000)
  #define DDRCMD_CR_DDRCRCMDPICODING_CmdPi2Code_HSH                    (0x07108688)

  #define DDRCMD_CR_DDRCRCMDPICODING_spare1_OFF                        (23)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare1_WID                        ( 9)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare1_MSK                        (0xFF800000)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare1_MIN                        (0)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare1_MAX                        (511) // 0x000001FF
  #define DDRCMD_CR_DDRCRCMDPICODING_spare1_DEF                        (0x00000000)
  #define DDRCMD_CR_DDRCRCMDPICODING_spare1_HSH                        (0x09178688)

#define DDRCMD_CR_DDRCRCMDCONTROLS_REG                                 (0x0000868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_RefPi_OFF                         ( 0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RefPi_WID                         ( 4)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RefPi_MSK                         (0x0000000F)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RefPi_MIN                         (-8)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RefPi_MAX                         (7) // 0x00000007
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RefPi_DEF                         (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RefPi_HSH                         (0x8400868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllMask_OFF                       ( 4)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllMask_WID                       ( 2)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllMask_MSK                       (0x00000030)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllMask_MIN                       (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllMask_MAX                       (3) // 0x00000003
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllMask_DEF                       (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllMask_HSH                       (0x0204868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_ClkGateDisable_OFF                ( 6)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_ClkGateDisable_WID                ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_ClkGateDisable_MSK                (0x00000040)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_ClkGateDisable_MIN                (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_ClkGateDisable_MAX                (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_ClkGateDisable_DEF                (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_ClkGateDisable_HSH                (0x0106868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_TxOn_OFF                          ( 7)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_TxOn_WID                          ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_TxOn_MSK                          (0x00000080)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_TxOn_MIN                          (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_TxOn_MAX                          (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_TxOn_DEF                          (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_TxOn_HSH                          (0x0107868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_IntClkOn_OFF                      ( 8)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IntClkOn_WID                      ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IntClkOn_MSK                      (0x00000100)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IntClkOn_MIN                      (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IntClkOn_MAX                      (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IntClkOn_DEF                      (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IntClkOn_HSH                      (0x0108868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_RepClkOn_OFF                      ( 9)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RepClkOn_WID                      ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RepClkOn_MSK                      (0x00000200)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RepClkOn_MIN                      (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RepClkOn_MAX                      (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RepClkOn_DEF                      (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_RepClkOn_HSH                      (0x0109868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbOrMisr_OFF                    (10)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbOrMisr_WID                    ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbOrMisr_MSK                    (0x00000400)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbOrMisr_MIN                    (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbOrMisr_MAX                    (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbOrMisr_DEF                    (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbOrMisr_HSH                    (0x010A868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbHold_OFF                      (11)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbHold_WID                      ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbHold_MSK                      (0x00000800)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbHold_MIN                      (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbHold_MAX                      (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbHold_DEF                      (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_IolbHold_HSH                      (0x010B868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_OdtMode_OFF                       (12)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_OdtMode_WID                       ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_OdtMode_MSK                       (0x00001000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_OdtMode_MIN                       (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_OdtMode_MAX                       (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_OdtMode_DEF                       (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_OdtMode_HSH                       (0x010C868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdTxEq_OFF                       (13)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdTxEq_WID                       ( 2)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdTxEq_MSK                       (0x00006000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdTxEq_MIN                       (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdTxEq_MAX                       (3) // 0x00000003
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdTxEq_DEF                       (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdTxEq_HSH                       (0x020D868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_OFF                (15)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_WID                ( 2)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_MSK                (0x00018000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_MIN                (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_MAX                (3) // 0x00000003
  #define DDRCMD_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_DEF                (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_EarlyWeakDrive_HSH                (0x020F868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_OFF            (17)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_WID            ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_MSK            (0x00020000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_MIN            (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_MAX            (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_DEF            (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_dis_lp4_cmd_mirror_HSH            (0x0111868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_OFF        (18)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_WID        ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_MSK        (0x00040000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_MIN        (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_MAX        (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_DEF        (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CmdCriClkGateEnGvBlock_HSH        (0x0112868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_OFF                   (19)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_WID                   ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_MSK                   (0x00080000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_MIN                   (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_MAX                   (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_DEF                   (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LaDrvEnOvrd_HSH                   (0x0113868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_OFF               (20)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_WID               ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_MSK               (0x00100000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_MIN               (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_MAX               (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_DEF               (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DdrCmdSlwDlyByp_HSH               (0x0114868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_Spares_OFF                        (21)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Spares_WID                        ( 6)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Spares_MSK                        (0x07E00000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Spares_MIN                        (-32)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Spares_MAX                        (31) // 0x0000001F
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Spares_DEF                        (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Spares_HSH                        (0x8615868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_VccddqHi_OFF                      (27)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_VccddqHi_WID                      ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_VccddqHi_MSK                      (0x08000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_VccddqHi_MIN                      (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_VccddqHi_MAX                      (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_VccddqHi_DEF                      (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_VccddqHi_HSH                      (0x011B868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllWeakLock_OFF                   (28)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllWeakLock_WID                   ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllWeakLock_MSK                   (0x10000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllWeakLock_MIN                   (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllWeakLock_MAX                   (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllWeakLock_DEF                   (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_DllWeakLock_HSH                   (0x011C868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_CMD_Rate_OFF                      (29)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CMD_Rate_WID                      ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CMD_Rate_MSK                      (0x20000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CMD_Rate_MIN                      (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CMD_Rate_MAX                      (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CMD_Rate_DEF                      (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_CMD_Rate_HSH                      (0x011D868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_OFF           (30)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_WID           ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_MSK           (0x40000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_MIN           (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_MAX           (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_DEF           (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_LPDdrCAA_or_CAB_Dis_HSH           (0x011E868C)

  #define DDRCMD_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_OFF             (31)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_WID             ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_MSK             (0x80000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_MIN             (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_MAX             (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_DEF             (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS_Lp4xVoltageSelect_HSH             (0x011F868C)

#define DDRCMD_CR_DDRCRCMDCONTROLS1_REG                                (0x00008690)

  #define DDRCMD_CR_DDRCRCMDCONTROLS1_RxVref_OFF                       ( 0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_RxVref_WID                       ( 8)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_RxVref_MSK                       (0x000000FF)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_RxVref_MIN                       (-128)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_RxVref_MAX                       (127) // 0x0000007F
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_RxVref_DEF                       (0x00000060)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_RxVref_HSH                       (0x88008690)

  #define DDRCMD_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_OFF                  ( 8)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_WID                  ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_MSK                  (0x00000100)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_MIN                  (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_MAX                  (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_DEF                  (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_CMDLowsupEn_HSH                  (0x01088690)

  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Gear1_OFF                        ( 9)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Gear1_WID                        ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Gear1_MSK                        (0x00000200)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Gear1_MIN                        (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Gear1_MAX                        (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Gear1_DEF                        (0x00000001)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Gear1_HSH                        (0x01098690)

  #define DDRCMD_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_OFF           (10)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_WID           ( 2)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_MSK           (0x00000C00)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_MIN           (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_MAX           (3) // 0x00000003
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_DEF           (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_xover_mindelay_ctl_HSH           (0x020A8690)

  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_OFF               (12)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_WID               ( 4)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_MSK               (0x0000F000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_MIN               (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_MAX               (15) // 0x0000000F
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_DEF               (0x0000000F)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_strengh_HSH               (0x040C8690)

  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_en_OFF                    (16)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_en_WID                    ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_en_MSK                    (0x00010000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_en_MIN                    (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_en_MAX                    (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_en_DEF                    (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_en_HSH                    (0x01108690)

  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_OFF                (17)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_WID                ( 1)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_MSK                (0x00020000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_MIN                (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_MAX                (1) // 0x00000001
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_DEF                (0x00000001)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_cmd_eq_constz_HSH                (0x01118690)

  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Spare_OFF                        (18)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Spare_WID                        (14)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Spare_MSK                        (0xFFFC0000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Spare_MIN                        (0)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Spare_MAX                        (16383) // 0x00003FFF
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Spare_DEF                        (0x00000000)
  #define DDRCMD_CR_DDRCRCMDCONTROLS1_Spare_HSH                        (0x0E128690)

#define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_REG                            (0x00008694)

  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_OFF        ( 0)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_WID        (10)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_MSK        (0x000003FF)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_MIN        (0)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_MAX        (1023) // 0x000003FF
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_DEF        (0x00000000)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_datatrainfeedback_HSH        (0x0A008694)

  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_Spare_OFF                    (10)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_Spare_WID                    (22)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_Spare_MSK                    (0xFFFFFC00)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_Spare_MIN                    (0)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_Spare_MAX                    (4194303) // 0x003FFFFF
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_Spare_DEF                    (0x00000000)
  #define DDRCMD_CR_DDRCRLOOPBACKFEEDBACK_Spare_HSH                    (0x160A8694)

#define DDRCMD_CR_DDRCRCMDTCOCONTROL0_REG                              (0x00008698)

  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_OFF                 ( 0)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_WID                 ( 6)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_MSK                 (0x0000003F)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_MIN                 (0)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_MAX                 (63) // 0x0000003F
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_DEF                 (0x00000020)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_CmdTcoComp_HSH                 (0x06008698)

  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_Spare_OFF                      ( 6)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_Spare_WID                      (26)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_Spare_MSK                      (0xFFFFFFC0)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_Spare_MIN                      (0)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_Spare_MAX                      (67108863) // 0x03FFFFFF
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_Spare_DEF                      (0x00000000)
  #define DDRCMD_CR_DDRCRCMDTCOCONTROL0_Spare_HSH                      (0x1A068698)

#define DDRCKECTL_CR_DDRCRCTLCOMP_REG                                  (0x00008710)

  #define DDRCKECTL_CR_DDRCRCTLCOMP_Scomp_OFF                          ( 0)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Scomp_WID                          ( 6)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Scomp_MSK                          (0x0000003F)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Scomp_MIN                          (0)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Scomp_MAX                          (63) // 0x0000003F
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Scomp_DEF                          (0x00000000)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Scomp_HSH                          (0x06008710)

  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvUp_OFF                     ( 6)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvUp_WID                     ( 6)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvUp_MSK                     (0x00000FC0)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvUp_MIN                     (0)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvUp_DEF                     (0x00000000)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvUp_HSH                     (0x06068710)

  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvDown_OFF                   (12)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvDown_WID                   ( 6)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvDown_MSK                   (0x0003F000)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvDown_MIN                   (0)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvDown_DEF                   (0x00000000)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_RcompDrvDown_HSH                   (0x060C8710)

  #define DDRCKECTL_CR_DDRCRCTLCOMP_Spare_OFF                          (18)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Spare_WID                          (14)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Spare_MSK                          (0xFFFC0000)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Spare_MIN                          (0)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Spare_MAX                          (16383) // 0x00003FFF
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Spare_DEF                          (0x00000000)
  #define DDRCKECTL_CR_DDRCRCTLCOMP_Spare_HSH                          (0x0E128710)

#define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_REG                            (0x00008714)

  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_ScompOffset_OFF              ( 0)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_ScompOffset_WID              ( 5)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_ScompOffset_MSK              (0x0000001F)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_ScompOffset_MIN              (-16)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_ScompOffset_MAX              (15) // 0x0000000F
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_ScompOffset_DEF              (0x00000000)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_ScompOffset_HSH              (0x85008714)

  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_OFF         ( 5)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_WID         ( 4)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_MSK         (0x000001E0)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_MIN         (-8)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_MAX         (7) // 0x00000007
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_DEF         (0x00000000)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvUpOffset_HSH         (0x84058714)

  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_OFF       ( 9)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_WID       ( 4)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_MSK       (0x00001E00)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_MIN       (-8)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_MAX       (7) // 0x00000007
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_DEF       (0x00000000)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_RcompDrvDownOffset_HSH       (0x84098714)

  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_Spare_OFF                    (13)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_Spare_WID                    (19)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_Spare_MSK                    (0xFFFFE000)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_Spare_MIN                    (0)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_Spare_MAX                    (524287) // 0x0007FFFF
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_Spare_DEF                    (0x00000000)
  #define DDRCKECTL_CR_DDRCRCTLCOMPOFFSET_Spare_HSH                    (0x130D8714)

#define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_REG                               (0x000087B0)

  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Scomp_OFF                       ( 0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Scomp_WID                       ( 5)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Scomp_MSK                       (0x0000001F)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Scomp_MIN                       (0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Scomp_MAX                       (31) // 0x0000001F
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Scomp_DEF                       (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Scomp_HSH                       (0x050087B0)

  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvUp_OFF                  ( 5)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvUp_WID                  ( 6)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvUp_MSK                  (0x000007E0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvUp_MIN                  (0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvUp_MAX                  (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvUp_DEF                  (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvUp_HSH                  (0x060587B0)

  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvDown_OFF                (11)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvDown_WID                ( 6)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvDown_MSK                (0x0001F800)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvDown_MIN                (0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvDown_MAX                (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvDown_DEF                (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_RcompDrvDown_HSH                (0x060B87B0)

  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Spare_OFF                       (17)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Spare_WID                       (15)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Spare_MSK                       (0xFFFE0000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Spare_MIN                       (0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Spare_MAX                       (32767) // 0x00007FFF
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Spare_DEF                       (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMP_Spare_HSH                       (0x0F1187B0)

#define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_REG                         (0x000087B4)

  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ScompOffset_OFF           ( 0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ScompOffset_WID           ( 4)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ScompOffset_MSK           (0x0000000F)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ScompOffset_MIN           (-8)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ScompOffset_MAX           (7) // 0x00000007
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ScompOffset_DEF           (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ScompOffset_HSH           (0x840087B4)

  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvUpOffset_OFF      ( 4)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvUpOffset_WID      ( 4)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvUpOffset_MSK      (0x000000F0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvUpOffset_MIN      (-8)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvUpOffset_MAX      (7) // 0x00000007
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvUpOffset_DEF      (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvUpOffset_HSH      (0x840487B4)

  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvDownOffset_OFF    ( 8)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvDownOffset_WID    ( 4)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvDownOffset_MSK    (0x00000F00)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvDownOffset_MIN    (-8)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvDownOffset_MAX    (7) // 0x00000007
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvDownOffset_DEF    (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_RcompDrvDownOffset_HSH    (0x840887B4)

  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ClkCompOnTheFlyUpdtEn_OFF (12)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ClkCompOnTheFlyUpdtEn_WID ( 1)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ClkCompOnTheFlyUpdtEn_MSK (0x00001000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ClkCompOnTheFlyUpdtEn_MIN (0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ClkCompOnTheFlyUpdtEn_MAX (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ClkCompOnTheFlyUpdtEn_DEF (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_ClkCompOnTheFlyUpdtEn_HSH (0x010C87B4)

  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_Spare_OFF                 (13)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_Spare_WID                 (19)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_Spare_MSK                 (0xFFFFE000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_Spare_MIN                 (0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_Spare_MAX                 (524287) // 0x0007FFFF
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_Spare_DEF                 (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKCOMPOFFSET_Spare_HSH                 (0x130D87B4)

#define DDRCLKCH0CH1_CR_DDR4CRBSCANDATA_REG                            (0x000087B8)

  #define DDRCLKCH0CH1_CR_DDR4CRBSCANDATA_Spare_OFF                    ( 0)
  #define DDRCLKCH0CH1_CR_DDR4CRBSCANDATA_Spare_WID                    (32)
  #define DDRCLKCH0CH1_CR_DDR4CRBSCANDATA_Spare_MSK                    (0xFFFFFFFF)
  #define DDRCLKCH0CH1_CR_DDR4CRBSCANDATA_Spare_MIN                    (0)
  #define DDRCLKCH0CH1_CR_DDR4CRBSCANDATA_Spare_MAX                    (4294967295) // 0xFFFFFFFF
  #define DDRCLKCH0CH1_CR_DDR4CRBSCANDATA_Spare_DEF                    (0x00000000)
  #define DDRCLKCH0CH1_CR_DDR4CRBSCANDATA_Spare_HSH                    (0x200087B8)

#define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_REG                             (0x000087BC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_CRVALID_OFF                   ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_CRVALID_WID                   ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_CRVALID_MSK                   (0x00000001)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_CRVALID_MIN                   (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_CRVALID_MAX                   (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_CRVALID_DEF                   (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_CRVALID_HSH                   (0x010087BC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_GVPointG2_OFF                 ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_GVPointG2_WID                 ( 2)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_GVPointG2_MSK                 (0x00000006)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_GVPointG2_MIN                 (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_GVPointG2_MAX                 (3) // 0x00000003
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_GVPointG2_DEF                 (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_GVPointG2_HSH                 (0x020187BC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ReplicaOffsetUse_OFF          ( 3)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ReplicaOffsetUse_WID          ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ReplicaOffsetUse_MSK          (0x00000008)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ReplicaOffsetUse_MIN          (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ReplicaOffsetUse_MAX          (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ReplicaOffsetUse_DEF          (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ReplicaOffsetUse_HSH          (0x010387BC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_VTCompOffsetUse_OFF           ( 4)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_VTCompOffsetUse_WID           ( 2)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_VTCompOffsetUse_MSK           (0x00000030)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_VTCompOffsetUse_MIN           (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_VTCompOffsetUse_MAX           (3) // 0x00000003
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_VTCompOffsetUse_DEF           (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_VTCompOffsetUse_HSH           (0x020487BC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ExtOffset_OFF                 ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ExtOffset_WID                 ( 7)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ExtOffset_MSK                 (0x00001FC0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ExtOffset_MIN                 (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ExtOffset_MAX                 (127) // 0x0000007F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ExtOffset_DEF                 (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ExtOffset_HSH                 (0x070687BC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_BiasOffset_OFF                (13)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_BiasOffset_WID                (15)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_BiasOffset_MSK                (0x0FFFE000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_BiasOffset_MIN                (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_BiasOffset_MAX                (32767) // 0x00007FFF
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_BiasOffset_DEF                (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_BiasOffset_HSH                (0x0F0D87BC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ActiveRanks_OFF               (28)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ActiveRanks_WID               ( 4)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ActiveRanks_MSK               (0xF0000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ActiveRanks_MIN               (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ActiveRanks_MAX               (15) // 0x0000000F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ActiveRanks_DEF               (0x00000001)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL0_ActiveRanks_HSH               (0x041C87BC)

#define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_REG                             (0x000087C0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccCodeOvrd_OFF               ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccCodeOvrd_WID               ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccCodeOvrd_MSK               (0x0000003F)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccCodeOvrd_MIN               (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccCodeOvrd_MAX               (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccCodeOvrd_DEF               (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccCodeOvrd_HSH               (0x060087C0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Rank0DccAipCb_OFF             ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Rank0DccAipCb_WID             ( 2)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Rank0DccAipCb_MSK             (0x000000C0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Rank0DccAipCb_MIN             (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Rank0DccAipCb_MAX             (3) // 0x00000003
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Rank0DccAipCb_DEF             (0x00000001)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Rank0DccAipCb_HSH             (0x020687C0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccPtrOvrd_OFF                ( 8)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccPtrOvrd_WID                ( 4)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccPtrOvrd_MSK                (0x00000F00)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccPtrOvrd_MIN                (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccPtrOvrd_MAX                (15) // 0x0000000F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccPtrOvrd_DEF                (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DccPtrOvrd_HSH                (0x040887C0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_RnkPtrOvrd_OFF                (12)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_RnkPtrOvrd_WID                ( 2)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_RnkPtrOvrd_MSK                (0x00003000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_RnkPtrOvrd_MIN                (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_RnkPtrOvrd_MAX                (3) // 0x00000003
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_RnkPtrOvrd_DEF                (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_RnkPtrOvrd_HSH                (0x020C87C0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdDigEnOvrd_OFF              (14)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdDigEnOvrd_WID              ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdDigEnOvrd_MSK              (0x00004000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdDigEnOvrd_MIN              (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdDigEnOvrd_MAX              (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdDigEnOvrd_DEF              (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdDigEnOvrd_HSH              (0x010E87C0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdAnaEnOvrd_OFF              (15)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdAnaEnOvrd_WID              ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdAnaEnOvrd_MSK              (0x00008000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdAnaEnOvrd_MIN              (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdAnaEnOvrd_MAX              (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdAnaEnOvrd_DEF              (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdAnaEnOvrd_HSH              (0x010F87C0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdWindow_OFF                 (16)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdWindow_WID                 (15)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdWindow_MSK                 (0x7FFF0000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdWindow_MIN                 (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdWindow_MAX                 (32767) // 0x00007FFF
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdWindow_DEF                 (0x00000800)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_DcdWindow_HSH                 (0x0F1087C0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Spare_OFF                     (31)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Spare_WID                     ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Spare_MSK                     (0x80000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Spare_MIN                     (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Spare_MAX                     (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Spare_DEF                     (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL1_Spare_HSH                     (0x011F87C0)

#define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_REG                             (0x000087C4)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_StartBinCode_OFF              ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_StartBinCode_WID              ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_StartBinCode_MSK              (0x0000003F)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_StartBinCode_MIN              (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_StartBinCode_MAX              (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_StartBinCode_DEF              (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_StartBinCode_HSH              (0x060087C4)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_CodePtrStartBit_OFF           ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_CodePtrStartBit_WID           ( 3)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_CodePtrStartBit_MSK           (0x000001C0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_CodePtrStartBit_MIN           (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_CodePtrStartBit_MAX           (7) // 0x00000007
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_CodePtrStartBit_DEF           (0x00000005)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_CodePtrStartBit_HSH           (0x030687C4)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccTrshOld_OFF                ( 9)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccTrshOld_WID                (13)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccTrshOld_MSK                (0x003FFE00)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccTrshOld_MIN                (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccTrshOld_MAX                (8191) // 0x00001FFF
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccTrshOld_DEF                (0x00000008)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccTrshOld_HSH                (0x0D0987C4)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DcdCntsStartDiff_OFF          (22)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DcdCntsStartDiff_WID          ( 5)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DcdCntsStartDiff_MSK          (0x07C00000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DcdCntsStartDiff_MIN          (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DcdCntsStartDiff_MAX          (31) // 0x0000001F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DcdCntsStartDiff_DEF          (0x00000003)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DcdCntsStartDiff_HSH          (0x051687C4)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_ClkGateDisable_OFF            (27)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_ClkGateDisable_WID            ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_ClkGateDisable_MSK            (0x08000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_ClkGateDisable_MIN            (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_ClkGateDisable_MAX            (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_ClkGateDisable_DEF            (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_ClkGateDisable_HSH            (0x011B87C4)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccClkViewSelect0_OFF         (28)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccClkViewSelect0_WID         ( 4)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccClkViewSelect0_MSK         (0xF0000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccClkViewSelect0_MIN         (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccClkViewSelect0_MAX         (15) // 0x0000000F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccClkViewSelect0_DEF         (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL2_DccClkViewSelect0_HSH         (0x041C87C4)

#define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_REG                             (0x000087C8)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank0_OFF            ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank0_WID            (11)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank0_MSK            (0x000007FF)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank0_MIN            (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank0_MAX            (2047) // 0x000007FF
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank0_DEF            (0x00000007)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank0_HSH            (0x0B0087C8)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank1_OFF            (11)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank1_WID            ( 9)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank1_MSK            (0x000FF800)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank1_MIN            (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank1_MAX            (511) // 0x000001FF
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank1_DEF            (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank1_HSH            (0x090B87C8)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank2_OFF            (20)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank2_WID            ( 9)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank2_MSK            (0x1FF00000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank2_MIN            (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank2_MAX            (511) // 0x000001FF
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank2_DEF            (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_ActiveDccRank2_HSH            (0x091487C8)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdccupdateoldpath_OFF       (29)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdccupdateoldpath_WID       ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdccupdateoldpath_MSK       (0x20000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdccupdateoldpath_MIN       (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdccupdateoldpath_MAX       (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdccupdateoldpath_DEF       (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdccupdateoldpath_HSH       (0x011D87C8)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdcccfgbypass_OFF           (30)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdcccfgbypass_WID           ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdcccfgbypass_MSK           (0x40000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdcccfgbypass_MIN           (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdcccfgbypass_MAX           (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdcccfgbypass_DEF           (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_clkdcccfgbypass_HSH           (0x011E87C8)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_Spare_OFF                     (31)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_Spare_WID                     ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_Spare_MSK                     (0x80000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_Spare_MIN                     (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_Spare_MAX                     (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_Spare_DEF                     (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL3_Spare_HSH                     (0x011F87C8)

#define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_REG                             (0x000087CC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ActiveDccRank3_OFF            ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ActiveDccRank3_WID            ( 9)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ActiveDccRank3_MSK            (0x000001FF)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ActiveDccRank3_MIN            (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ActiveDccRank3_MAX            (511) // 0x000001FF
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ActiveDccRank3_DEF            (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ActiveDccRank3_HSH            (0x090087CC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_Spare_OFF                     ( 9)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_Spare_WID                     ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_Spare_MSK                     (0x00000200)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_Spare_MIN                     (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_Spare_MAX                     (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_Spare_DEF                     (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_Spare_HSH                     (0x010987CC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp0_OFF          (10)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp0_WID          ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp0_MSK          (0x0000FC00)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp0_MIN          (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp0_MAX          (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp0_DEF          (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp0_HSH          (0x060A87CC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp1_OFF          (16)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp1_WID          ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp1_MSK          (0x003F0000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp1_MIN          (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp1_MAX          (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp1_DEF          (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp1_HSH          (0x061087CC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp2_OFF          (22)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp2_WID          ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp2_MSK          (0x0FC00000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp2_MIN          (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp2_MAX          (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp2_DEF          (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_ReplicaPrev_GVp2_HSH          (0x061687CC)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_DccClkViewSelect1_OFF         (28)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_DccClkViewSelect1_WID         ( 4)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_DccClkViewSelect1_MSK         (0xF0000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_DccClkViewSelect1_MIN         (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_DccClkViewSelect1_MAX         (15) // 0x0000000F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_DccClkViewSelect1_DEF         (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL4_DccClkViewSelect1_HSH         (0x041C87CC)

#define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_REG                             (0x000087D0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_dccclkupdtstepsize_OFF        ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_dccclkupdtstepsize_WID        ( 2)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_dccclkupdtstepsize_MSK        (0x00000003)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_dccclkupdtstepsize_MIN        (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_dccclkupdtstepsize_MAX        (3) // 0x00000003
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_dccclkupdtstepsize_DEF        (0x00000002)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_dccclkupdtstepsize_HSH        (0x020087D0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_vtcompoffsetmsgwren_OFF       ( 2)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_vtcompoffsetmsgwren_WID       ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_vtcompoffsetmsgwren_MSK       (0x00000004)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_vtcompoffsetmsgwren_MIN       (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_vtcompoffsetmsgwren_MAX       (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_vtcompoffsetmsgwren_DEF       (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_vtcompoffsetmsgwren_HSH       (0x010287D0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_ReplicaPrev_GVp3_OFF          ( 3)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_ReplicaPrev_GVp3_WID          ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_ReplicaPrev_GVp3_MSK          (0x000001F8)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_ReplicaPrev_GVp3_MIN          (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_ReplicaPrev_GVp3_MAX          (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_ReplicaPrev_GVp3_DEF          (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_ReplicaPrev_GVp3_HSH          (0x060387D0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_BubbleCntVal_OFF              ( 9)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_BubbleCntVal_WID              ( 5)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_BubbleCntVal_MSK              (0x00003E00)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_BubbleCntVal_MIN              (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_BubbleCntVal_MAX              (31) // 0x0000001F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_BubbleCntVal_DEF              (0x0000000B)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_BubbleCntVal_HSH              (0x050987D0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicSyncVal_OFF      (14)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicSyncVal_WID      ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicSyncVal_MSK      (0x000FC000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicSyncVal_MIN      (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicSyncVal_MAX      (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicSyncVal_DEF      (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicSyncVal_HSH      (0x060E87D0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicCntVal_OFF       (20)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicCntVal_WID       (11)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicCntVal_MSK       (0x7FF00000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicCntVal_MIN       (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicCntVal_MAX       (2047) // 0x000007FF
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicCntVal_DEF       (0x0000010E)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicCntVal_HSH       (0x0B1487D0)

  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicMode_OFF         (31)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicMode_WID         ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicMode_MSK         (0x80000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicMode_MIN         (0)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicMode_MAX         (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicMode_DEF         (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKCONTROL5_DeterministicMode_HSH         (0x011F87D0)

#define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_REG                         (0x000087D4)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_ClkDccDone_OFF            ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_ClkDccDone_WID            ( 3)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_ClkDccDone_MSK            (0x00000007)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_ClkDccDone_MIN            (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_ClkDccDone_MAX            (7) // 0x00000007
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_ClkDccDone_DEF            (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_ClkDccDone_HSH            (0x030087D4)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_Spare_OFF                 ( 3)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_Spare_WID                 (29)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_Spare_MSK                 (0xFFFFFFF8)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_Spare_MIN                 (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_Spare_MAX                 (536870911) // 0x1FFFFFFF
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_Spare_DEF                 (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS0_Spare_HSH                 (0x1D0387D4)

#define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_REG                         (0x000087D8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare0_OFF                ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare0_WID                (10)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare0_MSK                (0x000003FF)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare0_MIN                (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare0_MAX                (1023) // 0x000003FF
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare0_DEF                (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare0_HSH                (0x0A0087D8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_CntDone_OFF               (10)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_CntDone_WID               ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_CntDone_MSK               (0x00000400)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_CntDone_MIN               (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_CntDone_MAX               (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_CntDone_DEF               (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_CntDone_HSH               (0x010A87D8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Dcd_O_Cnt_OFF             (11)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Dcd_O_Cnt_WID             (15)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Dcd_O_Cnt_MSK             (0x03FFF800)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Dcd_O_Cnt_MIN             (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Dcd_O_Cnt_MAX             (32767) // 0x00007FFF
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Dcd_O_Cnt_DEF             (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Dcd_O_Cnt_HSH             (0x0F0B87D8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare1_OFF                (26)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare1_WID                ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare1_MSK                (0x04000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare1_MIN                (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare1_MAX                (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare1_DEF                (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_Spare1_HSH                (0x011A87D8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_BinFsmCurrState_OFF       (27)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_BinFsmCurrState_WID       ( 5)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_BinFsmCurrState_MSK       (0xF8000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_BinFsmCurrState_MIN       (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_BinFsmCurrState_MAX       (31) // 0x0000001F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_BinFsmCurrState_DEF       (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS1_BinFsmCurrState_HSH       (0x051B87D8)

#define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_REG                         (0x000087DC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_AuxCnt_OFF                ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_AuxCnt_WID                (16)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_AuxCnt_MSK                (0x0000FFFF)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_AuxCnt_MIN                (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_AuxCnt_MAX                (65535) // 0x0000FFFF
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_AuxCnt_DEF                (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_AuxCnt_HSH                (0x100087DC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_ReplicaOffset_OFF         (16)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_ReplicaOffset_WID         ( 7)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_ReplicaOffset_MSK         (0x007F0000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_ReplicaOffset_MIN         (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_ReplicaOffset_MAX         (127) // 0x0000007F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_ReplicaOffset_DEF         (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_ReplicaOffset_HSH         (0x071087DC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_VTCompOffset_OFF          (23)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_VTCompOffset_WID          ( 7)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_VTCompOffset_MSK          (0x3F800000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_VTCompOffset_MIN          (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_VTCompOffset_MAX          (127) // 0x0000007F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_VTCompOffset_DEF          (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_VTCompOffset_HSH          (0x071787DC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_Spare_OFF                 (30)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_Spare_WID                 ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_Spare_MSK                 (0x40000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_Spare_MIN                 (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_Spare_MAX                 (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_Spare_DEF                 (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_Spare_HSH                 (0x011E87DC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_CRVALID_OFF               (31)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_CRVALID_WID               ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_CRVALID_MSK               (0x80000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_CRVALID_MIN               (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_CRVALID_MAX               (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_CRVALID_DEF               (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINSTATUS2_CRVALID_HSH               (0x011F87DC)

#define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_REG                       (0x000087E0)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_DccConvergeErr_OFF      ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_DccConvergeErr_WID      (11)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_DccConvergeErr_MSK      (0x000007FF)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_DccConvergeErr_MIN      (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_DccConvergeErr_MAX      (2047) // 0x000007FF
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_DccConvergeErr_DEF      (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_DccConvergeErr_HSH      (0x0B0087E0)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_MaxConvergeErr_OFF      (11)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_MaxConvergeErr_WID      (17)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_MaxConvergeErr_MSK      (0x0FFFF800)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_MaxConvergeErr_MIN      (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_MaxConvergeErr_MAX      (131071) // 0x0001FFFF
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_MaxConvergeErr_DEF      (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_MaxConvergeErr_HSH      (0x110B87E0)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_Spare_OFF               (28)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_Spare_WID               ( 4)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_Spare_MSK               (0xF0000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_Spare_MIN               (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_Spare_MAX               (15) // 0x0000000F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_Spare_DEF               (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINERRSTATUS_Spare_HSH               (0x041C87E0)

#define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_REG                        (0x000087E4)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp0_OFF    ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp0_WID    ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp0_MSK    (0x0000003F)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp0_MIN    (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp0_MAX    (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp0_DEF    (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp0_HSH    (0x060087E4)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp1_OFF    ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp1_WID    ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp1_MSK    (0x00000FC0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp1_MIN    (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp1_MAX    (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp1_DEF    (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp1_HSH    (0x060687E4)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp2_OFF    (12)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp2_WID    ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp2_MSK    (0x0003F000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp2_MIN    (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp2_MAX    (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp2_DEF    (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp2_HSH    (0x060C87E4)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp3_OFF    (18)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp3_WID    ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp3_MSK    (0x00FC0000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp3_MIN    (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp3_MAX    (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp3_DEF    (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaTrain_GVp3_HSH    (0x061287E4)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaOffsetPrev_OFF    (24)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaOffsetPrev_WID    ( 7)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaOffsetPrev_MSK    (0x7F000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaOffsetPrev_MIN    (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaOffsetPrev_MAX    (127) // 0x0000007F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaOffsetPrev_DEF    (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_ReplicaOffsetPrev_HSH    (0x071887E4)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_CRVALID_OFF              (31)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_CRVALID_WID              ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_CRVALID_MSK              (0x80000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_CRVALID_MIN              (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_CRVALID_MAX              (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_CRVALID_DEF              (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINREPLICA0_CRVALID_HSH              (0x011F87E4)

#define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_REG                            (0x000087E8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk0DccVal_OFF               ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk0DccVal_WID               ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk0DccVal_MSK               (0x0000003F)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk0DccVal_MIN               (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk0DccVal_MAX               (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk0DccVal_DEF               (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk0DccVal_HSH               (0x060087E8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk1DccVal_OFF               ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk1DccVal_WID               ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk1DccVal_MSK               (0x00000FC0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk1DccVal_MIN               (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk1DccVal_MAX               (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk1DccVal_DEF               (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Clk1DccVal_HSH               (0x060687E8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Spare_OFF                    (12)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Spare_WID                    (17)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Spare_MSK                    (0x1FFFF000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Spare_MIN                    (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Spare_MAX                    (131071) // 0x0001FFFF
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Spare_DEF                    (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Spare_HSH                    (0x110C87E8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_CRVALID_OFF                  (29)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_CRVALID_WID                  ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_CRVALID_MSK                  (0x20000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_CRVALID_MIN                  (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_CRVALID_MAX                  (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_CRVALID_DEF                  (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_CRVALID_HSH                  (0x011D87E8)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Rank1DccAipCb_OFF            (30)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Rank1DccAipCb_WID            ( 2)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Rank1DccAipCb_MSK            (0xC0000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Rank1DccAipCb_MIN            (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Rank1DccAipCb_MAX            (3) // 0x00000003
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Rank1DccAipCb_DEF            (0x00000001)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL0_Rank1DccAipCb_HSH            (0x021E87E8)

#define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_REG                            (0x000087EC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_ReplicaShadowDccVal_OFF      ( 0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_ReplicaShadowDccVal_WID      ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_ReplicaShadowDccVal_MSK      (0x0000003F)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_ReplicaShadowDccVal_MIN      (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_ReplicaShadowDccVal_MAX      (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_ReplicaShadowDccVal_DEF      (0x00000020)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_ReplicaShadowDccVal_HSH      (0x060087EC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_Spare_OFF                    ( 6)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_Spare_WID                    (20)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_Spare_MSK                    (0x03FFFFC0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_Spare_MIN                    (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_Spare_MAX                    (1048575) // 0x000FFFFF
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_Spare_DEF                    (0x00000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_Spare_HSH                    (0x140687EC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_binfsmsteptosavecnts_OFF     (26)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_binfsmsteptosavecnts_WID     ( 3)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_binfsmsteptosavecnts_MSK     (0x1C000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_binfsmsteptosavecnts_MIN     (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_binfsmsteptosavecnts_MAX     (7) // 0x00000007
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_binfsmsteptosavecnts_DEF     (0x00000005)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_binfsmsteptosavecnts_HSH     (0x031A87EC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_savecntsatchosenbinstep_OFF  (29)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_savecntsatchosenbinstep_WID  ( 1)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_savecntsatchosenbinstep_MSK  (0x20000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_savecntsatchosenbinstep_MIN  (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_savecntsatchosenbinstep_MAX  (1) // 0x00000001
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_savecntsatchosenbinstep_DEF  (0x00000001)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_savecntsatchosenbinstep_HSH  (0x011D87EC)

  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_RepDccAipCb_OFF              (30)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_RepDccAipCb_WID              ( 2)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_RepDccAipCb_MSK              (0xC0000000)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_RepDccAipCb_MIN              (0)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_RepDccAipCb_MAX              (3) // 0x00000003
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_RepDccAipCb_DEF              (0x00000001)
  #define DDRCLKCH0CH1_CR_DCCCLKTRAINVAL1_RepDccAipCb_HSH              (0x021E87EC)

#define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_REG                        (0x000087F0)

  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_ClkTcoComp_OFF           ( 0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_ClkTcoComp_WID           ( 6)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_ClkTcoComp_MSK           (0x0000003F)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_ClkTcoComp_MIN           (0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_ClkTcoComp_MAX           (63) // 0x0000003F
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_ClkTcoComp_DEF           (0x00000020)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_ClkTcoComp_HSH           (0x060087F0)

  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_Spare_OFF                ( 6)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_Spare_WID                (26)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_Spare_MSK                (0xFFFFFFC0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_Spare_MIN                (0)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_Spare_MAX                (67108863) // 0x03FFFFFF
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_Spare_DEF                (0x00000000)
  #define DDRCLKCH0CH1_CR_DDRCRCLKTCOCONTROL0_Spare_HSH                (0x1A0687F0)

#define DDR_CR_MASTERDLLCFG_REG                                        (0x00008880)

  #define DDR_CR_MASTERDLLCFG_LockThresh_OFF                           ( 0)
  #define DDR_CR_MASTERDLLCFG_LockThresh_WID                           ( 3)
  #define DDR_CR_MASTERDLLCFG_LockThresh_MSK                           (0x00000007)
  #define DDR_CR_MASTERDLLCFG_LockThresh_MIN                           (0)
  #define DDR_CR_MASTERDLLCFG_LockThresh_MAX                           (7) // 0x00000007
  #define DDR_CR_MASTERDLLCFG_LockThresh_DEF                           (0x00000004)
  #define DDR_CR_MASTERDLLCFG_LockThresh_HSH                           (0x03008880)

  #define DDR_CR_MASTERDLLCFG_LockCtr_OFF                              ( 3)
  #define DDR_CR_MASTERDLLCFG_LockCtr_WID                              ( 2)
  #define DDR_CR_MASTERDLLCFG_LockCtr_MSK                              (0x00000018)
  #define DDR_CR_MASTERDLLCFG_LockCtr_MIN                              (0)
  #define DDR_CR_MASTERDLLCFG_LockCtr_MAX                              (3) // 0x00000003
  #define DDR_CR_MASTERDLLCFG_LockCtr_DEF                              (0x00000000)
  #define DDR_CR_MASTERDLLCFG_LockCtr_HSH                              (0x02038880)

  #define DDR_CR_MASTERDLLCFG_VctrlDischRate_OFF                       ( 5)
  #define DDR_CR_MASTERDLLCFG_VctrlDischRate_WID                       ( 2)
  #define DDR_CR_MASTERDLLCFG_VctrlDischRate_MSK                       (0x00000060)
  #define DDR_CR_MASTERDLLCFG_VctrlDischRate_MIN                       (0)
  #define DDR_CR_MASTERDLLCFG_VctrlDischRate_MAX                       (3) // 0x00000003
  #define DDR_CR_MASTERDLLCFG_VctrlDischRate_DEF                       (0x00000000)
  #define DDR_CR_MASTERDLLCFG_VctrlDischRate_HSH                       (0x02058880)

  #define DDR_CR_MASTERDLLCFG_SelVctrlHi_OFF                           ( 7)
  #define DDR_CR_MASTERDLLCFG_SelVctrlHi_WID                           ( 1)
  #define DDR_CR_MASTERDLLCFG_SelVctrlHi_MSK                           (0x00000080)
  #define DDR_CR_MASTERDLLCFG_SelVctrlHi_MIN                           (0)
  #define DDR_CR_MASTERDLLCFG_SelVctrlHi_MAX                           (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_SelVctrlHi_DEF                           (0x00000000)
  #define DDR_CR_MASTERDLLCFG_SelVctrlHi_HSH                           (0x01078880)

  #define DDR_CR_MASTERDLLCFG_StartupCntSel_OFF                        ( 8)
  #define DDR_CR_MASTERDLLCFG_StartupCntSel_WID                        ( 1)
  #define DDR_CR_MASTERDLLCFG_StartupCntSel_MSK                        (0x00000100)
  #define DDR_CR_MASTERDLLCFG_StartupCntSel_MIN                        (0)
  #define DDR_CR_MASTERDLLCFG_StartupCntSel_MAX                        (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_StartupCntSel_DEF                        (0x00000000)
  #define DDR_CR_MASTERDLLCFG_StartupCntSel_HSH                        (0x01088880)

  #define DDR_CR_MASTERDLLCFG_LockSel_OFF                              ( 9)
  #define DDR_CR_MASTERDLLCFG_LockSel_WID                              ( 2)
  #define DDR_CR_MASTERDLLCFG_LockSel_MSK                              (0x00000600)
  #define DDR_CR_MASTERDLLCFG_LockSel_MIN                              (0)
  #define DDR_CR_MASTERDLLCFG_LockSel_MAX                              (3) // 0x00000003
  #define DDR_CR_MASTERDLLCFG_LockSel_DEF                              (0x00000000)
  #define DDR_CR_MASTERDLLCFG_LockSel_HSH                              (0x02098880)

  #define DDR_CR_MASTERDLLCFG_RstOvrd_OFF                              (11)
  #define DDR_CR_MASTERDLLCFG_RstOvrd_WID                              ( 1)
  #define DDR_CR_MASTERDLLCFG_RstOvrd_MSK                              (0x00000800)
  #define DDR_CR_MASTERDLLCFG_RstOvrd_MIN                              (0)
  #define DDR_CR_MASTERDLLCFG_RstOvrd_MAX                              (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_RstOvrd_DEF                              (0x00000000)
  #define DDR_CR_MASTERDLLCFG_RstOvrd_HSH                              (0x010B8880)

  #define DDR_CR_MASTERDLLCFG_SelRstOvrd_OFF                           (12)
  #define DDR_CR_MASTERDLLCFG_SelRstOvrd_WID                           ( 1)
  #define DDR_CR_MASTERDLLCFG_SelRstOvrd_MSK                           (0x00001000)
  #define DDR_CR_MASTERDLLCFG_SelRstOvrd_MIN                           (0)
  #define DDR_CR_MASTERDLLCFG_SelRstOvrd_MAX                           (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_SelRstOvrd_DEF                           (0x00000000)
  #define DDR_CR_MASTERDLLCFG_SelRstOvrd_HSH                           (0x010C8880)

  #define DDR_CR_MASTERDLLCFG_TimeOutOvrd_OFF                          (13)
  #define DDR_CR_MASTERDLLCFG_TimeOutOvrd_WID                          ( 1)
  #define DDR_CR_MASTERDLLCFG_TimeOutOvrd_MSK                          (0x00002000)
  #define DDR_CR_MASTERDLLCFG_TimeOutOvrd_MIN                          (0)
  #define DDR_CR_MASTERDLLCFG_TimeOutOvrd_MAX                          (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_TimeOutOvrd_DEF                          (0x00000000)
  #define DDR_CR_MASTERDLLCFG_TimeOutOvrd_HSH                          (0x010D8880)

  #define DDR_CR_MASTERDLLCFG_SelTimeOutOvrd_OFF                       (14)
  #define DDR_CR_MASTERDLLCFG_SelTimeOutOvrd_WID                       ( 1)
  #define DDR_CR_MASTERDLLCFG_SelTimeOutOvrd_MSK                       (0x00004000)
  #define DDR_CR_MASTERDLLCFG_SelTimeOutOvrd_MIN                       (0)
  #define DDR_CR_MASTERDLLCFG_SelTimeOutOvrd_MAX                       (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_SelTimeOutOvrd_DEF                       (0x00000000)
  #define DDR_CR_MASTERDLLCFG_SelTimeOutOvrd_HSH                       (0x010E8880)

  #define DDR_CR_MASTERDLLCFG_ClkGateOvrd_OFF                          (15)
  #define DDR_CR_MASTERDLLCFG_ClkGateOvrd_WID                          ( 1)
  #define DDR_CR_MASTERDLLCFG_ClkGateOvrd_MSK                          (0x00008000)
  #define DDR_CR_MASTERDLLCFG_ClkGateOvrd_MIN                          (0)
  #define DDR_CR_MASTERDLLCFG_ClkGateOvrd_MAX                          (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_ClkGateOvrd_DEF                          (0x00000000)
  #define DDR_CR_MASTERDLLCFG_ClkGateOvrd_HSH                          (0x010F8880)

  #define DDR_CR_MASTERDLLCFG_LockOvrd_OFF                             (16)
  #define DDR_CR_MASTERDLLCFG_LockOvrd_WID                             ( 1)
  #define DDR_CR_MASTERDLLCFG_LockOvrd_MSK                             (0x00010000)
  #define DDR_CR_MASTERDLLCFG_LockOvrd_MIN                             (0)
  #define DDR_CR_MASTERDLLCFG_LockOvrd_MAX                             (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_LockOvrd_DEF                             (0x00000000)
  #define DDR_CR_MASTERDLLCFG_LockOvrd_HSH                             (0x01108880)

  #define DDR_CR_MASTERDLLCFG_SelLockOvrd_OFF                          (17)
  #define DDR_CR_MASTERDLLCFG_SelLockOvrd_WID                          ( 1)
  #define DDR_CR_MASTERDLLCFG_SelLockOvrd_MSK                          (0x00020000)
  #define DDR_CR_MASTERDLLCFG_SelLockOvrd_MIN                          (0)
  #define DDR_CR_MASTERDLLCFG_SelLockOvrd_MAX                          (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_SelLockOvrd_DEF                          (0x00000000)
  #define DDR_CR_MASTERDLLCFG_SelLockOvrd_HSH                          (0x01118880)

  #define DDR_CR_MASTERDLLCFG_OpenLoopOvrd_OFF                         (18)
  #define DDR_CR_MASTERDLLCFG_OpenLoopOvrd_WID                         ( 1)
  #define DDR_CR_MASTERDLLCFG_OpenLoopOvrd_MSK                         (0x00040000)
  #define DDR_CR_MASTERDLLCFG_OpenLoopOvrd_MIN                         (0)
  #define DDR_CR_MASTERDLLCFG_OpenLoopOvrd_MAX                         (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_OpenLoopOvrd_DEF                         (0x00000000)
  #define DDR_CR_MASTERDLLCFG_OpenLoopOvrd_HSH                         (0x01128880)

  #define DDR_CR_MASTERDLLCFG_SelOpenLoopOvrd_OFF                      (19)
  #define DDR_CR_MASTERDLLCFG_SelOpenLoopOvrd_WID                      ( 1)
  #define DDR_CR_MASTERDLLCFG_SelOpenLoopOvrd_MSK                      (0x00080000)
  #define DDR_CR_MASTERDLLCFG_SelOpenLoopOvrd_MIN                      (0)
  #define DDR_CR_MASTERDLLCFG_SelOpenLoopOvrd_MAX                      (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_SelOpenLoopOvrd_DEF                      (0x00000000)
  #define DDR_CR_MASTERDLLCFG_SelOpenLoopOvrd_HSH                      (0x01138880)

  #define DDR_CR_MASTERDLLCFG_WkLockEnOvrd_OFF                         (20)
  #define DDR_CR_MASTERDLLCFG_WkLockEnOvrd_WID                         ( 1)
  #define DDR_CR_MASTERDLLCFG_WkLockEnOvrd_MSK                         (0x00100000)
  #define DDR_CR_MASTERDLLCFG_WkLockEnOvrd_MIN                         (0)
  #define DDR_CR_MASTERDLLCFG_WkLockEnOvrd_MAX                         (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_WkLockEnOvrd_DEF                         (0x00000000)
  #define DDR_CR_MASTERDLLCFG_WkLockEnOvrd_HSH                         (0x01148880)

  #define DDR_CR_MASTERDLLCFG_SelWkLockEnOvrd_OFF                      (21)
  #define DDR_CR_MASTERDLLCFG_SelWkLockEnOvrd_WID                      ( 1)
  #define DDR_CR_MASTERDLLCFG_SelWkLockEnOvrd_MSK                      (0x00200000)
  #define DDR_CR_MASTERDLLCFG_SelWkLockEnOvrd_MIN                      (0)
  #define DDR_CR_MASTERDLLCFG_SelWkLockEnOvrd_MAX                      (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_SelWkLockEnOvrd_DEF                      (0x00000000)
  #define DDR_CR_MASTERDLLCFG_SelWkLockEnOvrd_HSH                      (0x01158880)

  #define DDR_CR_MASTERDLLCFG_CfdlDis_OFF                              (22)
  #define DDR_CR_MASTERDLLCFG_CfdlDis_WID                              ( 1)
  #define DDR_CR_MASTERDLLCFG_CfdlDis_MSK                              (0x00400000)
  #define DDR_CR_MASTERDLLCFG_CfdlDis_MIN                              (0)
  #define DDR_CR_MASTERDLLCFG_CfdlDis_MAX                              (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_CfdlDis_DEF                              (0x00000000)
  #define DDR_CR_MASTERDLLCFG_CfdlDis_HSH                              (0x01168880)

  #define DDR_CR_MASTERDLLCFG_DftEn_OFF                                (23)
  #define DDR_CR_MASTERDLLCFG_DftEn_WID                                ( 1)
  #define DDR_CR_MASTERDLLCFG_DftEn_MSK                                (0x00800000)
  #define DDR_CR_MASTERDLLCFG_DftEn_MIN                                (0)
  #define DDR_CR_MASTERDLLCFG_DftEn_MAX                                (1) // 0x00000001
  #define DDR_CR_MASTERDLLCFG_DftEn_DEF                                (0x00000000)
  #define DDR_CR_MASTERDLLCFG_DftEn_HSH                                (0x01178880)

  #define DDR_CR_MASTERDLLCFG_spare0_OFF                               (24)
  #define DDR_CR_MASTERDLLCFG_spare0_WID                               ( 8)
  #define DDR_CR_MASTERDLLCFG_spare0_MSK                               (0xFF000000)
  #define DDR_CR_MASTERDLLCFG_spare0_MIN                               (0)
  #define DDR_CR_MASTERDLLCFG_spare0_MAX                               (255) // 0x000000FF
  #define DDR_CR_MASTERDLLCFG_spare0_DEF                               (0x00000000)
  #define DDR_CR_MASTERDLLCFG_spare0_HSH                               (0x08188880)

#define DDR_CR_CBTUNE0_REG                                             (0x00008884)

  #define DDR_CR_CBTUNE0_DllBWEn_OFF                                   ( 0)
  #define DDR_CR_CBTUNE0_DllBWEn_WID                                   (32)
  #define DDR_CR_CBTUNE0_DllBWEn_MSK                                   (0xFFFFFFFF)
  #define DDR_CR_CBTUNE0_DllBWEn_MIN                                   (0)
  #define DDR_CR_CBTUNE0_DllBWEn_MAX                                   (4294967295) // 0xFFFFFFFF
  #define DDR_CR_CBTUNE0_DllBWEn_DEF                                   (0xFDB86521)
  #define DDR_CR_CBTUNE0_DllBWEn_HSH                                   (0x20008884)

#define DDR_CR_CBTUNE1_REG                                             (0x00008888)

  #define DDR_CR_CBTUNE1_PiCbEn_OFF                                    ( 0)
  #define DDR_CR_CBTUNE1_PiCbEn_WID                                    (24)
  #define DDR_CR_CBTUNE1_PiCbEn_MSK                                    (0x00FFFFFF)
  #define DDR_CR_CBTUNE1_PiCbEn_MIN                                    (0)
  #define DDR_CR_CBTUNE1_PiCbEn_MAX                                    (16777215) // 0x00FFFFFF
  #define DDR_CR_CBTUNE1_PiCbEn_DEF                                    (0x00249492)
  #define DDR_CR_CBTUNE1_PiCbEn_HSH                                    (0x18008888)

  #define DDR_CR_CBTUNE1_CbEnRsvd_OFF                                  (24)
  #define DDR_CR_CBTUNE1_CbEnRsvd_WID                                  ( 3)
  #define DDR_CR_CBTUNE1_CbEnRsvd_MSK                                  (0x07000000)
  #define DDR_CR_CBTUNE1_CbEnRsvd_MIN                                  (0)
  #define DDR_CR_CBTUNE1_CbEnRsvd_MAX                                  (7) // 0x00000007
  #define DDR_CR_CBTUNE1_CbEnRsvd_DEF                                  (0x00000000)
  #define DDR_CR_CBTUNE1_CbEnRsvd_HSH                                  (0x03188888)

  #define DDR_CR_CBTUNE1_CbEnDllFuse_OFF                               (27)
  #define DDR_CR_CBTUNE1_CbEnDllFuse_WID                               ( 3)
  #define DDR_CR_CBTUNE1_CbEnDllFuse_MSK                               (0x38000000)
  #define DDR_CR_CBTUNE1_CbEnDllFuse_MIN                               (0)
  #define DDR_CR_CBTUNE1_CbEnDllFuse_MAX                               (7) // 0x00000007
  #define DDR_CR_CBTUNE1_CbEnDllFuse_DEF                               (0x00000002)
  #define DDR_CR_CBTUNE1_CbEnDllFuse_HSH                               (0x031B8888)

  #define DDR_CR_CBTUNE1_Spare_OFF                                     (30)
  #define DDR_CR_CBTUNE1_Spare_WID                                     ( 2)
  #define DDR_CR_CBTUNE1_Spare_MSK                                     (0xC0000000)
  #define DDR_CR_CBTUNE1_Spare_MIN                                     (0)
  #define DDR_CR_CBTUNE1_Spare_MAX                                     (3) // 0x00000003
  #define DDR_CR_CBTUNE1_Spare_DEF                                     (0x00000000)
  #define DDR_CR_CBTUNE1_Spare_HSH                                     (0x021E8888)

#define DDR_CR_ADCCFG_REG                                              (0x0000888C)

  #define DDR_CR_ADCCFG_ADC_frz_OFF                                    ( 0)
  #define DDR_CR_ADCCFG_ADC_frz_WID                                    ( 1)
  #define DDR_CR_ADCCFG_ADC_frz_MSK                                    (0x00000001)
  #define DDR_CR_ADCCFG_ADC_frz_MIN                                    (0)
  #define DDR_CR_ADCCFG_ADC_frz_MAX                                    (1) // 0x00000001
  #define DDR_CR_ADCCFG_ADC_frz_DEF                                    (0x00000000)
  #define DDR_CR_ADCCFG_ADC_frz_HSH                                    (0x0100888C)

  #define DDR_CR_ADCCFG_ADC_en_OFF                                     ( 1)
  #define DDR_CR_ADCCFG_ADC_en_WID                                     ( 1)
  #define DDR_CR_ADCCFG_ADC_en_MSK                                     (0x00000002)
  #define DDR_CR_ADCCFG_ADC_en_MIN                                     (0)
  #define DDR_CR_ADCCFG_ADC_en_MAX                                     (1) // 0x00000001
  #define DDR_CR_ADCCFG_ADC_en_DEF                                     (0x00000000)
  #define DDR_CR_ADCCFG_ADC_en_HSH                                     (0x0101888C)

  #define DDR_CR_ADCCFG_ADCclkdiv_OFF                                  ( 2)
  #define DDR_CR_ADCCFG_ADCclkdiv_WID                                  ( 2)
  #define DDR_CR_ADCCFG_ADCclkdiv_MSK                                  (0x0000000C)
  #define DDR_CR_ADCCFG_ADCclkdiv_MIN                                  (0)
  #define DDR_CR_ADCCFG_ADCclkdiv_MAX                                  (3) // 0x00000003
  #define DDR_CR_ADCCFG_ADCclkdiv_DEF                                  (0x00000000)
  #define DDR_CR_ADCCFG_ADCclkdiv_HSH                                  (0x0202888C)

  #define DDR_CR_ADCCFG_ADCstartcount_OFF                              ( 4)
  #define DDR_CR_ADCCFG_ADCstartcount_WID                              ( 2)
  #define DDR_CR_ADCCFG_ADCstartcount_MSK                              (0x00000030)
  #define DDR_CR_ADCCFG_ADCstartcount_MIN                              (0)
  #define DDR_CR_ADCCFG_ADCstartcount_MAX                              (3) // 0x00000003
  #define DDR_CR_ADCCFG_ADCstartcount_DEF                              (0x00000000)
  #define DDR_CR_ADCCFG_ADCstartcount_HSH                              (0x0204888C)

  #define DDR_CR_ADCCFG_ADCChopEn_OFF                                  ( 6)
  #define DDR_CR_ADCCFG_ADCChopEn_WID                                  ( 1)
  #define DDR_CR_ADCCFG_ADCChopEn_MSK                                  (0x00000040)
  #define DDR_CR_ADCCFG_ADCChopEn_MIN                                  (0)
  #define DDR_CR_ADCCFG_ADCChopEn_MAX                                  (1) // 0x00000001
  #define DDR_CR_ADCCFG_ADCChopEn_DEF                                  (0x00000000)
  #define DDR_CR_ADCCFG_ADCChopEn_HSH                                  (0x0106888C)

  #define DDR_CR_ADCCFG_Spare_OFF                                      ( 7)
  #define DDR_CR_ADCCFG_Spare_WID                                      (25)
  #define DDR_CR_ADCCFG_Spare_MSK                                      (0xFFFFFF80)
  #define DDR_CR_ADCCFG_Spare_MIN                                      (0)
  #define DDR_CR_ADCCFG_Spare_MAX                                      (33554431) // 0x01FFFFFF
  #define DDR_CR_ADCCFG_Spare_DEF                                      (0x00000000)
  #define DDR_CR_ADCCFG_Spare_HSH                                      (0x1907888C)

#define DDR_CR_CBTUNE2_REG                                             (0x00008890)

  #define DDR_CR_CBTUNE2_DllCbEn_OFF                                   ( 0)
  #define DDR_CR_CBTUNE2_DllCbEn_WID                                   (16)
  #define DDR_CR_CBTUNE2_DllCbEn_MSK                                   (0x0000FFFF)
  #define DDR_CR_CBTUNE2_DllCbEn_MIN                                   (0)
  #define DDR_CR_CBTUNE2_DllCbEn_MAX                                   (65535) // 0x0000FFFF
  #define DDR_CR_CBTUNE2_DllCbEn_DEF                                   (0x00000000)
  #define DDR_CR_CBTUNE2_DllCbEn_HSH                                   (0x10008890)

  #define DDR_CR_CBTUNE2_Spare_OFF                                     (16)
  #define DDR_CR_CBTUNE2_Spare_WID                                     (16)
  #define DDR_CR_CBTUNE2_Spare_MSK                                     (0xFFFF0000)
  #define DDR_CR_CBTUNE2_Spare_MIN                                     (0)
  #define DDR_CR_CBTUNE2_Spare_MAX                                     (65535) // 0x0000FFFF
  #define DDR_CR_CBTUNE2_Spare_DEF                                     (0x00000000)
  #define DDR_CR_CBTUNE2_Spare_HSH                                     (0x10108890)

#define DDR_CR_PIDFTDLY_REG                                            (0x00008898)

  #define DDR_CR_PIDFTDLY_PiDftDelay_OFF                               ( 0)
  #define DDR_CR_PIDFTDLY_PiDftDelay_WID                               ( 7)
  #define DDR_CR_PIDFTDLY_PiDftDelay_MSK                               (0x0000007F)
  #define DDR_CR_PIDFTDLY_PiDftDelay_MIN                               (0)
  #define DDR_CR_PIDFTDLY_PiDftDelay_MAX                               (127) // 0x0000007F
  #define DDR_CR_PIDFTDLY_PiDftDelay_DEF                               (0x00000000)
  #define DDR_CR_PIDFTDLY_PiDftDelay_HSH                               (0x07008898)

  #define DDR_CR_PIDFTDLY_Ch0PiEnOvrd_OFF                              ( 7)
  #define DDR_CR_PIDFTDLY_Ch0PiEnOvrd_WID                              ( 1)
  #define DDR_CR_PIDFTDLY_Ch0PiEnOvrd_MSK                              (0x00000080)
  #define DDR_CR_PIDFTDLY_Ch0PiEnOvrd_MIN                              (0)
  #define DDR_CR_PIDFTDLY_Ch0PiEnOvrd_MAX                              (1) // 0x00000001
  #define DDR_CR_PIDFTDLY_Ch0PiEnOvrd_DEF                              (0x00000000)
  #define DDR_CR_PIDFTDLY_Ch0PiEnOvrd_HSH                              (0x01078898)

  #define DDR_CR_PIDFTDLY_Ch1PiEnOvrd_OFF                              ( 8)
  #define DDR_CR_PIDFTDLY_Ch1PiEnOvrd_WID                              ( 1)
  #define DDR_CR_PIDFTDLY_Ch1PiEnOvrd_MSK                              (0x00000100)
  #define DDR_CR_PIDFTDLY_Ch1PiEnOvrd_MIN                              (0)
  #define DDR_CR_PIDFTDLY_Ch1PiEnOvrd_MAX                              (1) // 0x00000001
  #define DDR_CR_PIDFTDLY_Ch1PiEnOvrd_DEF                              (0x00000000)
  #define DDR_CR_PIDFTDLY_Ch1PiEnOvrd_HSH                              (0x01088898)

  #define DDR_CR_PIDFTDLY_Ch0PiDFTEn_OFF                               ( 9)
  #define DDR_CR_PIDFTDLY_Ch0PiDFTEn_WID                               ( 1)
  #define DDR_CR_PIDFTDLY_Ch0PiDFTEn_MSK                               (0x00000200)
  #define DDR_CR_PIDFTDLY_Ch0PiDFTEn_MIN                               (0)
  #define DDR_CR_PIDFTDLY_Ch0PiDFTEn_MAX                               (1) // 0x00000001
  #define DDR_CR_PIDFTDLY_Ch0PiDFTEn_DEF                               (0x00000000)
  #define DDR_CR_PIDFTDLY_Ch0PiDFTEn_HSH                               (0x01098898)

  #define DDR_CR_PIDFTDLY_Ch1PiDFTEn_OFF                               (10)
  #define DDR_CR_PIDFTDLY_Ch1PiDFTEn_WID                               ( 1)
  #define DDR_CR_PIDFTDLY_Ch1PiDFTEn_MSK                               (0x00000400)
  #define DDR_CR_PIDFTDLY_Ch1PiDFTEn_MIN                               (0)
  #define DDR_CR_PIDFTDLY_Ch1PiDFTEn_MAX                               (1) // 0x00000001
  #define DDR_CR_PIDFTDLY_Ch1PiDFTEn_DEF                               (0x00000000)
  #define DDR_CR_PIDFTDLY_Ch1PiDFTEn_HSH                               (0x010A8898)

  #define DDR_CR_PIDFTDLY_Spare_OFF                                    (11)
  #define DDR_CR_PIDFTDLY_Spare_WID                                    ( 4)
  #define DDR_CR_PIDFTDLY_Spare_MSK                                    (0x00007800)
  #define DDR_CR_PIDFTDLY_Spare_MIN                                    (0)
  #define DDR_CR_PIDFTDLY_Spare_MAX                                    (15) // 0x0000000F
  #define DDR_CR_PIDFTDLY_Spare_DEF                                    (0x00000000)
  #define DDR_CR_PIDFTDLY_Spare_HSH                                    (0x040B8898)

  #define DDR_CR_PIDFTDLY_RefPiOvrd_OFF                                (15)
  #define DDR_CR_PIDFTDLY_RefPiOvrd_WID                                ( 1)
  #define DDR_CR_PIDFTDLY_RefPiOvrd_MSK                                (0x00008000)
  #define DDR_CR_PIDFTDLY_RefPiOvrd_MIN                                (0)
  #define DDR_CR_PIDFTDLY_RefPiOvrd_MAX                                (1) // 0x00000001
  #define DDR_CR_PIDFTDLY_RefPiOvrd_DEF                                (0x00000000)
  #define DDR_CR_PIDFTDLY_RefPiOvrd_HSH                                (0x010F8898)

  #define DDR_CR_PIDFTDLY_Rsvd_OFF                                     (16)
  #define DDR_CR_PIDFTDLY_Rsvd_WID                                     (16)
  #define DDR_CR_PIDFTDLY_Rsvd_MSK                                     (0xFFFF0000)
  #define DDR_CR_PIDFTDLY_Rsvd_MIN                                     (0)
  #define DDR_CR_PIDFTDLY_Rsvd_MAX                                     (65535) // 0x0000FFFF
  #define DDR_CR_PIDFTDLY_Rsvd_DEF                                     (0x00000000)
  #define DDR_CR_PIDFTDLY_Rsvd_HSH                                     (0x10108898)

#define DDR_CR_DLLPITESTANDADC_REG                                     (0x0000889C)

  #define DDR_CR_DLLPITESTANDADC_RunTest_OFF                           ( 0)
  #define DDR_CR_DLLPITESTANDADC_RunTest_WID                           ( 1)
  #define DDR_CR_DLLPITESTANDADC_RunTest_MSK                           (0x00000001)
  #define DDR_CR_DLLPITESTANDADC_RunTest_MIN                           (0)
  #define DDR_CR_DLLPITESTANDADC_RunTest_MAX                           (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_RunTest_DEF                           (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_RunTest_HSH                           (0x0100889C)

  #define DDR_CR_DLLPITESTANDADC_Load_OFF                              ( 1)
  #define DDR_CR_DLLPITESTANDADC_Load_WID                              ( 1)
  #define DDR_CR_DLLPITESTANDADC_Load_MSK                              (0x00000002)
  #define DDR_CR_DLLPITESTANDADC_Load_MIN                              (0)
  #define DDR_CR_DLLPITESTANDADC_Load_MAX                              (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_Load_DEF                              (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_Load_HSH                              (0x0101889C)

  #define DDR_CR_DLLPITESTANDADC_ModeHVM_OFF                           ( 2)
  #define DDR_CR_DLLPITESTANDADC_ModeHVM_WID                           ( 1)
  #define DDR_CR_DLLPITESTANDADC_ModeHVM_MSK                           (0x00000004)
  #define DDR_CR_DLLPITESTANDADC_ModeHVM_MIN                           (0)
  #define DDR_CR_DLLPITESTANDADC_ModeHVM_MAX                           (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_ModeHVM_DEF                           (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_ModeHVM_HSH                           (0x0102889C)

  #define DDR_CR_DLLPITESTANDADC_ModeDV_OFF                            ( 3)
  #define DDR_CR_DLLPITESTANDADC_ModeDV_WID                            ( 1)
  #define DDR_CR_DLLPITESTANDADC_ModeDV_MSK                            (0x00000008)
  #define DDR_CR_DLLPITESTANDADC_ModeDV_MIN                            (0)
  #define DDR_CR_DLLPITESTANDADC_ModeDV_MAX                            (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_ModeDV_DEF                            (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_ModeDV_HSH                            (0x0103889C)

  #define DDR_CR_DLLPITESTANDADC_CalCfdl_OFF                           ( 4)
  #define DDR_CR_DLLPITESTANDADC_CalCfdl_WID                           ( 1)
  #define DDR_CR_DLLPITESTANDADC_CalCfdl_MSK                           (0x00000010)
  #define DDR_CR_DLLPITESTANDADC_CalCfdl_MIN                           (0)
  #define DDR_CR_DLLPITESTANDADC_CalCfdl_MAX                           (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_CalCfdl_DEF                           (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_CalCfdl_HSH                           (0x0104889C)

  #define DDR_CR_DLLPITESTANDADC_LoadCount_OFF                         ( 5)
  #define DDR_CR_DLLPITESTANDADC_LoadCount_WID                         (10)
  #define DDR_CR_DLLPITESTANDADC_LoadCount_MSK                         (0x00007FE0)
  #define DDR_CR_DLLPITESTANDADC_LoadCount_MIN                         (0)
  #define DDR_CR_DLLPITESTANDADC_LoadCount_MAX                         (1023) // 0x000003FF
  #define DDR_CR_DLLPITESTANDADC_LoadCount_DEF                         (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_LoadCount_HSH                         (0x0A05889C)

  #define DDR_CR_DLLPITESTANDADC_CountStatus_OFF                       (15)
  #define DDR_CR_DLLPITESTANDADC_CountStatus_WID                       (10)
  #define DDR_CR_DLLPITESTANDADC_CountStatus_MSK                       (0x01FF8000)
  #define DDR_CR_DLLPITESTANDADC_CountStatus_MIN                       (0)
  #define DDR_CR_DLLPITESTANDADC_CountStatus_MAX                       (1023) // 0x000003FF
  #define DDR_CR_DLLPITESTANDADC_CountStatus_DEF                       (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_CountStatus_HSH                       (0x0A0F889C)

  #define DDR_CR_DLLPITESTANDADC_ModeADC_OFF                           (25)
  #define DDR_CR_DLLPITESTANDADC_ModeADC_WID                           ( 1)
  #define DDR_CR_DLLPITESTANDADC_ModeADC_MSK                           (0x02000000)
  #define DDR_CR_DLLPITESTANDADC_ModeADC_MIN                           (0)
  #define DDR_CR_DLLPITESTANDADC_ModeADC_MAX                           (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_ModeADC_DEF                           (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_ModeADC_HSH                           (0x0119889C)

  #define DDR_CR_DLLPITESTANDADC_ADCClkDiv_OFF                         (26)
  #define DDR_CR_DLLPITESTANDADC_ADCClkDiv_WID                         ( 2)
  #define DDR_CR_DLLPITESTANDADC_ADCClkDiv_MSK                         (0x0C000000)
  #define DDR_CR_DLLPITESTANDADC_ADCClkDiv_MIN                         (0)
  #define DDR_CR_DLLPITESTANDADC_ADCClkDiv_MAX                         (3) // 0x00000003
  #define DDR_CR_DLLPITESTANDADC_ADCClkDiv_DEF                         (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_ADCClkDiv_HSH                         (0x021A889C)

  #define DDR_CR_DLLPITESTANDADC_ADCDdrChanSel_OFF                     (28)
  #define DDR_CR_DLLPITESTANDADC_ADCDdrChanSel_WID                     ( 1)
  #define DDR_CR_DLLPITESTANDADC_ADCDdrChanSel_MSK                     (0x10000000)
  #define DDR_CR_DLLPITESTANDADC_ADCDdrChanSel_MIN                     (0)
  #define DDR_CR_DLLPITESTANDADC_ADCDdrChanSel_MAX                     (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_ADCDdrChanSel_DEF                     (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_ADCDdrChanSel_HSH                     (0x011C889C)

  #define DDR_CR_DLLPITESTANDADC_ADCChopEn_OFF                         (29)
  #define DDR_CR_DLLPITESTANDADC_ADCChopEn_WID                         ( 1)
  #define DDR_CR_DLLPITESTANDADC_ADCChopEn_MSK                         (0x20000000)
  #define DDR_CR_DLLPITESTANDADC_ADCChopEn_MIN                         (0)
  #define DDR_CR_DLLPITESTANDADC_ADCChopEn_MAX                         (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_ADCChopEn_DEF                         (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_ADCChopEn_HSH                         (0x011D889C)

  #define DDR_CR_DLLPITESTANDADC_ADCDone_OFF                           (30)
  #define DDR_CR_DLLPITESTANDADC_ADCDone_WID                           ( 1)
  #define DDR_CR_DLLPITESTANDADC_ADCDone_MSK                           (0x40000000)
  #define DDR_CR_DLLPITESTANDADC_ADCDone_MIN                           (0)
  #define DDR_CR_DLLPITESTANDADC_ADCDone_MAX                           (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_ADCDone_DEF                           (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_ADCDone_HSH                           (0x011E889C)

  #define DDR_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_OFF                  (31)
  #define DDR_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_WID                  ( 1)
  #define DDR_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MSK                  (0x80000000)
  #define DDR_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MIN                  (0)
  #define DDR_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_MAX                  (1) // 0x00000001
  #define DDR_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_DEF                  (0x00000000)
  #define DDR_CR_DLLPITESTANDADC_PhaseDrvPwrSavOn_HSH                  (0x011F889C)

#define DDR_CR_DLLSTATUS_REG                                           (0x000088A0)

  #define DDR_CR_DLLSTATUS_DetrmLockStat_OFF                           ( 0)
  #define DDR_CR_DLLSTATUS_DetrmLockStat_WID                           ( 1)
  #define DDR_CR_DLLSTATUS_DetrmLockStat_MSK                           (0x00000001)
  #define DDR_CR_DLLSTATUS_DetrmLockStat_MIN                           (0)
  #define DDR_CR_DLLSTATUS_DetrmLockStat_MAX                           (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_DetrmLockStat_DEF                           (0x00000000)
  #define DDR_CR_DLLSTATUS_DetrmLockStat_HSH                           (0x010088A0)

  #define DDR_CR_DLLSTATUS_FuncLockStat_OFF                            ( 1)
  #define DDR_CR_DLLSTATUS_FuncLockStat_WID                            ( 1)
  #define DDR_CR_DLLSTATUS_FuncLockStat_MSK                            (0x00000002)
  #define DDR_CR_DLLSTATUS_FuncLockStat_MIN                            (0)
  #define DDR_CR_DLLSTATUS_FuncLockStat_MAX                            (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_FuncLockStat_DEF                            (0x00000000)
  #define DDR_CR_DLLSTATUS_FuncLockStat_HSH                            (0x010188A0)

  #define DDR_CR_DLLSTATUS_Lock_OFF                                    ( 2)
  #define DDR_CR_DLLSTATUS_Lock_WID                                    ( 1)
  #define DDR_CR_DLLSTATUS_Lock_MSK                                    (0x00000004)
  #define DDR_CR_DLLSTATUS_Lock_MIN                                    (0)
  #define DDR_CR_DLLSTATUS_Lock_MAX                                    (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_Lock_DEF                                    (0x00000000)
  #define DDR_CR_DLLSTATUS_Lock_HSH                                    (0x010288A0)

  #define DDR_CR_DLLSTATUS_Timeout_OFF                                 ( 3)
  #define DDR_CR_DLLSTATUS_Timeout_WID                                 ( 1)
  #define DDR_CR_DLLSTATUS_Timeout_MSK                                 (0x00000008)
  #define DDR_CR_DLLSTATUS_Timeout_MIN                                 (0)
  #define DDR_CR_DLLSTATUS_Timeout_MAX                                 (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_Timeout_DEF                                 (0x00000000)
  #define DDR_CR_DLLSTATUS_Timeout_HSH                                 (0x010388A0)

  #define DDR_CR_DLLSTATUS_DllReset_OFF                                ( 4)
  #define DDR_CR_DLLSTATUS_DllReset_WID                                ( 1)
  #define DDR_CR_DLLSTATUS_DllReset_MSK                                (0x00000010)
  #define DDR_CR_DLLSTATUS_DllReset_MIN                                (0)
  #define DDR_CR_DLLSTATUS_DllReset_MAX                                (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_DllReset_DEF                                (0x00000000)
  #define DDR_CR_DLLSTATUS_DllReset_HSH                                (0x010488A0)

  #define DDR_CR_DLLSTATUS_LongLockStat_OFF                            ( 5)
  #define DDR_CR_DLLSTATUS_LongLockStat_WID                            ( 1)
  #define DDR_CR_DLLSTATUS_LongLockStat_MSK                            (0x00000020)
  #define DDR_CR_DLLSTATUS_LongLockStat_MIN                            (0)
  #define DDR_CR_DLLSTATUS_LongLockStat_MAX                            (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_LongLockStat_DEF                            (0x00000000)
  #define DDR_CR_DLLSTATUS_LongLockStat_HSH                            (0x010588A0)

  #define DDR_CR_DLLSTATUS_EarlyLockStat_OFF                           ( 6)
  #define DDR_CR_DLLSTATUS_EarlyLockStat_WID                           ( 1)
  #define DDR_CR_DLLSTATUS_EarlyLockStat_MSK                           (0x00000040)
  #define DDR_CR_DLLSTATUS_EarlyLockStat_MIN                           (0)
  #define DDR_CR_DLLSTATUS_EarlyLockStat_MAX                           (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_EarlyLockStat_DEF                           (0x00000000)
  #define DDR_CR_DLLSTATUS_EarlyLockStat_HSH                           (0x010688A0)

  #define DDR_CR_DLLSTATUS_NormalMode_NotWkLock_OFF                    ( 7)
  #define DDR_CR_DLLSTATUS_NormalMode_NotWkLock_WID                    ( 1)
  #define DDR_CR_DLLSTATUS_NormalMode_NotWkLock_MSK                    (0x00000080)
  #define DDR_CR_DLLSTATUS_NormalMode_NotWkLock_MIN                    (0)
  #define DDR_CR_DLLSTATUS_NormalMode_NotWkLock_MAX                    (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_NormalMode_NotWkLock_DEF                    (0x00000000)
  #define DDR_CR_DLLSTATUS_NormalMode_NotWkLock_HSH                    (0x010788A0)

  #define DDR_CR_DLLSTATUS_ADCout_OFF                                  ( 8)
  #define DDR_CR_DLLSTATUS_ADCout_WID                                  (10)
  #define DDR_CR_DLLSTATUS_ADCout_MSK                                  (0x0003FF00)
  #define DDR_CR_DLLSTATUS_ADCout_MIN                                  (0)
  #define DDR_CR_DLLSTATUS_ADCout_MAX                                  (1023) // 0x000003FF
  #define DDR_CR_DLLSTATUS_ADCout_DEF                                  (0x00000000)
  #define DDR_CR_DLLSTATUS_ADCout_HSH                                  (0x0A0888A0)

  #define DDR_CR_DLLSTATUS_ADCStatus_OFF                               (18)
  #define DDR_CR_DLLSTATUS_ADCStatus_WID                               ( 1)
  #define DDR_CR_DLLSTATUS_ADCStatus_MSK                               (0x00040000)
  #define DDR_CR_DLLSTATUS_ADCStatus_MIN                               (0)
  #define DDR_CR_DLLSTATUS_ADCStatus_MAX                               (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_ADCStatus_DEF                               (0x00000000)
  #define DDR_CR_DLLSTATUS_ADCStatus_HSH                               (0x011288A0)

  #define DDR_CR_DLLSTATUS_pilags_OFF                                  (19)
  #define DDR_CR_DLLSTATUS_pilags_WID                                  ( 1)
  #define DDR_CR_DLLSTATUS_pilags_MSK                                  (0x00080000)
  #define DDR_CR_DLLSTATUS_pilags_MIN                                  (0)
  #define DDR_CR_DLLSTATUS_pilags_MAX                                  (1) // 0x00000001
  #define DDR_CR_DLLSTATUS_pilags_DEF                                  (0x00000000)
  #define DDR_CR_DLLSTATUS_pilags_HSH                                  (0x011388A0)

  #define DDR_CR_DLLSTATUS_spare_OFF                                   (20)
  #define DDR_CR_DLLSTATUS_spare_WID                                   (12)
  #define DDR_CR_DLLSTATUS_spare_MSK                                   (0xFFF00000)
  #define DDR_CR_DLLSTATUS_spare_MIN                                   (0)
  #define DDR_CR_DLLSTATUS_spare_MAX                                   (4095) // 0x00000FFF
  #define DDR_CR_DLLSTATUS_spare_DEF                                   (0x00000000)
  #define DDR_CR_DLLSTATUS_spare_HSH                                   (0x0C1488A0)

#define DDR_CR_DLLDCMCTL_REG                                           (0x000088A4)

  #define DDR_CR_DLLDCMCTL_start_OFF                                   ( 0)
  #define DDR_CR_DLLDCMCTL_start_WID                                   ( 1)
  #define DDR_CR_DLLDCMCTL_start_MSK                                   (0x00000001)
  #define DDR_CR_DLLDCMCTL_start_MIN                                   (0)
  #define DDR_CR_DLLDCMCTL_start_MAX                                   (1) // 0x00000001
  #define DDR_CR_DLLDCMCTL_start_DEF                                   (0x00000000)
  #define DDR_CR_DLLDCMCTL_start_HSH                                   (0x010088A4)

  #define DDR_CR_DLLDCMCTL_clken_OFF                                   ( 1)
  #define DDR_CR_DLLDCMCTL_clken_WID                                   ( 1)
  #define DDR_CR_DLLDCMCTL_clken_MSK                                   (0x00000002)
  #define DDR_CR_DLLDCMCTL_clken_MIN                                   (0)
  #define DDR_CR_DLLDCMCTL_clken_MAX                                   (1) // 0x00000001
  #define DDR_CR_DLLDCMCTL_clken_DEF                                   (0x00000000)
  #define DDR_CR_DLLDCMCTL_clken_HSH                                   (0x010188A4)

  #define DDR_CR_DLLDCMCTL_dcm_dccctl_en_OFF                           ( 2)
  #define DDR_CR_DLLDCMCTL_dcm_dccctl_en_WID                           ( 1)
  #define DDR_CR_DLLDCMCTL_dcm_dccctl_en_MSK                           (0x00000004)
  #define DDR_CR_DLLDCMCTL_dcm_dccctl_en_MIN                           (0)
  #define DDR_CR_DLLDCMCTL_dcm_dccctl_en_MAX                           (1) // 0x00000001
  #define DDR_CR_DLLDCMCTL_dcm_dccctl_en_DEF                           (0x00000000)
  #define DDR_CR_DLLDCMCTL_dcm_dccctl_en_HSH                           (0x010288A4)

  #define DDR_CR_DLLDCMCTL_dccctl_OFF                                  ( 3)
  #define DDR_CR_DLLDCMCTL_dccctl_WID                                  ( 4)
  #define DDR_CR_DLLDCMCTL_dccctl_MSK                                  (0x00000078)
  #define DDR_CR_DLLDCMCTL_dccctl_MIN                                  (0)
  #define DDR_CR_DLLDCMCTL_dccctl_MAX                                  (15) // 0x0000000F
  #define DDR_CR_DLLDCMCTL_dccctl_DEF                                  (0x00000000)
  #define DDR_CR_DLLDCMCTL_dccctl_HSH                                  (0x040388A4)

  #define DDR_CR_DLLDCMCTL_duration_OFF                                ( 7)
  #define DDR_CR_DLLDCMCTL_duration_WID                                ( 3)
  #define DDR_CR_DLLDCMCTL_duration_MSK                                (0x00000380)
  #define DDR_CR_DLLDCMCTL_duration_MIN                                (0)
  #define DDR_CR_DLLDCMCTL_duration_MAX                                (7) // 0x00000007
  #define DDR_CR_DLLDCMCTL_duration_DEF                                (0x00000000)
  #define DDR_CR_DLLDCMCTL_duration_HSH                                (0x030788A4)

  #define DDR_CR_DLLDCMCTL_dcm_done_OFF                                (10)
  #define DDR_CR_DLLDCMCTL_dcm_done_WID                                ( 1)
  #define DDR_CR_DLLDCMCTL_dcm_done_MSK                                (0x00000400)
  #define DDR_CR_DLLDCMCTL_dcm_done_MIN                                (0)
  #define DDR_CR_DLLDCMCTL_dcm_done_MAX                                (1) // 0x00000001
  #define DDR_CR_DLLDCMCTL_dcm_done_DEF                                (0x00000000)
  #define DDR_CR_DLLDCMCTL_dcm_done_HSH                                (0x010A88A4)

  #define DDR_CR_DLLDCMCTL_dcm_results_OFF                             (11)
  #define DDR_CR_DLLDCMCTL_dcm_results_WID                             (15)
  #define DDR_CR_DLLDCMCTL_dcm_results_MSK                             (0x03FFF800)
  #define DDR_CR_DLLDCMCTL_dcm_results_MIN                             (0)
  #define DDR_CR_DLLDCMCTL_dcm_results_MAX                             (32767) // 0x00007FFF
  #define DDR_CR_DLLDCMCTL_dcm_results_DEF                             (0x00000000)
  #define DDR_CR_DLLDCMCTL_dcm_results_HSH                             (0x0F0B88A4)

  #define DDR_CR_DLLDCMCTL_spare0_OFF                                  (26)
  #define DDR_CR_DLLDCMCTL_spare0_WID                                  ( 6)
  #define DDR_CR_DLLDCMCTL_spare0_MSK                                  (0xFC000000)
  #define DDR_CR_DLLDCMCTL_spare0_MIN                                  (0)
  #define DDR_CR_DLLDCMCTL_spare0_MAX                                  (63) // 0x0000003F
  #define DDR_CR_DLLDCMCTL_spare0_DEF                                  (0x00000000)
  #define DDR_CR_DLLDCMCTL_spare0_HSH                                  (0x061A88A4)

#define DDRVTT_CR_DDRCRVTTGENCONTROL_REG                               (0x00008900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Target_OFF                      ( 0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Target_WID                      ( 7)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Target_MSK                      (0x0000007F)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Target_MIN                      (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Target_MAX                      (127) // 0x0000007F
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Target_DEF                      (0x0000004C)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Target_HSH                      (0x07008900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Panic_OFF                       ( 7)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Panic_WID                       ( 5)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Panic_MSK                       (0x00000F80)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Panic_MIN                       (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Panic_MAX                       (31) // 0x0000001F
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Panic_DEF                       (0x00000010)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Panic_HSH                       (0x05078900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_OFF              (12)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_WID              ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MSK              (0x00001000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MIN              (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_MAX              (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_DEF              (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DisSensorPwrDn_HSH              (0x010C8900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_OFF                  (13)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_WID                  ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MSK                  (0x00002000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MIN                  (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_MAX                  (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_DEF                  (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrdEn_HSH                  (0x010D8900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_ViewOfstsel_OFF                 (14)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_ViewOfstsel_WID                 ( 3)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MSK                 (0x0001C000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MIN                 (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_ViewOfstsel_MAX                 (7) // 0x00000007
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_ViewOfstsel_DEF                 (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_ViewOfstsel_HSH                 (0x030E8900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_OFF             (17)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_WID             ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_MSK             (0x00020000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_MIN             (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_MAX             (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_DEF             (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_DdrCRForceODTOn_HSH             (0x01118900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_SalCompLegacyCbit_OFF           (18)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_SalCompLegacyCbit_WID           ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_SalCompLegacyCbit_MSK           (0x00040000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_SalCompLegacyCbit_MIN           (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_SalCompLegacyCbit_MAX           (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_SalCompLegacyCbit_DEF           (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_SalCompLegacyCbit_HSH           (0x01128900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Spare_OFF                       (19)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Spare_WID                       ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Spare_MSK                       (0x00080000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Spare_MIN                       (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Spare_MAX                       (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Spare_DEF                       (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Spare_HSH                       (0x01138900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_EnVttOdt_OFF                    (20)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_EnVttOdt_WID                    ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_EnVttOdt_MSK                    (0x00100000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_EnVttOdt_MIN                    (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_EnVttOdt_MAX                    (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_EnVttOdt_DEF                    (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_EnVttOdt_HSH                    (0x01148900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_PmosOrNmosComperatorTypeSel_OFF (21)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_PmosOrNmosComperatorTypeSel_WID ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_PmosOrNmosComperatorTypeSel_MSK (0x00200000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_PmosOrNmosComperatorTypeSel_MIN (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_PmosOrNmosComperatorTypeSel_MAX (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_PmosOrNmosComperatorTypeSel_DEF (0x00000001)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_PmosOrNmosComperatorTypeSel_HSH (0x01158900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_UsePmosOffsetComp_OFF           (22)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_UsePmosOffsetComp_WID           ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_UsePmosOffsetComp_MSK           (0x00400000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_UsePmosOffsetComp_MIN           (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_UsePmosOffsetComp_MAX           (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_UsePmosOffsetComp_DEF           (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_UsePmosOffsetComp_HSH           (0x01168900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtPmos_OFF               (23)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtPmos_WID               ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtPmos_MSK               (0x00800000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtPmos_MIN               (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtPmos_MAX               (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtPmos_DEF               (0x00000001)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtPmos_HSH               (0x01178900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtNmos_OFF               (24)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtNmos_WID               ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtNmos_MSK               (0x01000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtNmos_MIN               (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtNmos_MAX               (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtNmos_DEF               (0x00000001)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Enable2VtNmos_HSH               (0x01188900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Disable2Vt_OFF                  (25)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Disable2Vt_WID                  ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Disable2Vt_MSK                  (0x02000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Disable2Vt_MIN                  (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Disable2Vt_MAX                  (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Disable2Vt_DEF                  (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_Disable2Vt_HSH                  (0x01198900)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrd_OFF                    (26)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrd_WID                    ( 6)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrd_MSK                    (0xFC000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrd_MIN                    (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrd_MAX                    (63) // 0x0000003F
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrd_DEF                    (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL_OfstOvrd_HSH                    (0x061A8900)

#define DDRVTT_CR_DDRCRVTTGENCONTROL2_REG                              (0x00008904)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_DdrVttMainFsmLegacy_OFF        ( 0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_DdrVttMainFsmLegacy_WID        ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_DdrVttMainFsmLegacy_MSK        (0x00000001)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_DdrVttMainFsmLegacy_MIN        (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_DdrVttMainFsmLegacy_MAX        (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_DdrVttMainFsmLegacy_DEF        (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_DdrVttMainFsmLegacy_HSH        (0x01008904)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_VttUsePmosCompCRThreshold_OFF  ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_VttUsePmosCompCRThreshold_WID  ( 7)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_VttUsePmosCompCRThreshold_MSK  (0x000000FE)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_VttUsePmosCompCRThreshold_MIN  (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_VttUsePmosCompCRThreshold_MAX  (127) // 0x0000007F
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_VttUsePmosCompCRThreshold_DEF  (0x00000034)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_VttUsePmosCompCRThreshold_HSH  (0x07018904)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_LowVoltageParkMode_OFF         ( 8)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_LowVoltageParkMode_WID         ( 1)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_LowVoltageParkMode_MSK         (0x00000100)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_LowVoltageParkMode_MIN         (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_LowVoltageParkMode_MAX         (1) // 0x00000001
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_LowVoltageParkMode_DEF         (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_LowVoltageParkMode_HSH         (0x01088904)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_Spare_OFF                      ( 9)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_Spare_WID                      (23)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_Spare_MSK                      (0xFFFFFE00)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_Spare_MIN                      (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_Spare_MAX                      (8388607) // 0x007FFFFF
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_Spare_DEF                      (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL2_Spare_HSH                      (0x17098904)

#define DDRVTT_CR_DDRCRVTTGENCONTROL3_REG                              (0x00008908)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_View_OFF                       ( 0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_View_WID                       ( 6)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_View_MSK                       (0x0000003F)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_View_MIN                       (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_View_MAX                       (63) // 0x0000003F
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_View_DEF                       (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_View_HSH                       (0x06008908)

  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_Spare_OFF                      ( 6)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_Spare_WID                      (26)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_Spare_MSK                      (0xFFFFFFC0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_Spare_MIN                      (0)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_Spare_MAX                      (67108863) // 0x03FFFFFF
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_Spare_DEF                      (0x00000000)
  #define DDRVTT_CR_DDRCRVTTGENCONTROL3_Spare_HSH                      (0x1A068908)

#define DDRVSSHIGH_CR_DDRRCOMPDATA_REG                                 (0x00008980)

  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvDn_OFF                    ( 0)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvDn_WID                    (10)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvDn_MSK                    (0x000003FF)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvDn_MIN                    (0)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvDn_MAX                    (1023) // 0x000003FF
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvDn_DEF                    (0x00000094)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvDn_HSH                    (0x0A008980)

  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvUp_OFF                    (10)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvUp_WID                    (10)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvUp_MSK                    (0x000FFC00)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvUp_MIN                    (0)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvUp_MAX                    (1023) // 0x000003FF
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvUp_DEF                    (0x00000094)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_PanicDrvUp_HSH                    (0x0A0A8980)

  #define DDRVSSHIGH_CR_DDRRCOMPDATA_VTComp_OFF                        (20)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_VTComp_WID                        ( 5)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_VTComp_MSK                        (0x01F00000)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_VTComp_MIN                        (0)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_VTComp_MAX                        (31) // 0x0000001F
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_VTComp_DEF                        (0x00000005)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_VTComp_HSH                        (0x05148980)

  #define DDRVSSHIGH_CR_DDRRCOMPDATA_spare_OFF                         (25)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_spare_WID                         ( 7)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_spare_MSK                         (0xFE000000)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_spare_MIN                         (0)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_spare_MAX                         (127) // 0x0000007F
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_spare_DEF                         (0x00000000)
  #define DDRVSSHIGH_CR_DDRRCOMPDATA_spare_HSH                         (0x07198980)

#define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_REG                            (0x00008984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Target_OFF                   ( 0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Target_WID                   ( 6)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Target_MSK                   (0x0000003F)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Target_MIN                   (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Target_MAX                   (63) // 0x0000003F
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Target_DEF                   (0x0000001C)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Target_HSH                   (0x06008984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_HiBWDivider_OFF              ( 6)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_HiBWDivider_WID              ( 2)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_HiBWDivider_MSK              (0x000000C0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_HiBWDivider_MIN              (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_HiBWDivider_MAX              (3) // 0x00000003
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_HiBWDivider_DEF              (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_HiBWDivider_HSH              (0x02068984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_LoBWDivider_OFF              ( 8)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_LoBWDivider_WID              ( 2)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_LoBWDivider_MSK              (0x00000300)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_LoBWDivider_MIN              (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_LoBWDivider_MAX              (3) // 0x00000003
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_LoBWDivider_DEF              (0x00000002)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_LoBWDivider_HSH              (0x02088984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SampleDivider_OFF            (10)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SampleDivider_WID            ( 2)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SampleDivider_MSK            (0x00000C00)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SampleDivider_MIN            (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SampleDivider_MAX            (3) // 0x00000003
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SampleDivider_DEF            (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SampleDivider_HSH            (0x020A8984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnIdleActiveSwap_OFF         (12)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnIdleActiveSwap_WID         ( 1)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnIdleActiveSwap_MSK         (0x00001000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnIdleActiveSwap_MIN         (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnIdleActiveSwap_MAX         (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnIdleActiveSwap_DEF         (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnIdleActiveSwap_HSH         (0x010C8984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OpenLoop_OFF                 (13)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OpenLoop_WID                 ( 1)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OpenLoop_MSK                 (0x00002000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OpenLoop_MIN                 (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OpenLoop_MAX                 (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OpenLoop_DEF                 (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OpenLoop_HSH                 (0x010D8984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_BWError_OFF                  (14)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_BWError_WID                  ( 2)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_BWError_MSK                  (0x0000C000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_BWError_MIN                  (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_BWError_MAX                  (3) // 0x00000003
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_BWError_DEF                  (0x00000002)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_BWError_HSH                  (0x020E8984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_PanicEn_OFF                  (16)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_PanicEn_WID                  ( 1)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_PanicEn_MSK                  (0x00010000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_PanicEn_MIN                  (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_PanicEn_MAX                  (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_PanicEn_DEF                  (0x00000001)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_PanicEn_HSH                  (0x01108984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnCkePanic_OFF               (17)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnCkePanic_WID               ( 1)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnCkePanic_MSK               (0x00020000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnCkePanic_MIN               (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnCkePanic_MAX               (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnCkePanic_DEF               (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_EnCkePanic_HSH               (0x01118984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Spare1_OFF                   (18)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Spare1_WID                   ( 4)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Spare1_MSK                   (0x003C0000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Spare1_MIN                   (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Spare1_MAX                   (15) // 0x0000000F
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Spare1_DEF                   (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_Spare1_HSH                   (0x04128984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_GainBoost_OFF                (22)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_GainBoost_WID                ( 1)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_GainBoost_MSK                (0x00400000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_GainBoost_MIN                (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_GainBoost_MAX                (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_GainBoost_DEF                (0x00000001)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_GainBoost_HSH                (0x01168984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SelCode_OFF                  (23)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SelCode_WID                  ( 1)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SelCode_MSK                  (0x00800000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SelCode_MIN                  (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SelCode_MAX                  (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SelCode_DEF                  (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_SelCode_HSH                  (0x01178984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_DisableOverFlowDrv_OFF       (24)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_DisableOverFlowDrv_WID       ( 1)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_DisableOverFlowDrv_MSK       (0x01000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_DisableOverFlowDrv_MIN       (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_DisableOverFlowDrv_MAX       (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_DisableOverFlowDrv_DEF       (0x00000001)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_DisableOverFlowDrv_HSH       (0x01188984)

  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OutputCode_OFF               (25)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OutputCode_WID               ( 7)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OutputCode_MSK               (0xFE000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OutputCode_MIN               (0)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OutputCode_MAX               (127) // 0x0000007F
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OutputCode_DEF               (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVSSHICONTROL_OutputCode_HSH               (0x07198984)

#define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_REG                    (0x00008988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare1_OFF           ( 0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare1_WID           ( 4)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare1_MSK           (0x0000000F)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare1_MIN           (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare1_MAX           (15) // 0x0000000F
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare1_DEF           (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare1_HSH           (0x04008988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Panic_OFF            ( 4)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Panic_WID            ( 5)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Panic_MSK            (0x000001F0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Panic_MIN            (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Panic_MAX            (31) // 0x0000001F
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Panic_DEF            (0x00000004)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Panic_HSH            (0x05048988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare2_OFF           ( 9)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare2_WID           ( 2)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare2_MSK           (0x00000600)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare2_MIN           (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare2_MAX           (3) // 0x00000003
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare2_DEF           (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare2_HSH           (0x02098988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DisSensorPwrDn_OFF   (11)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DisSensorPwrDn_WID   ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DisSensorPwrDn_MSK   (0x00000800)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DisSensorPwrDn_MIN   (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DisSensorPwrDn_MAX   (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DisSensorPwrDn_DEF   (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DisSensorPwrDn_HSH   (0x010B8988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrdEn_OFF       (12)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrdEn_WID       ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrdEn_MSK       (0x00001000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrdEn_MIN       (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrdEn_MAX       (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrdEn_DEF       (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrdEn_HSH       (0x010C8988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_ViewOfstsel_OFF      (13)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_ViewOfstsel_WID      ( 3)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_ViewOfstsel_MSK      (0x0000E000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_ViewOfstsel_MIN      (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_ViewOfstsel_MAX      (7) // 0x00000007
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_ViewOfstsel_DEF      (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_ViewOfstsel_HSH      (0x030D8988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_envttcompforvsshi_OFF (16)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_envttcompforvsshi_WID ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_envttcompforvsshi_MSK (0x00010000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_envttcompforvsshi_MIN (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_envttcompforvsshi_MAX (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_envttcompforvsshi_DEF (0x00000001)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_envttcompforvsshi_HSH (0x01108988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DdrCRForceODTOn_OFF  (17)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DdrCRForceODTOn_WID  ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DdrCRForceODTOn_MSK  (0x00020000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DdrCRForceODTOn_MIN  (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DdrCRForceODTOn_MAX  (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DdrCRForceODTOn_DEF  (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_DdrCRForceODTOn_HSH  (0x01118988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqHi_OFF         (18)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqHi_WID         ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqHi_MSK         (0x00040000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqHi_MIN         (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqHi_MAX         (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqHi_DEF         (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqHi_HSH         (0x01128988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqLo_OFF         (19)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqLo_WID         ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqLo_MSK         (0x00080000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqLo_MIN         (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqLo_MAX         (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqLo_DEF         (0x00000001)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VccddqLo_HSH         (0x01138988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_EnVttOdt_OFF         (20)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_EnVttOdt_WID         ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_EnVttOdt_MSK         (0x00100000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_EnVttOdt_MIN         (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_EnVttOdt_MAX         (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_EnVttOdt_DEF         (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_EnVttOdt_HSH         (0x01148988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_SalCompLegacyCbit_OFF (21)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_SalCompLegacyCbit_WID ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_SalCompLegacyCbit_MSK (0x00200000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_SalCompLegacyCbit_MIN (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_SalCompLegacyCbit_MAX (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_SalCompLegacyCbit_DEF (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_SalCompLegacyCbit_HSH (0x01158988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare3_OFF           (22)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare3_WID           ( 2)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare3_MSK           (0x00C00000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare3_MIN           (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare3_MAX           (3) // 0x00000003
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare3_DEF           (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_spare3_HSH           (0x02168988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VssHiGndSel_OFF      (24)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VssHiGndSel_WID      ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VssHiGndSel_MSK      (0x01000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VssHiGndSel_MIN      (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VssHiGndSel_MAX      (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VssHiGndSel_DEF      (0x00000001)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_VssHiGndSel_HSH      (0x01188988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Disable2Vt_OFF       (25)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Disable2Vt_WID       ( 1)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Disable2Vt_MSK       (0x02000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Disable2Vt_MIN       (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Disable2Vt_MAX       (1) // 0x00000001
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Disable2Vt_DEF       (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_Disable2Vt_HSH       (0x01198988)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrd_OFF         (26)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrd_WID         ( 6)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrd_MSK         (0xFC000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrd_MIN         (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrd_MAX         (63) // 0x0000003F
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrd_DEF         (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL_OfstOvrd_HSH         (0x061A8988)

#define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_REG                   (0x0000898C)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicSpareCompOfst_OFF ( 0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicSpareCompOfst_WID ( 6)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicSpareCompOfst_MSK (0x0000003F)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicSpareCompOfst_MIN (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicSpareCompOfst_MAX (63) // 0x0000003F
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicSpareCompOfst_DEF (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicSpareCompOfst_HSH (0x0600898C)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicTargetCompOfst_OFF ( 6)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicTargetCompOfst_WID ( 6)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicTargetCompOfst_MSK (0x00000FC0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicTargetCompOfst_MIN (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicTargetCompOfst_MAX (63) // 0x0000003F
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicTargetCompOfst_DEF (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicTargetCompOfst_HSH (0x0606898C)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicLoCompOfst_OFF (12)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicLoCompOfst_WID ( 6)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicLoCompOfst_MSK (0x0003F000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicLoCompOfst_MIN (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicLoCompOfst_MAX (63) // 0x0000003F
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicLoCompOfst_DEF (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicLoCompOfst_HSH (0x060C898C)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicHiCompOfst_OFF (18)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicHiCompOfst_WID ( 6)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicHiCompOfst_MSK (0x00FC0000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicHiCompOfst_MIN (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicHiCompOfst_MAX (63) // 0x0000003F
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicHiCompOfst_DEF (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_PanicHiCompOfst_HSH (0x0612898C)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_spare_OFF           (24)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_spare_WID           ( 8)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_spare_MSK           (0xFF000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_spare_MIN           (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_spare_MAX           (255) // 0x000000FF
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_spare_DEF           (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICOMPOFFSET_spare_HSH           (0x0818898C)

#define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_REG                   (0x00008990)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_View_OFF            ( 0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_View_WID            ( 6)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_View_MSK            (0x0000003F)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_View_MIN            (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_View_MAX            (63) // 0x0000003F
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_View_DEF            (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_View_HSH            (0x06008990)

  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_Spare_OFF           ( 6)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_Spare_WID           (26)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_Spare_MSK           (0xFFFFFFC0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_Spare_MIN           (0)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_Spare_MAX           (67108863) // 0x03FFFFFF
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_Spare_DEF           (0x00000000)
  #define DDRVSSHIGH_CR_DDRCRVTTFORVSSHICORNRTROL1_Spare_HSH           (0x1A068990)

#define DDRCMDCKE_CR_DDRCRCMDCOMP_REG                                  (0x00008A80)

  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Scomp_OFF                          ( 0)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Scomp_WID                          ( 6)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Scomp_MSK                          (0x0000003F)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Scomp_MIN                          (0)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Scomp_MAX                          (63) // 0x0000003F
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Scomp_DEF                          (0x00000000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Scomp_HSH                          (0x06008A80)

  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvUp_OFF                     ( 6)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvUp_WID                     ( 6)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvUp_MSK                     (0x00000FC0)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvUp_MIN                     (0)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvUp_MAX                     (63) // 0x0000003F
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvUp_DEF                     (0x00000000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvUp_HSH                     (0x06068A80)

  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvDown_OFF                   (12)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvDown_WID                   ( 6)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvDown_MSK                   (0x0003F000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvDown_MIN                   (0)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvDown_MAX                   (63) // 0x0000003F
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvDown_DEF                   (0x00000000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_RcompDrvDown_HSH                   (0x060C8A80)

  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Spare_OFF                          (18)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Spare_WID                          (14)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Spare_MSK                          (0xFFFC0000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Spare_MIN                          (0)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Spare_MAX                          (16383) // 0x00003FFF
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Spare_DEF                          (0x00000000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMP_Spare_HSH                          (0x0E128A80)

#define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_REG                            (0x00008A84)

  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_ScompOffset_OFF              ( 0)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_ScompOffset_WID              ( 5)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MSK              (0x0000001F)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MIN              (-16)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_ScompOffset_MAX              (15) // 0x0000000F
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_ScompOffset_DEF              (0x00000000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_ScompOffset_HSH              (0x85008A84)

  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_OFF         ( 5)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_WID         ( 4)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MSK         (0x000001E0)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MIN         (-8)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_MAX         (7) // 0x00000007
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_DEF         (0x00000000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvUpOffset_HSH         (0x84058A84)

  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_OFF       ( 9)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_WID       ( 4)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MSK       (0x00001E00)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MIN       (-8)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_MAX       (7) // 0x00000007
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_DEF       (0x00000000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_RcompDrvDownOffset_HSH       (0x84098A84)

  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_Spare_OFF                    (13)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_Spare_WID                    (19)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_Spare_MSK                    (0xFFFFE000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_Spare_MIN                    (0)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_Spare_MAX                    (524287) // 0x0007FFFF
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_Spare_DEF                    (0x00000000)
  #define DDRCMDCKE_CR_DDRCRCMDCOMPOFFSET_Spare_HSH                    (0x130D8A84)
#pragma pack(pop)
#endif
