#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar  9 11:46:45 2022
# Process ID: 66737
# Current directory: /home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.runs/synth_1
# Command line: vivado -log alu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.runs/synth_1/alu.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.runs/synth_1/vivado.jou
# Running On: khyber, OS: Linux, CPU Frequency: 1362.231 MHz, CPU Physical cores: 32, Host memory: 540770 MB
#-----------------------------------------------------------
source alu.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.281 ; gain = 10.926 ; free physical = 112995 ; free virtual = 376603
Command: synth_design -top alu -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 67150
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.242 ; gain = 0.004 ; free physical = 111913 ; free virtual = 375522
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu_controller' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_controller.v:4]
	Parameter OPWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_controller.v:118]
WARNING: [Synth 8-3848] Net clr_Z in module/entity alu_controller does not have driver. [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_controller.v:55]
WARNING: [Synth 8-3848] Net clr_V in module/entity alu_controller does not have driver. [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_controller.v:56]
WARNING: [Synth 8-3848] Net clr_C in module/entity alu_controller does not have driver. [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_controller.v:57]
INFO: [Synth 8-6155] done synthesizing module 'alu_controller' (1#1) [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_controller.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu_datapath' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_datapath.working_nosynth.v:2]
	Parameter ALU_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu_adder' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_adder.v:3]
	Parameter ADDER_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-567] referenced signal 'carry_in' should be on the sensitivity list [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_adder.v:54]
INFO: [Synth 8-6155] done synthesizing module 'alu_adder' (2#1) [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_adder.v:3]
WARNING: [Synth 8-7071] port 'xor_result' of module 'alu_adder' is unconnected for instance 'adder' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_datapath.working_nosynth.v:163]
WARNING: [Synth 8-7071] port 'or_result' of module 'alu_adder' is unconnected for instance 'adder' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_datapath.working_nosynth.v:163]
WARNING: [Synth 8-7071] port 'and_result' of module 'alu_adder' is unconnected for instance 'adder' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_datapath.working_nosynth.v:163]
WARNING: [Synth 8-7023] instance 'adder' of module 'alu_adder' has 10 connections declared, but only 7 given [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_datapath.working_nosynth.v:163]
INFO: [Synth 8-6157] synthesizing module 'alu_barrel_shifter' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_barrel_shifter.v:3]
	Parameter SHIFTER_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-567] referenced signal 'direction' should be on the sensitivity list [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_barrel_shifter.v:103]
WARNING: [Synth 8-567] referenced signal 'x' should be on the sensitivity list [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_barrel_shifter.v:103]
INFO: [Synth 8-6155] done synthesizing module 'alu_barrel_shifter' (3#1) [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_barrel_shifter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu_datapath' (4#1) [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_datapath.working_nosynth.v:2]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu.v:4]
WARNING: [Synth 8-7129] Port mul_AB in module alu_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port clr_Z in module alu_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port clr_C in module alu_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port clr_Z in module alu_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port clr_V in module alu_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port clr_C in module alu_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 111593 ; free virtual = 375205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 111587 ; free virtual = 375199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.246 ; gain = 8.008 ; free physical = 111587 ; free virtual = 375199
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'load_outputs_reg' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_controller.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'Zrev_copy_reg' [/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.srcs/sources_1/imports/verilog/alu_barrel_shifter.v:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112399 ; free virtual = 376007
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 13    
	   5 Input   16 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (controller/load_outputs_reg) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (datapath/shifter/Zrev_copy_reg[8]) is unused and will be removed from module alu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112063 ; free virtual = 375674
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112062 ; free virtual = 375673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112063 ; free virtual = 375674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112097 ; free virtual = 375704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112097 ; free virtual = 375704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112097 ; free virtual = 375704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112097 ; free virtual = 375704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112095 ; free virtual = 375703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112095 ; free virtual = 375703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |    10|
|3     |LUT4 |    18|
|4     |LUT5 |   108|
|5     |LUT6 |   180|
|6     |FDCE |    51|
|7     |FDPE |     3|
|8     |LD   |     7|
|9     |IBUF |    38|
|10    |OBUF |    19|
+------+-----+------+

Report Instance Areas: 
+------+-------------+-------------------+------+
|      |Instance     |Module             |Cells |
+------+-------------+-------------------+------+
|1     |top          |                   |   435|
|2     |  controller |alu_controller     |   226|
|3     |  datapath   |alu_datapath       |   151|
|4     |    shifter  |alu_barrel_shifter |    37|
+------+-------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112095 ; free virtual = 375703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112097 ; free virtual = 375704
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 112097 ; free virtual = 375704
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.258 ; gain = 0.000 ; free physical = 112187 ; free virtual = 375794
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.273 ; gain = 0.000 ; free physical = 112106 ; free virtual = 375717
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

Synth Design complete, checksum: cbd2f152
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2953.273 ; gain = 92.992 ; free physical = 112313 ; free virtual = 375923
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/ecpu_alu/project_1/project_1.runs/synth_1/alu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_utilization_synth.rpt -pb alu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 11:47:38 2022...
