
STM32F401_Termistor_NTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d6c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  08007f10  08007f10  00017f10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084c4  080084c4  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  080084c4  080084c4  000184c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084cc  080084cc  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084cc  080084cc  000184cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080084d0  080084d0  000184d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  080084d4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000390  20000208  080086d8  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000598  080086d8  00020598  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a23b  00000000  00000000  00020277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bd8  00000000  00000000  0002a4b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000878  00000000  00000000  0002c090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000678  00000000  00000000  0002c908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017789  00000000  00000000  0002cf80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aa1d  00000000  00000000  00044709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092c36  00000000  00000000  0004f126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000346c  00000000  00000000  000e1d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000e51c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000208 	.word	0x20000208
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007ef4 	.word	0x08007ef4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000020c 	.word	0x2000020c
 80001dc:	08007ef4 	.word	0x08007ef4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	0000      	movs	r0, r0
	...

08000f58 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f58:	b5b0      	push	{r4, r5, r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f5e:	f000 fe59 	bl	8001c14 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f62:	f000 f8bf 	bl	80010e4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f66:	f000 f9cd 	bl	8001304 <MX_GPIO_Init>
	MX_DMA_Init();
 8000f6a:	f000 f9a3 	bl	80012b4 <MX_DMA_Init>
	MX_ADC1_Init();
 8000f6e:	f000 f925 	bl	80011bc <MX_ADC1_Init>
	MX_USART1_UART_Init();
 8000f72:	f000 f975 	bl	8001260 <MX_USART1_UART_Init>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	unsigned int n = CRC16_2(trama, 6);
 8000f76:	2106      	movs	r1, #6
 8000f78:	484d      	ldr	r0, [pc, #308]	; (80010b0 <main+0x158>)
 8000f7a:	f000 fbbf 	bl	80016fc <CRC16_2>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	607b      	str	r3, [r7, #4]
	unsigned char x = (0xFF00 & n) >> 8, y = 0x00FF & n;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	0a1b      	lsrs	r3, r3, #8
 8000f86:	70fb      	strb	r3, [r7, #3]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	70bb      	strb	r3, [r7, #2]

	HAL_ADC_Start(&hadc1);
 8000f8c:	4849      	ldr	r0, [pc, #292]	; (80010b4 <main+0x15c>)
 8000f8e:	f000 ff1b 	bl	8001dc8 <HAL_ADC_Start>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t*) rxBufferDMA,
 8000f92:	2232      	movs	r2, #50	; 0x32
 8000f94:	4948      	ldr	r1, [pc, #288]	; (80010b8 <main+0x160>)
 8000f96:	4849      	ldr	r0, [pc, #292]	; (80010bc <main+0x164>)
 8000f98:	f002 fdd1 	bl	8003b3e <HAL_UARTEx_ReceiveToIdle_DMA>
			sizeof(rxBufferDMA));
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8000f9c:	4b48      	ldr	r3, [pc, #288]	; (80010c0 <main+0x168>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	4b47      	ldr	r3, [pc, #284]	; (80010c0 <main+0x168>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f022 0208 	bic.w	r2, r2, #8
 8000faa:	601a      	str	r2, [r3, #0]

	while (1) {

		/*  Calculamos el valor de resistencia en el termistor
		 *  mediante la lectura analogica */
		rntc = res * ((4095.0 / filter1(hadc1.Instance->DR)) - 1.0);
 8000fac:	4b41      	ldr	r3, [pc, #260]	; (80010b4 <main+0x15c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb2:	ee07 3a90 	vmov	s15, r3
 8000fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fba:	eeb0 0a67 	vmov.f32	s0, s15
 8000fbe:	f000 fb3d 	bl	800163c <filter1>
 8000fc2:	ee10 3a10 	vmov	r3, s0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fac6 	bl	8000558 <__aeabi_f2d>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	a135      	add	r1, pc, #212	; (adr r1, 80010a8 <main+0x150>)
 8000fd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000fd6:	f7ff fc41 	bl	800085c <__aeabi_ddiv>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	4610      	mov	r0, r2
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f04f 0200 	mov.w	r2, #0
 8000fe6:	4b37      	ldr	r3, [pc, #220]	; (80010c4 <main+0x16c>)
 8000fe8:	f7ff f956 	bl	8000298 <__aeabi_dsub>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4b34      	ldr	r3, [pc, #208]	; (80010c8 <main+0x170>)
 8000ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ffa:	f7ff fb05 	bl	8000608 <__aeabi_dmul>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4932      	ldr	r1, [pc, #200]	; (80010cc <main+0x174>)
 8001004:	e9c1 2300 	strd	r2, r3, [r1]

		// tres calculos diferentes

		temp_celcius_1 = getTemp_1(rntc);
 8001008:	4b30      	ldr	r3, [pc, #192]	; (80010cc <main+0x174>)
 800100a:	ed93 7b00 	vldr	d7, [r3]
 800100e:	eeb0 0a47 	vmov.f32	s0, s14
 8001012:	eef0 0a67 	vmov.f32	s1, s15
 8001016:	f000 f9c7 	bl	80013a8 <getTemp_1>
 800101a:	eeb0 7a40 	vmov.f32	s14, s0
 800101e:	eef0 7a60 	vmov.f32	s15, s1
 8001022:	4b2b      	ldr	r3, [pc, #172]	; (80010d0 <main+0x178>)
 8001024:	ed83 7b00 	vstr	d7, [r3]
		temp_celcius_2 = getTemp_2(rntc);
 8001028:	4b28      	ldr	r3, [pc, #160]	; (80010cc <main+0x174>)
 800102a:	ed93 7b00 	vldr	d7, [r3]
 800102e:	eeb0 0a47 	vmov.f32	s0, s14
 8001032:	eef0 0a67 	vmov.f32	s1, s15
 8001036:	f000 fa23 	bl	8001480 <getTemp_2>
 800103a:	eeb0 7a40 	vmov.f32	s14, s0
 800103e:	eef0 7a60 	vmov.f32	s15, s1
 8001042:	4b24      	ldr	r3, [pc, #144]	; (80010d4 <main+0x17c>)
 8001044:	ed83 7b00 	vstr	d7, [r3]
		temp_celcius_3 = getTemp_3(rntc);
 8001048:	4b20      	ldr	r3, [pc, #128]	; (80010cc <main+0x174>)
 800104a:	ed93 7b00 	vldr	d7, [r3]
 800104e:	eeb0 0a47 	vmov.f32	s0, s14
 8001052:	eef0 0a67 	vmov.f32	s1, s15
 8001056:	f000 fa83 	bl	8001560 <getTemp_3>
 800105a:	eeb0 7a40 	vmov.f32	s14, s0
 800105e:	eef0 7a60 	vmov.f32	s15, s1
 8001062:	4b1d      	ldr	r3, [pc, #116]	; (80010d8 <main+0x180>)
 8001064:	ed83 7b00 	vstr	d7, [r3]

		uint8_t l = sprintf(outBuffer, "temperaturas %.1f, %.1f, %.1f \r\n",
 8001068:	4b19      	ldr	r3, [pc, #100]	; (80010d0 <main+0x178>)
 800106a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800106e:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <main+0x17c>)
 8001070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001074:	4918      	ldr	r1, [pc, #96]	; (80010d8 <main+0x180>)
 8001076:	e9d1 0100 	ldrd	r0, r1, [r1]
 800107a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800107e:	e9cd 2300 	strd	r2, r3, [sp]
 8001082:	4622      	mov	r2, r4
 8001084:	462b      	mov	r3, r5
 8001086:	4915      	ldr	r1, [pc, #84]	; (80010dc <main+0x184>)
 8001088:	4815      	ldr	r0, [pc, #84]	; (80010e0 <main+0x188>)
 800108a:	f004 fb13 	bl	80056b4 <siprintf>
 800108e:	4603      	mov	r3, r0
 8001090:	707b      	strb	r3, [r7, #1]

		// Transmision sin DMA
		//HAL_UART_Transmit_DMA(&huart1, (uint8_t*) outBuffer, l);

		// Transmision con DMA
		HAL_UART_Transmit(&huart1, (uint8_t*) outBuffer, l, 100);
 8001092:	787b      	ldrb	r3, [r7, #1]
 8001094:	b29a      	uxth	r2, r3
 8001096:	2364      	movs	r3, #100	; 0x64
 8001098:	4911      	ldr	r1, [pc, #68]	; (80010e0 <main+0x188>)
 800109a:	4808      	ldr	r0, [pc, #32]	; (80010bc <main+0x164>)
 800109c:	f002 fcbd 	bl	8003a1a <HAL_UART_Transmit>
		 sprintf(outBuffer, "0x%02x\n0x%02x\n", x, y); // to check separated values
		 sprintf(outBuffer, "0x%04x ", CRC16_2(trama, 6));
		 sprintf(outBuffer, "numero 0x%04x", CRC16(trama, 6));
		 */

		HAL_Delay(200);
 80010a0:	20c8      	movs	r0, #200	; 0xc8
 80010a2:	f000 fe29 	bl	8001cf8 <HAL_Delay>
	while (1) {
 80010a6:	e781      	b.n	8000fac <main+0x54>
 80010a8:	00000000 	.word	0x00000000
 80010ac:	40affe00 	.word	0x40affe00
 80010b0:	20000028 	.word	0x20000028
 80010b4:	20000224 	.word	0x20000224
 80010b8:	20000388 	.word	0x20000388
 80010bc:	2000026c 	.word	0x2000026c
 80010c0:	200002b0 	.word	0x200002b0
 80010c4:	3ff00000 	.word	0x3ff00000
 80010c8:	20000000 	.word	0x20000000
 80010cc:	20000008 	.word	0x20000008
 80010d0:	20000370 	.word	0x20000370
 80010d4:	20000378 	.word	0x20000378
 80010d8:	20000380 	.word	0x20000380
 80010dc:	08007f10 	.word	0x08007f10
 80010e0:	200003bc 	.word	0x200003bc

080010e4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b094      	sub	sp, #80	; 0x50
 80010e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80010ea:	f107 0320 	add.w	r3, r7, #32
 80010ee:	2230      	movs	r2, #48	; 0x30
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f004 fbc0 	bl	8005878 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	4b29      	ldr	r3, [pc, #164]	; (80011b4 <SystemClock_Config+0xd0>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	4a28      	ldr	r2, [pc, #160]	; (80011b4 <SystemClock_Config+0xd0>)
 8001112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001116:	6413      	str	r3, [r2, #64]	; 0x40
 8001118:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <SystemClock_Config+0xd0>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001124:	2300      	movs	r3, #0
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	4b23      	ldr	r3, [pc, #140]	; (80011b8 <SystemClock_Config+0xd4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001130:	4a21      	ldr	r2, [pc, #132]	; (80011b8 <SystemClock_Config+0xd4>)
 8001132:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	4b1f      	ldr	r3, [pc, #124]	; (80011b8 <SystemClock_Config+0xd4>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001144:	2301      	movs	r3, #1
 8001146:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001148:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800114c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114e:	2302      	movs	r3, #2
 8001150:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001152:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001156:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 8001158:	2319      	movs	r3, #25
 800115a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 800115c:	23a8      	movs	r3, #168	; 0xa8
 800115e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001160:	2302      	movs	r3, #2
 8001162:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001164:	2304      	movs	r3, #4
 8001166:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001168:	f107 0320 	add.w	r3, r7, #32
 800116c:	4618      	mov	r0, r3
 800116e:	f001 ffaf 	bl	80030d0 <HAL_RCC_OscConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0x98>
		Error_Handler();
 8001178:	f000 fafe 	bl	8001778 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800117c:	230f      	movs	r3, #15
 800117e:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001180:	2302      	movs	r3, #2
 8001182:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001188:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800118c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800118e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001192:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001194:	f107 030c 	add.w	r3, r7, #12
 8001198:	2102      	movs	r1, #2
 800119a:	4618      	mov	r0, r3
 800119c:	f002 fa10 	bl	80035c0 <HAL_RCC_ClockConfig>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <SystemClock_Config+0xc6>
		Error_Handler();
 80011a6:	f000 fae7 	bl	8001778 <Error_Handler>
	}
}
 80011aa:	bf00      	nop
 80011ac:	3750      	adds	r7, #80	; 0x50
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40007000 	.word	0x40007000

080011bc <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80011c2:	463b      	mov	r3, r7
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80011ce:	4b21      	ldr	r3, [pc, #132]	; (8001254 <MX_ADC1_Init+0x98>)
 80011d0:	4a21      	ldr	r2, [pc, #132]	; (8001258 <MX_ADC1_Init+0x9c>)
 80011d2:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 80011d4:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <MX_ADC1_Init+0x98>)
 80011d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80011da:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011dc:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <MX_ADC1_Init+0x98>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80011e2:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <MX_ADC1_Init+0x98>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <MX_ADC1_Init+0x98>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ee:	4b19      	ldr	r3, [pc, #100]	; (8001254 <MX_ADC1_Init+0x98>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011f6:	4b17      	ldr	r3, [pc, #92]	; (8001254 <MX_ADC1_Init+0x98>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011fc:	4b15      	ldr	r3, [pc, #84]	; (8001254 <MX_ADC1_Init+0x98>)
 80011fe:	4a17      	ldr	r2, [pc, #92]	; (800125c <MX_ADC1_Init+0xa0>)
 8001200:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001202:	4b14      	ldr	r3, [pc, #80]	; (8001254 <MX_ADC1_Init+0x98>)
 8001204:	2200      	movs	r2, #0
 8001206:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8001208:	4b12      	ldr	r3, [pc, #72]	; (8001254 <MX_ADC1_Init+0x98>)
 800120a:	2201      	movs	r2, #1
 800120c:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800120e:	4b11      	ldr	r3, [pc, #68]	; (8001254 <MX_ADC1_Init+0x98>)
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001216:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <MX_ADC1_Init+0x98>)
 8001218:	2200      	movs	r2, #0
 800121a:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 800121c:	480d      	ldr	r0, [pc, #52]	; (8001254 <MX_ADC1_Init+0x98>)
 800121e:	f000 fd8f 	bl	8001d40 <HAL_ADC_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_ADC1_Init+0x70>
		Error_Handler();
 8001228:	f000 faa6 	bl	8001778 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 800122c:	2305      	movs	r3, #5
 800122e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001230:	2301      	movs	r3, #1
 8001232:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001234:	2301      	movs	r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	; (8001254 <MX_ADC1_Init+0x98>)
 800123e:	f000 fe77 	bl	8001f30 <HAL_ADC_ConfigChannel>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_ADC1_Init+0x90>
		Error_Handler();
 8001248:	f000 fa96 	bl	8001778 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000224 	.word	0x20000224
 8001258:	40012000 	.word	0x40012000
 800125c:	0f000001 	.word	0x0f000001

08001260 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001264:	4b11      	ldr	r3, [pc, #68]	; (80012ac <MX_USART1_UART_Init+0x4c>)
 8001266:	4a12      	ldr	r2, [pc, #72]	; (80012b0 <MX_USART1_UART_Init+0x50>)
 8001268:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800126a:	4b10      	ldr	r3, [pc, #64]	; (80012ac <MX_USART1_UART_Init+0x4c>)
 800126c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001270:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001272:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <MX_USART1_UART_Init+0x4c>)
 8001274:	2200      	movs	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001278:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <MX_USART1_UART_Init+0x4c>)
 800127a:	2200      	movs	r2, #0
 800127c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800127e:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <MX_USART1_UART_Init+0x4c>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001284:	4b09      	ldr	r3, [pc, #36]	; (80012ac <MX_USART1_UART_Init+0x4c>)
 8001286:	220c      	movs	r2, #12
 8001288:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800128a:	4b08      	ldr	r3, [pc, #32]	; (80012ac <MX_USART1_UART_Init+0x4c>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001290:	4b06      	ldr	r3, [pc, #24]	; (80012ac <MX_USART1_UART_Init+0x4c>)
 8001292:	2200      	movs	r2, #0
 8001294:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001296:	4805      	ldr	r0, [pc, #20]	; (80012ac <MX_USART1_UART_Init+0x4c>)
 8001298:	f002 fb72 	bl	8003980 <HAL_UART_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 80012a2:	f000 fa69 	bl	8001778 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	2000026c 	.word	0x2000026c
 80012b0:	40011000 	.word	0x40011000

080012b4 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	4b10      	ldr	r3, [pc, #64]	; (8001300 <MX_DMA_Init+0x4c>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a0f      	ldr	r2, [pc, #60]	; (8001300 <MX_DMA_Init+0x4c>)
 80012c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <MX_DMA_Init+0x4c>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 2, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2102      	movs	r1, #2
 80012da:	203a      	movs	r0, #58	; 0x3a
 80012dc:	f001 f921 	bl	8002522 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80012e0:	203a      	movs	r0, #58	; 0x3a
 80012e2:	f001 f93a 	bl	800255a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2100      	movs	r1, #0
 80012ea:	2046      	movs	r0, #70	; 0x46
 80012ec:	f001 f919 	bl	8002522 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80012f0:	2046      	movs	r0, #70	; 0x46
 80012f2:	f001 f932 	bl	800255a <HAL_NVIC_EnableIRQ>

}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40023800 	.word	0x40023800

08001304 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b088      	sub	sp, #32
 8001308:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800130a:	f107 030c 	add.w	r3, r7, #12
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	4b20      	ldr	r3, [pc, #128]	; (80013a0 <MX_GPIO_Init+0x9c>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	4a1f      	ldr	r2, [pc, #124]	; (80013a0 <MX_GPIO_Init+0x9c>)
 8001324:	f043 0304 	orr.w	r3, r3, #4
 8001328:	6313      	str	r3, [r2, #48]	; 0x30
 800132a:	4b1d      	ldr	r3, [pc, #116]	; (80013a0 <MX_GPIO_Init+0x9c>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	f003 0304 	and.w	r3, r3, #4
 8001332:	60bb      	str	r3, [r7, #8]
 8001334:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <MX_GPIO_Init+0x9c>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a18      	ldr	r2, [pc, #96]	; (80013a0 <MX_GPIO_Init+0x9c>)
 8001340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b16      	ldr	r3, [pc, #88]	; (80013a0 <MX_GPIO_Init+0x9c>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800134e:	607b      	str	r3, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	603b      	str	r3, [r7, #0]
 8001356:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <MX_GPIO_Init+0x9c>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	4a11      	ldr	r2, [pc, #68]	; (80013a0 <MX_GPIO_Init+0x9c>)
 800135c:	f043 0301 	orr.w	r3, r3, #1
 8001360:	6313      	str	r3, [r2, #48]	; 0x30
 8001362:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <MX_GPIO_Init+0x9c>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	603b      	str	r3, [r7, #0]
 800136c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001374:	480b      	ldr	r0, [pc, #44]	; (80013a4 <MX_GPIO_Init+0xa0>)
 8001376:	f001 fe91 	bl	800309c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800137a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800137e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001380:	2301      	movs	r3, #1
 8001382:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001388:	2300      	movs	r3, #0
 800138a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800138c:	f107 030c 	add.w	r3, r7, #12
 8001390:	4619      	mov	r1, r3
 8001392:	4804      	ldr	r0, [pc, #16]	; (80013a4 <MX_GPIO_Init+0xa0>)
 8001394:	f001 fcfe 	bl	8002d94 <HAL_GPIO_Init>

}
 8001398:	bf00      	nop
 800139a:	3720      	adds	r7, #32
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40023800 	.word	0x40023800
 80013a4:	40020800 	.word	0x40020800

080013a8 <getTemp_1>:

/* USER CODE BEGIN 4 */

/* funcion con coeficientes Steinhart-Hart */
double getTemp_1(double res_ntc) {
 80013a8:	b5b0      	push	{r4, r5, r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	ed87 0b00 	vstr	d0, [r7]

	double tempKelvin;
	double tempCelcius;
	double log_r;

	log_r = log(res_ntc);
 80013b2:	ed97 0b00 	vldr	d0, [r7]
 80013b6:	f006 fb9b 	bl	8007af0 <log>
 80013ba:	ed87 0b06 	vstr	d0, [r7, #24]

	tempKelvin = 1 / (A + (B * log_r) + (C * log_r * log_r * log_r));
 80013be:	4b2c      	ldr	r3, [pc, #176]	; (8001470 <getTemp_1+0xc8>)
 80013c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013c8:	f7ff f91e 	bl	8000608 <__aeabi_dmul>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	4610      	mov	r0, r2
 80013d2:	4619      	mov	r1, r3
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <getTemp_1+0xcc>)
 80013d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013da:	f7fe ff5f 	bl	800029c <__adddf3>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	4614      	mov	r4, r2
 80013e4:	461d      	mov	r5, r3
 80013e6:	4b24      	ldr	r3, [pc, #144]	; (8001478 <getTemp_1+0xd0>)
 80013e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013f0:	f7ff f90a 	bl	8000608 <__aeabi_dmul>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4610      	mov	r0, r2
 80013fa:	4619      	mov	r1, r3
 80013fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001400:	f7ff f902 	bl	8000608 <__aeabi_dmul>
 8001404:	4602      	mov	r2, r0
 8001406:	460b      	mov	r3, r1
 8001408:	4610      	mov	r0, r2
 800140a:	4619      	mov	r1, r3
 800140c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001410:	f7ff f8fa 	bl	8000608 <__aeabi_dmul>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	4620      	mov	r0, r4
 800141a:	4629      	mov	r1, r5
 800141c:	f7fe ff3e 	bl	800029c <__adddf3>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	f04f 0000 	mov.w	r0, #0
 8001428:	4914      	ldr	r1, [pc, #80]	; (800147c <getTemp_1+0xd4>)
 800142a:	f7ff fa17 	bl	800085c <__aeabi_ddiv>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	e9c7 2304 	strd	r2, r3, [r7, #16]
	tempCelcius = tempKelvin - 273.15;  // Kelvin a grados centigrados
 8001436:	a30c      	add	r3, pc, #48	; (adr r3, 8001468 <getTemp_1+0xc0>)
 8001438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800143c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001440:	f7fe ff2a 	bl	8000298 <__aeabi_dsub>
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return tempCelcius;
 800144c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001450:	ec43 2b17 	vmov	d7, r2, r3

}
 8001454:	eeb0 0a47 	vmov.f32	s0, s14
 8001458:	eef0 0a67 	vmov.f32	s1, s15
 800145c:	3720      	adds	r7, #32
 800145e:	46bd      	mov	sp, r7
 8001460:	bdb0      	pop	{r4, r5, r7, pc}
 8001462:	bf00      	nop
 8001464:	f3af 8000 	nop.w
 8001468:	66666666 	.word	0x66666666
 800146c:	40711266 	.word	0x40711266
 8001470:	20000018 	.word	0x20000018
 8001474:	20000010 	.word	0x20000010
 8001478:	20000020 	.word	0x20000020
 800147c:	3ff00000 	.word	0x3ff00000

08001480 <getTemp_2>:

/* funcion con menos carga computacional */
/* funcion con la contstante 3950 */
double getTemp_2(double res_ntc) {
 8001480:	b5b0      	push	{r4, r5, r7, lr}
 8001482:	b08a      	sub	sp, #40	; 0x28
 8001484:	af00      	add	r7, sp, #0
 8001486:	ed87 0b00 	vstr	d0, [r7]

	double beta = 3950.0;
 800148a:	a32d      	add	r3, pc, #180	; (adr r3, 8001540 <getTemp_2+0xc0>)
 800148c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001490:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temp0 = 298.15; // 25 grados celcius
 8001494:	a32c      	add	r3, pc, #176	; (adr r3, 8001548 <getTemp_2+0xc8>)
 8001496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double r0 = 100000.0;  // res a 25 grados celcius
 800149e:	a32c      	add	r3, pc, #176	; (adr r3, 8001550 <getTemp_2+0xd0>)
 80014a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a4:	e9c7 2304 	strd	r2, r3, [r7, #16]

	float tempKelvin;
	float tempCelcius;

	tempKelvin = beta / (log(res_ntc / r0) + (beta / temp0));
 80014a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80014ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014b0:	f7ff f9d4 	bl	800085c <__aeabi_ddiv>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	ec43 2b17 	vmov	d7, r2, r3
 80014bc:	eeb0 0a47 	vmov.f32	s0, s14
 80014c0:	eef0 0a67 	vmov.f32	s1, s15
 80014c4:	f006 fb14 	bl	8007af0 <log>
 80014c8:	ec55 4b10 	vmov	r4, r5, d0
 80014cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014d0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014d4:	f7ff f9c2 	bl	800085c <__aeabi_ddiv>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	4620      	mov	r0, r4
 80014de:	4629      	mov	r1, r5
 80014e0:	f7fe fedc 	bl	800029c <__adddf3>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80014ec:	f7ff f9b6 	bl	800085c <__aeabi_ddiv>
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	4610      	mov	r0, r2
 80014f6:	4619      	mov	r1, r3
 80014f8:	f7ff fb5e 	bl	8000bb8 <__aeabi_d2f>
 80014fc:	4603      	mov	r3, r0
 80014fe:	60fb      	str	r3, [r7, #12]
	tempCelcius = tempKelvin - 273.15;  // Kelvin a grados centigrados
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f7ff f829 	bl	8000558 <__aeabi_f2d>
 8001506:	a314      	add	r3, pc, #80	; (adr r3, 8001558 <getTemp_2+0xd8>)
 8001508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150c:	f7fe fec4 	bl	8000298 <__aeabi_dsub>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	4610      	mov	r0, r2
 8001516:	4619      	mov	r1, r3
 8001518:	f7ff fb4e 	bl	8000bb8 <__aeabi_d2f>
 800151c:	4603      	mov	r3, r0
 800151e:	60bb      	str	r3, [r7, #8]

	return tempCelcius;
 8001520:	68b8      	ldr	r0, [r7, #8]
 8001522:	f7ff f819 	bl	8000558 <__aeabi_f2d>
 8001526:	4602      	mov	r2, r0
 8001528:	460b      	mov	r3, r1
 800152a:	ec43 2b17 	vmov	d7, r2, r3

}
 800152e:	eeb0 0a47 	vmov.f32	s0, s14
 8001532:	eef0 0a67 	vmov.f32	s1, s15
 8001536:	3728      	adds	r7, #40	; 0x28
 8001538:	46bd      	mov	sp, r7
 800153a:	bdb0      	pop	{r4, r5, r7, pc}
 800153c:	f3af 8000 	nop.w
 8001540:	00000000 	.word	0x00000000
 8001544:	40aedc00 	.word	0x40aedc00
 8001548:	66666666 	.word	0x66666666
 800154c:	4072a266 	.word	0x4072a266
 8001550:	00000000 	.word	0x00000000
 8001554:	40f86a00 	.word	0x40f86a00
 8001558:	66666666 	.word	0x66666666
 800155c:	40711266 	.word	0x40711266

08001560 <getTemp_3>:

/* funcion con mas carga computacional */
/* funcion con la contstante 3950 */
double getTemp_3(double res_ntc) {
 8001560:	b5b0      	push	{r4, r5, r7, lr}
 8001562:	b08c      	sub	sp, #48	; 0x30
 8001564:	af00      	add	r7, sp, #0
 8001566:	ed87 0b00 	vstr	d0, [r7]

	double beta = 3950.0;
 800156a:	a32e      	add	r3, pc, #184	; (adr r3, 8001624 <getTemp_3+0xc4>)
 800156c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001570:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double temp0 = 298.15; // 25 grados celcius
 8001574:	a32d      	add	r3, pc, #180	; (adr r3, 800162c <getTemp_3+0xcc>)
 8001576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double r0 = 100000.0;  // res a 25 grados celcius
 800157e:	a32d      	add	r3, pc, #180	; (adr r3, 8001634 <getTemp_3+0xd4>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double tempKelvin;
	double tempCelcius;

	tempKelvin = pow((log(res_ntc / r0) / beta) + (1 / temp0), -1);
 8001588:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800158c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001590:	f7ff f964 	bl	800085c <__aeabi_ddiv>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	ec43 2b17 	vmov	d7, r2, r3
 800159c:	eeb0 0a47 	vmov.f32	s0, s14
 80015a0:	eef0 0a67 	vmov.f32	s1, s15
 80015a4:	f006 faa4 	bl	8007af0 <log>
 80015a8:	ec51 0b10 	vmov	r0, r1, d0
 80015ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80015b0:	f7ff f954 	bl	800085c <__aeabi_ddiv>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4614      	mov	r4, r2
 80015ba:	461d      	mov	r5, r3
 80015bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015c0:	f04f 0000 	mov.w	r0, #0
 80015c4:	4916      	ldr	r1, [pc, #88]	; (8001620 <getTemp_3+0xc0>)
 80015c6:	f7ff f949 	bl	800085c <__aeabi_ddiv>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	4620      	mov	r0, r4
 80015d0:	4629      	mov	r1, r5
 80015d2:	f7fe fe63 	bl	800029c <__adddf3>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	f04f 0000 	mov.w	r0, #0
 80015de:	4910      	ldr	r1, [pc, #64]	; (8001620 <getTemp_3+0xc0>)
 80015e0:	f7ff f93c 	bl	800085c <__aeabi_ddiv>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	tempCelcius = tempKelvin - 273.15;  // Kelvin a grados centigrados
 80015ec:	a30a      	add	r3, pc, #40	; (adr r3, 8001618 <getTemp_3+0xb8>)
 80015ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015f6:	f7fe fe4f 	bl	8000298 <__aeabi_dsub>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return tempCelcius;
 8001602:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001606:	ec43 2b17 	vmov	d7, r2, r3

}
 800160a:	eeb0 0a47 	vmov.f32	s0, s14
 800160e:	eef0 0a67 	vmov.f32	s1, s15
 8001612:	3730      	adds	r7, #48	; 0x30
 8001614:	46bd      	mov	sp, r7
 8001616:	bdb0      	pop	{r4, r5, r7, pc}
 8001618:	66666666 	.word	0x66666666
 800161c:	40711266 	.word	0x40711266
 8001620:	3ff00000 	.word	0x3ff00000
 8001624:	00000000 	.word	0x00000000
 8001628:	40aedc00 	.word	0x40aedc00
 800162c:	66666666 	.word	0x66666666
 8001630:	4072a266 	.word	0x4072a266
 8001634:	00000000 	.word	0x00000000
 8001638:	40f86a00 	.word	0x40f86a00

0800163c <filter1>:

float filter1(float signal) {
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	ed87 0a01 	vstr	s0, [r7, #4]
	float alpha = 0.1818f; // alpha = 2/(n+1) -- n es el numero de muestras a promediar
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <filter1+0x50>)
 8001648:	60fb      	str	r3, [r7, #12]
	static float s = 0;

	// EMA = (alpha * ValorActual) + (( 1 - alpha) * EMA_anterior)
	s = (alpha * signal) + ((1 - alpha) * s);
 800164a:	ed97 7a03 	vldr	s14, [r7, #12]
 800164e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001652:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001656:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800165a:	edd7 7a03 	vldr	s15, [r7, #12]
 800165e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <filter1+0x54>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800166c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001670:	4b07      	ldr	r3, [pc, #28]	; (8001690 <filter1+0x54>)
 8001672:	edc3 7a00 	vstr	s15, [r3]
	return s;
 8001676:	4b06      	ldr	r3, [pc, #24]	; (8001690 <filter1+0x54>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	ee07 3a90 	vmov	s15, r3
}
 800167e:	eeb0 0a67 	vmov.f32	s0, s15
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	3e3a29c7 	.word	0x3e3a29c7
 8001690:	20000440 	.word	0x20000440

08001694 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	807b      	strh	r3, [r7, #2]
	uint32_t cant;

	// En caso de haber vaiorios  UART habilitados preguntar cual genero la interrupcion
	if (huart->Instance == USART1) {
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a10      	ldr	r2, [pc, #64]	; (80016e8 <HAL_UARTEx_RxEventCallback+0x54>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d119      	bne.n	80016de <HAL_UARTEx_RxEventCallback+0x4a>
		// obtener la longitud de la cadena recibida
		cant = __HAL_DMA_GET_COUNTER(&hdma_usart1_rx); //lee el valor del contador regrecivo DMA
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <HAL_UARTEx_RxEventCallback+0x58>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	60fb      	str	r3, [r7, #12]
		cant = sizeof(rxBufferDMA) - cant;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 80016b8:	60fb      	str	r3, [r7, #12]
		//copia los datos recibidos
		memcpy(dest, rxBufferDMA, cant);
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	490c      	ldr	r1, [pc, #48]	; (80016f0 <HAL_UARTEx_RxEventCallback+0x5c>)
 80016be:	480d      	ldr	r0, [pc, #52]	; (80016f4 <HAL_UARTEx_RxEventCallback+0x60>)
 80016c0:	f004 f913 	bl	80058ea <memcpy>

		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t*) rxBufferDMA,
 80016c4:	2232      	movs	r2, #50	; 0x32
 80016c6:	490a      	ldr	r1, [pc, #40]	; (80016f0 <HAL_UARTEx_RxEventCallback+0x5c>)
 80016c8:	480b      	ldr	r0, [pc, #44]	; (80016f8 <HAL_UARTEx_RxEventCallback+0x64>)
 80016ca:	f002 fa38 	bl	8003b3e <HAL_UARTEx_ReceiveToIdle_DMA>
				sizeof(rxBufferDMA));
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80016ce:	4b07      	ldr	r3, [pc, #28]	; (80016ec <HAL_UARTEx_RxEventCallback+0x58>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b05      	ldr	r3, [pc, #20]	; (80016ec <HAL_UARTEx_RxEventCallback+0x58>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f022 0208 	bic.w	r2, r2, #8
 80016dc:	601a      	str	r2, [r3, #0]
	}

}
 80016de:	bf00      	nop
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40011000 	.word	0x40011000
 80016ec:	200002b0 	.word	0x200002b0
 80016f0:	20000388 	.word	0x20000388
 80016f4:	200003f0 	.word	0x200003f0
 80016f8:	2000026c 	.word	0x2000026c

080016fc <CRC16_2>:

uint16_t CRC16_2(char *buf, uint16_t len) {
 80016fc:	b480      	push	{r7}
 80016fe:	b087      	sub	sp, #28
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	460b      	mov	r3, r1
 8001706:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001708:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800170c:	82fb      	strh	r3, [r7, #22]
	for (int pos = 0; pos < len; pos++) {
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	e026      	b.n	8001762 <CRC16_2+0x66>
		crc ^= (unsigned int) buf[pos];  // XOR byte into least sig. byte of crc
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	b29a      	uxth	r2, r3
 800171e:	8afb      	ldrh	r3, [r7, #22]
 8001720:	4053      	eors	r3, r2
 8001722:	82fb      	strh	r3, [r7, #22]

		for (int i = 8; i != 0; i--) {    // Loop over each bit
 8001724:	2308      	movs	r3, #8
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	e015      	b.n	8001756 <CRC16_2+0x5a>
			if ((crc & 0x0001) != 0) {      // If the LSB is set
 800172a:	8afb      	ldrh	r3, [r7, #22]
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	2b00      	cmp	r3, #0
 8001732:	d00a      	beq.n	800174a <CRC16_2+0x4e>
				crc >>= 1;                    // Shift right and XOR 0xA001
 8001734:	8afb      	ldrh	r3, [r7, #22]
 8001736:	085b      	lsrs	r3, r3, #1
 8001738:	82fb      	strh	r3, [r7, #22]
				crc ^= 0xA001;
 800173a:	8afb      	ldrh	r3, [r7, #22]
 800173c:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8001740:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8001744:	43db      	mvns	r3, r3
 8001746:	82fb      	strh	r3, [r7, #22]
 8001748:	e002      	b.n	8001750 <CRC16_2+0x54>
			} else
				// Else LSB is not set
				crc >>= 1;                    // Just shift right
 800174a:	8afb      	ldrh	r3, [r7, #22]
 800174c:	085b      	lsrs	r3, r3, #1
 800174e:	82fb      	strh	r3, [r7, #22]
		for (int i = 8; i != 0; i--) {    // Loop over each bit
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	3b01      	subs	r3, #1
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d1e6      	bne.n	800172a <CRC16_2+0x2e>
	for (int pos = 0; pos < len; pos++) {
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	3301      	adds	r3, #1
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	887b      	ldrh	r3, [r7, #2]
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	429a      	cmp	r2, r3
 8001768:	dbd4      	blt.n	8001714 <CRC16_2+0x18>
		}
	}

	return crc;
 800176a:	8afb      	ldrh	r3, [r7, #22]
}
 800176c:	4618      	mov	r0, r3
 800176e:	371c      	adds	r7, #28
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800177c:	b672      	cpsid	i
}
 800177e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001780:	e7fe      	b.n	8001780 <Error_Handler+0x8>
	...

08001784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	607b      	str	r3, [r7, #4]
 800178e:	4b10      	ldr	r3, [pc, #64]	; (80017d0 <HAL_MspInit+0x4c>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001792:	4a0f      	ldr	r2, [pc, #60]	; (80017d0 <HAL_MspInit+0x4c>)
 8001794:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001798:	6453      	str	r3, [r2, #68]	; 0x44
 800179a:	4b0d      	ldr	r3, [pc, #52]	; (80017d0 <HAL_MspInit+0x4c>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	603b      	str	r3, [r7, #0]
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <HAL_MspInit+0x4c>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	4a08      	ldr	r2, [pc, #32]	; (80017d0 <HAL_MspInit+0x4c>)
 80017b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b4:	6413      	str	r3, [r2, #64]	; 0x40
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <HAL_MspInit+0x4c>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40023800 	.word	0x40023800

080017d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08a      	sub	sp, #40	; 0x28
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a17      	ldr	r2, [pc, #92]	; (8001850 <HAL_ADC_MspInit+0x7c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d127      	bne.n	8001846 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
 80017fa:	4b16      	ldr	r3, [pc, #88]	; (8001854 <HAL_ADC_MspInit+0x80>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fe:	4a15      	ldr	r2, [pc, #84]	; (8001854 <HAL_ADC_MspInit+0x80>)
 8001800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001804:	6453      	str	r3, [r2, #68]	; 0x44
 8001806:	4b13      	ldr	r3, [pc, #76]	; (8001854 <HAL_ADC_MspInit+0x80>)
 8001808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <HAL_ADC_MspInit+0x80>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a0e      	ldr	r2, [pc, #56]	; (8001854 <HAL_ADC_MspInit+0x80>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <HAL_ADC_MspInit+0x80>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800182e:	2320      	movs	r3, #32
 8001830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001832:	2303      	movs	r3, #3
 8001834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	; (8001858 <HAL_ADC_MspInit+0x84>)
 8001842:	f001 faa7 	bl	8002d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001846:	bf00      	nop
 8001848:	3728      	adds	r7, #40	; 0x28
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40012000 	.word	0x40012000
 8001854:	40023800 	.word	0x40023800
 8001858:	40020000 	.word	0x40020000

0800185c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	; 0x28
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a4c      	ldr	r2, [pc, #304]	; (80019ac <HAL_UART_MspInit+0x150>)
 800187a:	4293      	cmp	r3, r2
 800187c:	f040 8091 	bne.w	80019a2 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001880:	2300      	movs	r3, #0
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	4b4a      	ldr	r3, [pc, #296]	; (80019b0 <HAL_UART_MspInit+0x154>)
 8001886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001888:	4a49      	ldr	r2, [pc, #292]	; (80019b0 <HAL_UART_MspInit+0x154>)
 800188a:	f043 0310 	orr.w	r3, r3, #16
 800188e:	6453      	str	r3, [r2, #68]	; 0x44
 8001890:	4b47      	ldr	r3, [pc, #284]	; (80019b0 <HAL_UART_MspInit+0x154>)
 8001892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001894:	f003 0310 	and.w	r3, r3, #16
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189c:	2300      	movs	r3, #0
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	4b43      	ldr	r3, [pc, #268]	; (80019b0 <HAL_UART_MspInit+0x154>)
 80018a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a4:	4a42      	ldr	r2, [pc, #264]	; (80019b0 <HAL_UART_MspInit+0x154>)
 80018a6:	f043 0301 	orr.w	r3, r3, #1
 80018aa:	6313      	str	r3, [r2, #48]	; 0x30
 80018ac:	4b40      	ldr	r3, [pc, #256]	; (80019b0 <HAL_UART_MspInit+0x154>)
 80018ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b0:	f003 0301 	and.w	r3, r3, #1
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80018b8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80018bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018be:	2302      	movs	r3, #2
 80018c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c6:	2303      	movs	r3, #3
 80018c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018ca:	2307      	movs	r3, #7
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ce:	f107 0314 	add.w	r3, r7, #20
 80018d2:	4619      	mov	r1, r3
 80018d4:	4837      	ldr	r0, [pc, #220]	; (80019b4 <HAL_UART_MspInit+0x158>)
 80018d6:	f001 fa5d 	bl	8002d94 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80018da:	4b37      	ldr	r3, [pc, #220]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 80018dc:	4a37      	ldr	r2, [pc, #220]	; (80019bc <HAL_UART_MspInit+0x160>)
 80018de:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80018e0:	4b35      	ldr	r3, [pc, #212]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 80018e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018e6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018e8:	4b33      	ldr	r3, [pc, #204]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018ee:	4b32      	ldr	r3, [pc, #200]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018f4:	4b30      	ldr	r3, [pc, #192]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 80018f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018fa:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018fc:	4b2e      	ldr	r3, [pc, #184]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 80018fe:	2200      	movs	r2, #0
 8001900:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001902:	4b2d      	ldr	r3, [pc, #180]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 8001904:	2200      	movs	r2, #0
 8001906:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001908:	4b2b      	ldr	r3, [pc, #172]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 800190a:	2200      	movs	r2, #0
 800190c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800190e:	4b2a      	ldr	r3, [pc, #168]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 8001910:	2200      	movs	r2, #0
 8001912:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001914:	4b28      	ldr	r3, [pc, #160]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 8001916:	2200      	movs	r2, #0
 8001918:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800191a:	4827      	ldr	r0, [pc, #156]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 800191c:	f000 fe38 	bl	8002590 <HAL_DMA_Init>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001926:	f7ff ff27 	bl	8001778 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a22      	ldr	r2, [pc, #136]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 800192e:	639a      	str	r2, [r3, #56]	; 0x38
 8001930:	4a21      	ldr	r2, [pc, #132]	; (80019b8 <HAL_UART_MspInit+0x15c>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001936:	4b22      	ldr	r3, [pc, #136]	; (80019c0 <HAL_UART_MspInit+0x164>)
 8001938:	4a22      	ldr	r2, [pc, #136]	; (80019c4 <HAL_UART_MspInit+0x168>)
 800193a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800193c:	4b20      	ldr	r3, [pc, #128]	; (80019c0 <HAL_UART_MspInit+0x164>)
 800193e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001942:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001944:	4b1e      	ldr	r3, [pc, #120]	; (80019c0 <HAL_UART_MspInit+0x164>)
 8001946:	2240      	movs	r2, #64	; 0x40
 8001948:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800194a:	4b1d      	ldr	r3, [pc, #116]	; (80019c0 <HAL_UART_MspInit+0x164>)
 800194c:	2200      	movs	r2, #0
 800194e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001950:	4b1b      	ldr	r3, [pc, #108]	; (80019c0 <HAL_UART_MspInit+0x164>)
 8001952:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001956:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001958:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <HAL_UART_MspInit+0x164>)
 800195a:	2200      	movs	r2, #0
 800195c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800195e:	4b18      	ldr	r3, [pc, #96]	; (80019c0 <HAL_UART_MspInit+0x164>)
 8001960:	2200      	movs	r2, #0
 8001962:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001964:	4b16      	ldr	r3, [pc, #88]	; (80019c0 <HAL_UART_MspInit+0x164>)
 8001966:	2200      	movs	r2, #0
 8001968:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800196a:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <HAL_UART_MspInit+0x164>)
 800196c:	2200      	movs	r2, #0
 800196e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001970:	4b13      	ldr	r3, [pc, #76]	; (80019c0 <HAL_UART_MspInit+0x164>)
 8001972:	2200      	movs	r2, #0
 8001974:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001976:	4812      	ldr	r0, [pc, #72]	; (80019c0 <HAL_UART_MspInit+0x164>)
 8001978:	f000 fe0a 	bl	8002590 <HAL_DMA_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001982:	f7ff fef9 	bl	8001778 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a0d      	ldr	r2, [pc, #52]	; (80019c0 <HAL_UART_MspInit+0x164>)
 800198a:	635a      	str	r2, [r3, #52]	; 0x34
 800198c:	4a0c      	ldr	r2, [pc, #48]	; (80019c0 <HAL_UART_MspInit+0x164>)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001992:	2200      	movs	r2, #0
 8001994:	2101      	movs	r1, #1
 8001996:	2025      	movs	r0, #37	; 0x25
 8001998:	f000 fdc3 	bl	8002522 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800199c:	2025      	movs	r0, #37	; 0x25
 800199e:	f000 fddc 	bl	800255a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80019a2:	bf00      	nop
 80019a4:	3728      	adds	r7, #40	; 0x28
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40011000 	.word	0x40011000
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40020000 	.word	0x40020000
 80019b8:	200002b0 	.word	0x200002b0
 80019bc:	40026440 	.word	0x40026440
 80019c0:	20000310 	.word	0x20000310
 80019c4:	400264b8 	.word	0x400264b8

080019c8 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019cc:	f000 f974 	bl	8001cb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019d8:	4802      	ldr	r0, [pc, #8]	; (80019e4 <USART1_IRQHandler+0x10>)
 80019da:	f002 f915 	bl	8003c08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	2000026c 	.word	0x2000026c

080019e8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80019ec:	4802      	ldr	r0, [pc, #8]	; (80019f8 <DMA2_Stream2_IRQHandler+0x10>)
 80019ee:	f000 ff67 	bl	80028c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	200002b0 	.word	0x200002b0

080019fc <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001a00:	4802      	ldr	r0, [pc, #8]	; (8001a0c <DMA2_Stream7_IRQHandler+0x10>)
 8001a02:	f000 ff5d 	bl	80028c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000310 	.word	0x20000310

08001a10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return 1;
 8001a14:	2301      	movs	r3, #1
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <_kill>:

int _kill(int pid, int sig)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a2a:	f003 ff31 	bl	8005890 <__errno>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2216      	movs	r2, #22
 8001a32:	601a      	str	r2, [r3, #0]
  return -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_exit>:

void _exit (int status)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff ffe7 	bl	8001a20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a52:	e7fe      	b.n	8001a52 <_exit+0x12>

08001a54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
 8001a64:	e00a      	b.n	8001a7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a66:	f3af 8000 	nop.w
 8001a6a:	4601      	mov	r1, r0
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	1c5a      	adds	r2, r3, #1
 8001a70:	60ba      	str	r2, [r7, #8]
 8001a72:	b2ca      	uxtb	r2, r1
 8001a74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	dbf0      	blt.n	8001a66 <_read+0x12>
  }

  return len;
 8001a84:	687b      	ldr	r3, [r7, #4]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	60f8      	str	r0, [r7, #12]
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e009      	b.n	8001ab4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	60ba      	str	r2, [r7, #8]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	697a      	ldr	r2, [r7, #20]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	dbf1      	blt.n	8001aa0 <_write+0x12>
  }
  return len;
 8001abc:	687b      	ldr	r3, [r7, #4]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <_close>:

int _close(int file)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
 8001ae6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001aee:	605a      	str	r2, [r3, #4]
  return 0;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <_isatty>:

int _isatty(int file)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b06:	2301      	movs	r3, #1
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	60b9      	str	r1, [r7, #8]
 8001b1e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b38:	4a14      	ldr	r2, [pc, #80]	; (8001b8c <_sbrk+0x5c>)
 8001b3a:	4b15      	ldr	r3, [pc, #84]	; (8001b90 <_sbrk+0x60>)
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b44:	4b13      	ldr	r3, [pc, #76]	; (8001b94 <_sbrk+0x64>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d102      	bne.n	8001b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b4c:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <_sbrk+0x64>)
 8001b4e:	4a12      	ldr	r2, [pc, #72]	; (8001b98 <_sbrk+0x68>)
 8001b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b52:	4b10      	ldr	r3, [pc, #64]	; (8001b94 <_sbrk+0x64>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d207      	bcs.n	8001b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b60:	f003 fe96 	bl	8005890 <__errno>
 8001b64:	4603      	mov	r3, r0
 8001b66:	220c      	movs	r2, #12
 8001b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b6e:	e009      	b.n	8001b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b70:	4b08      	ldr	r3, [pc, #32]	; (8001b94 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b76:	4b07      	ldr	r3, [pc, #28]	; (8001b94 <_sbrk+0x64>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4a05      	ldr	r2, [pc, #20]	; (8001b94 <_sbrk+0x64>)
 8001b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b82:	68fb      	ldr	r3, [r7, #12]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20010000 	.word	0x20010000
 8001b90:	00000400 	.word	0x00000400
 8001b94:	20000444 	.word	0x20000444
 8001b98:	20000598 	.word	0x20000598

08001b9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ba0:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <SystemInit+0x20>)
 8001ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ba6:	4a05      	ldr	r2, [pc, #20]	; (8001bbc <SystemInit+0x20>)
 8001ba8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bf8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bc4:	480d      	ldr	r0, [pc, #52]	; (8001bfc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001bc6:	490e      	ldr	r1, [pc, #56]	; (8001c00 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001bc8:	4a0e      	ldr	r2, [pc, #56]	; (8001c04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bcc:	e002      	b.n	8001bd4 <LoopCopyDataInit>

08001bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd2:	3304      	adds	r3, #4

08001bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd8:	d3f9      	bcc.n	8001bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bda:	4a0b      	ldr	r2, [pc, #44]	; (8001c08 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001bdc:	4c0b      	ldr	r4, [pc, #44]	; (8001c0c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be0:	e001      	b.n	8001be6 <LoopFillZerobss>

08001be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be4:	3204      	adds	r2, #4

08001be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be8:	d3fb      	bcc.n	8001be2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bea:	f7ff ffd7 	bl	8001b9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bee:	f003 fe55 	bl	800589c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bf2:	f7ff f9b1 	bl	8000f58 <main>
  bx  lr    
 8001bf6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bf8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c00:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8001c04:	080084d4 	.word	0x080084d4
  ldr r2, =_sbss
 8001c08:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8001c0c:	20000598 	.word	0x20000598

08001c10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c10:	e7fe      	b.n	8001c10 <ADC_IRQHandler>
	...

08001c14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c18:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <HAL_Init+0x40>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a0d      	ldr	r2, [pc, #52]	; (8001c54 <HAL_Init+0x40>)
 8001c1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c24:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <HAL_Init+0x40>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a0a      	ldr	r2, [pc, #40]	; (8001c54 <HAL_Init+0x40>)
 8001c2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c30:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <HAL_Init+0x40>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a07      	ldr	r2, [pc, #28]	; (8001c54 <HAL_Init+0x40>)
 8001c36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c3c:	2003      	movs	r0, #3
 8001c3e:	f000 fc65 	bl	800250c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c42:	2000      	movs	r0, #0
 8001c44:	f000 f808 	bl	8001c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c48:	f7ff fd9c 	bl	8001784 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40023c00 	.word	0x40023c00

08001c58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c60:	4b12      	ldr	r3, [pc, #72]	; (8001cac <HAL_InitTick+0x54>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4b12      	ldr	r3, [pc, #72]	; (8001cb0 <HAL_InitTick+0x58>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 fc7d 	bl	8002576 <HAL_SYSTICK_Config>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e00e      	b.n	8001ca4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2b0f      	cmp	r3, #15
 8001c8a:	d80a      	bhi.n	8001ca2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c94:	f000 fc45 	bl	8002522 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c98:	4a06      	ldr	r2, [pc, #24]	; (8001cb4 <HAL_InitTick+0x5c>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	e000      	b.n	8001ca4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000030 	.word	0x20000030
 8001cb0:	20000038 	.word	0x20000038
 8001cb4:	20000034 	.word	0x20000034

08001cb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <HAL_IncTick+0x20>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <HAL_IncTick+0x24>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	4a04      	ldr	r2, [pc, #16]	; (8001cdc <HAL_IncTick+0x24>)
 8001cca:	6013      	str	r3, [r2, #0]
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	20000038 	.word	0x20000038
 8001cdc:	20000448 	.word	0x20000448

08001ce0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce4:	4b03      	ldr	r3, [pc, #12]	; (8001cf4 <HAL_GetTick+0x14>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	20000448 	.word	0x20000448

08001cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d00:	f7ff ffee 	bl	8001ce0 <HAL_GetTick>
 8001d04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d10:	d005      	beq.n	8001d1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d12:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <HAL_Delay+0x44>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	461a      	mov	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d1e:	bf00      	nop
 8001d20:	f7ff ffde 	bl	8001ce0 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d8f7      	bhi.n	8001d20 <HAL_Delay+0x28>
  {
  }
}
 8001d30:	bf00      	nop
 8001d32:	bf00      	nop
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000038 	.word	0x20000038

08001d40 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e033      	b.n	8001dbe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d109      	bne.n	8001d72 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7ff fd38 	bl	80017d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	f003 0310 	and.w	r3, r3, #16
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d118      	bne.n	8001db0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d86:	f023 0302 	bic.w	r3, r3, #2
 8001d8a:	f043 0202 	orr.w	r2, r3, #2
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f000 f9ee 	bl	8002174 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	f023 0303 	bic.w	r3, r3, #3
 8001da6:	f043 0201 	orr.w	r2, r3, #1
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	641a      	str	r2, [r3, #64]	; 0x40
 8001dae:	e001      	b.n	8001db4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
	...

08001dc8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d101      	bne.n	8001de2 <HAL_ADC_Start+0x1a>
 8001dde:	2302      	movs	r3, #2
 8001de0:	e097      	b.n	8001f12 <HAL_ADC_Start+0x14a>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2201      	movs	r2, #1
 8001de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d018      	beq.n	8001e2a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 0201 	orr.w	r2, r2, #1
 8001e06:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e08:	4b45      	ldr	r3, [pc, #276]	; (8001f20 <HAL_ADC_Start+0x158>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a45      	ldr	r2, [pc, #276]	; (8001f24 <HAL_ADC_Start+0x15c>)
 8001e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e12:	0c9a      	lsrs	r2, r3, #18
 8001e14:	4613      	mov	r3, r2
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	4413      	add	r3, r2
 8001e1a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e1c:	e002      	b.n	8001e24 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f9      	bne.n	8001e1e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d15f      	bne.n	8001ef8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001e40:	f023 0301 	bic.w	r3, r3, #1
 8001e44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d007      	beq.n	8001e6a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e62:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e76:	d106      	bne.n	8001e86 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7c:	f023 0206 	bic.w	r2, r3, #6
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	645a      	str	r2, [r3, #68]	; 0x44
 8001e84:	e002      	b.n	8001e8c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e94:	4b24      	ldr	r3, [pc, #144]	; (8001f28 <HAL_ADC_Start+0x160>)
 8001e96:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001ea0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f003 031f 	and.w	r3, r3, #31
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10f      	bne.n	8001ece <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d129      	bne.n	8001f10 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	689a      	ldr	r2, [r3, #8]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	e020      	b.n	8001f10 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a16      	ldr	r2, [pc, #88]	; (8001f2c <HAL_ADC_Start+0x164>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d11b      	bne.n	8001f10 <HAL_ADC_Start+0x148>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d114      	bne.n	8001f10 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ef4:	609a      	str	r2, [r3, #8]
 8001ef6:	e00b      	b.n	8001f10 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efc:	f043 0210 	orr.w	r2, r3, #16
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f08:	f043 0201 	orr.w	r2, r3, #1
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	20000030 	.word	0x20000030
 8001f24:	431bde83 	.word	0x431bde83
 8001f28:	40012300 	.word	0x40012300
 8001f2c:	40012000 	.word	0x40012000

08001f30 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d101      	bne.n	8001f4c <HAL_ADC_ConfigChannel+0x1c>
 8001f48:	2302      	movs	r3, #2
 8001f4a:	e105      	b.n	8002158 <HAL_ADC_ConfigChannel+0x228>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2b09      	cmp	r3, #9
 8001f5a:	d925      	bls.n	8001fa8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68d9      	ldr	r1, [r3, #12]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	461a      	mov	r2, r3
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	4413      	add	r3, r2
 8001f70:	3b1e      	subs	r3, #30
 8001f72:	2207      	movs	r2, #7
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43da      	mvns	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	400a      	ands	r2, r1
 8001f80:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	68d9      	ldr	r1, [r3, #12]
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	4618      	mov	r0, r3
 8001f94:	4603      	mov	r3, r0
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	4403      	add	r3, r0
 8001f9a:	3b1e      	subs	r3, #30
 8001f9c:	409a      	lsls	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	e022      	b.n	8001fee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6919      	ldr	r1, [r3, #16]
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	2207      	movs	r2, #7
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43da      	mvns	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	400a      	ands	r2, r1
 8001fca:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6919      	ldr	r1, [r3, #16]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	4618      	mov	r0, r3
 8001fde:	4603      	mov	r3, r0
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	4403      	add	r3, r0
 8001fe4:	409a      	lsls	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	430a      	orrs	r2, r1
 8001fec:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	2b06      	cmp	r3, #6
 8001ff4:	d824      	bhi.n	8002040 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	4613      	mov	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	3b05      	subs	r3, #5
 8002008:	221f      	movs	r2, #31
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43da      	mvns	r2, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	400a      	ands	r2, r1
 8002016:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	b29b      	uxth	r3, r3
 8002024:	4618      	mov	r0, r3
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685a      	ldr	r2, [r3, #4]
 800202a:	4613      	mov	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	3b05      	subs	r3, #5
 8002032:	fa00 f203 	lsl.w	r2, r0, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	430a      	orrs	r2, r1
 800203c:	635a      	str	r2, [r3, #52]	; 0x34
 800203e:	e04c      	b.n	80020da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	2b0c      	cmp	r3, #12
 8002046:	d824      	bhi.n	8002092 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	4613      	mov	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4413      	add	r3, r2
 8002058:	3b23      	subs	r3, #35	; 0x23
 800205a:	221f      	movs	r2, #31
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43da      	mvns	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	400a      	ands	r2, r1
 8002068:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	b29b      	uxth	r3, r3
 8002076:	4618      	mov	r0, r3
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4413      	add	r3, r2
 8002082:	3b23      	subs	r3, #35	; 0x23
 8002084:	fa00 f203 	lsl.w	r2, r0, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	430a      	orrs	r2, r1
 800208e:	631a      	str	r2, [r3, #48]	; 0x30
 8002090:	e023      	b.n	80020da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	4613      	mov	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4413      	add	r3, r2
 80020a2:	3b41      	subs	r3, #65	; 0x41
 80020a4:	221f      	movs	r2, #31
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43da      	mvns	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	400a      	ands	r2, r1
 80020b2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	4618      	mov	r0, r3
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	4613      	mov	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	3b41      	subs	r3, #65	; 0x41
 80020ce:	fa00 f203 	lsl.w	r2, r0, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020da:	4b22      	ldr	r3, [pc, #136]	; (8002164 <HAL_ADC_ConfigChannel+0x234>)
 80020dc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a21      	ldr	r2, [pc, #132]	; (8002168 <HAL_ADC_ConfigChannel+0x238>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d109      	bne.n	80020fc <HAL_ADC_ConfigChannel+0x1cc>
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b12      	cmp	r3, #18
 80020ee:	d105      	bne.n	80020fc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a19      	ldr	r2, [pc, #100]	; (8002168 <HAL_ADC_ConfigChannel+0x238>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d123      	bne.n	800214e <HAL_ADC_ConfigChannel+0x21e>
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2b10      	cmp	r3, #16
 800210c:	d003      	beq.n	8002116 <HAL_ADC_ConfigChannel+0x1e6>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	2b11      	cmp	r3, #17
 8002114:	d11b      	bne.n	800214e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2b10      	cmp	r3, #16
 8002128:	d111      	bne.n	800214e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800212a:	4b10      	ldr	r3, [pc, #64]	; (800216c <HAL_ADC_ConfigChannel+0x23c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a10      	ldr	r2, [pc, #64]	; (8002170 <HAL_ADC_ConfigChannel+0x240>)
 8002130:	fba2 2303 	umull	r2, r3, r2, r3
 8002134:	0c9a      	lsrs	r2, r3, #18
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002140:	e002      	b.n	8002148 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	3b01      	subs	r3, #1
 8002146:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1f9      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002156:	2300      	movs	r3, #0
}
 8002158:	4618      	mov	r0, r3
 800215a:	3714      	adds	r7, #20
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	40012300 	.word	0x40012300
 8002168:	40012000 	.word	0x40012000
 800216c:	20000030 	.word	0x20000030
 8002170:	431bde83 	.word	0x431bde83

08002174 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800217c:	4b79      	ldr	r3, [pc, #484]	; (8002364 <ADC_Init+0x1f0>)
 800217e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	431a      	orrs	r2, r3
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	685a      	ldr	r2, [r3, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80021a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	6859      	ldr	r1, [r3, #4]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	021a      	lsls	r2, r3, #8
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80021cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	6859      	ldr	r1, [r3, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	430a      	orrs	r2, r1
 80021de:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6899      	ldr	r1, [r3, #8]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002206:	4a58      	ldr	r2, [pc, #352]	; (8002368 <ADC_Init+0x1f4>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d022      	beq.n	8002252 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689a      	ldr	r2, [r3, #8]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800221a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6899      	ldr	r1, [r3, #8]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	430a      	orrs	r2, r1
 800222c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800223c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6899      	ldr	r1, [r3, #8]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	e00f      	b.n	8002272 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002260:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002270:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f022 0202 	bic.w	r2, r2, #2
 8002280:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	6899      	ldr	r1, [r3, #8]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	7e1b      	ldrb	r3, [r3, #24]
 800228c:	005a      	lsls	r2, r3, #1
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 3020 	ldrb.w	r3, [r3, #32]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d01b      	beq.n	80022d8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022ae:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80022be:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6859      	ldr	r1, [r3, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ca:	3b01      	subs	r3, #1
 80022cc:	035a      	lsls	r2, r3, #13
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	605a      	str	r2, [r3, #4]
 80022d6:	e007      	b.n	80022e8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80022f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	3b01      	subs	r3, #1
 8002304:	051a      	lsls	r2, r3, #20
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800231c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	6899      	ldr	r1, [r3, #8]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800232a:	025a      	lsls	r2, r3, #9
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	430a      	orrs	r2, r1
 8002332:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689a      	ldr	r2, [r3, #8]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002342:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6899      	ldr	r1, [r3, #8]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	029a      	lsls	r2, r3, #10
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	609a      	str	r2, [r3, #8]
}
 8002358:	bf00      	nop
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	40012300 	.word	0x40012300
 8002368:	0f000001 	.word	0x0f000001

0800236c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800237c:	4b0c      	ldr	r3, [pc, #48]	; (80023b0 <__NVIC_SetPriorityGrouping+0x44>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002388:	4013      	ands	r3, r2
 800238a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002394:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002398:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800239c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800239e:	4a04      	ldr	r2, [pc, #16]	; (80023b0 <__NVIC_SetPriorityGrouping+0x44>)
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	60d3      	str	r3, [r2, #12]
}
 80023a4:	bf00      	nop
 80023a6:	3714      	adds	r7, #20
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr
 80023b0:	e000ed00 	.word	0xe000ed00

080023b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023b8:	4b04      	ldr	r3, [pc, #16]	; (80023cc <__NVIC_GetPriorityGrouping+0x18>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	0a1b      	lsrs	r3, r3, #8
 80023be:	f003 0307 	and.w	r3, r3, #7
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	db0b      	blt.n	80023fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	f003 021f 	and.w	r2, r3, #31
 80023e8:	4907      	ldr	r1, [pc, #28]	; (8002408 <__NVIC_EnableIRQ+0x38>)
 80023ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	2001      	movs	r0, #1
 80023f2:	fa00 f202 	lsl.w	r2, r0, r2
 80023f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	e000e100 	.word	0xe000e100

0800240c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	6039      	str	r1, [r7, #0]
 8002416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241c:	2b00      	cmp	r3, #0
 800241e:	db0a      	blt.n	8002436 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	b2da      	uxtb	r2, r3
 8002424:	490c      	ldr	r1, [pc, #48]	; (8002458 <__NVIC_SetPriority+0x4c>)
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	0112      	lsls	r2, r2, #4
 800242c:	b2d2      	uxtb	r2, r2
 800242e:	440b      	add	r3, r1
 8002430:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002434:	e00a      	b.n	800244c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	b2da      	uxtb	r2, r3
 800243a:	4908      	ldr	r1, [pc, #32]	; (800245c <__NVIC_SetPriority+0x50>)
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	f003 030f 	and.w	r3, r3, #15
 8002442:	3b04      	subs	r3, #4
 8002444:	0112      	lsls	r2, r2, #4
 8002446:	b2d2      	uxtb	r2, r2
 8002448:	440b      	add	r3, r1
 800244a:	761a      	strb	r2, [r3, #24]
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr
 8002458:	e000e100 	.word	0xe000e100
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002460:	b480      	push	{r7}
 8002462:	b089      	sub	sp, #36	; 0x24
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f1c3 0307 	rsb	r3, r3, #7
 800247a:	2b04      	cmp	r3, #4
 800247c:	bf28      	it	cs
 800247e:	2304      	movcs	r3, #4
 8002480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	3304      	adds	r3, #4
 8002486:	2b06      	cmp	r3, #6
 8002488:	d902      	bls.n	8002490 <NVIC_EncodePriority+0x30>
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	3b03      	subs	r3, #3
 800248e:	e000      	b.n	8002492 <NVIC_EncodePriority+0x32>
 8002490:	2300      	movs	r3, #0
 8002492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002494:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	43da      	mvns	r2, r3
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	401a      	ands	r2, r3
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	fa01 f303 	lsl.w	r3, r1, r3
 80024b2:	43d9      	mvns	r1, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b8:	4313      	orrs	r3, r2
         );
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3724      	adds	r7, #36	; 0x24
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
	...

080024c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80024d8:	d301      	bcc.n	80024de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024da:	2301      	movs	r3, #1
 80024dc:	e00f      	b.n	80024fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024de:	4a0a      	ldr	r2, [pc, #40]	; (8002508 <SysTick_Config+0x40>)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3b01      	subs	r3, #1
 80024e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024e6:	210f      	movs	r1, #15
 80024e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024ec:	f7ff ff8e 	bl	800240c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024f0:	4b05      	ldr	r3, [pc, #20]	; (8002508 <SysTick_Config+0x40>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024f6:	4b04      	ldr	r3, [pc, #16]	; (8002508 <SysTick_Config+0x40>)
 80024f8:	2207      	movs	r2, #7
 80024fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	e000e010 	.word	0xe000e010

0800250c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff ff29 	bl	800236c <__NVIC_SetPriorityGrouping>
}
 800251a:	bf00      	nop
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002522:	b580      	push	{r7, lr}
 8002524:	b086      	sub	sp, #24
 8002526:	af00      	add	r7, sp, #0
 8002528:	4603      	mov	r3, r0
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	607a      	str	r2, [r7, #4]
 800252e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002534:	f7ff ff3e 	bl	80023b4 <__NVIC_GetPriorityGrouping>
 8002538:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	68b9      	ldr	r1, [r7, #8]
 800253e:	6978      	ldr	r0, [r7, #20]
 8002540:	f7ff ff8e 	bl	8002460 <NVIC_EncodePriority>
 8002544:	4602      	mov	r2, r0
 8002546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800254a:	4611      	mov	r1, r2
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff ff5d 	bl	800240c <__NVIC_SetPriority>
}
 8002552:	bf00      	nop
 8002554:	3718      	adds	r7, #24
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
 8002560:	4603      	mov	r3, r0
 8002562:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff ff31 	bl	80023d0 <__NVIC_EnableIRQ>
}
 800256e:	bf00      	nop
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b082      	sub	sp, #8
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7ff ffa2 	bl	80024c8 <SysTick_Config>
 8002584:	4603      	mov	r3, r0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800259c:	f7ff fba0 	bl	8001ce0 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e099      	b.n	80026e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2202      	movs	r2, #2
 80025b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 0201 	bic.w	r2, r2, #1
 80025ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025cc:	e00f      	b.n	80025ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025ce:	f7ff fb87 	bl	8001ce0 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b05      	cmp	r3, #5
 80025da:	d908      	bls.n	80025ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2220      	movs	r2, #32
 80025e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2203      	movs	r2, #3
 80025e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e078      	b.n	80026e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d1e8      	bne.n	80025ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	4b38      	ldr	r3, [pc, #224]	; (80026e8 <HAL_DMA_Init+0x158>)
 8002608:	4013      	ands	r3, r2
 800260a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800261a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002626:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002632:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	4313      	orrs	r3, r2
 800263e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	2b04      	cmp	r3, #4
 8002646:	d107      	bne.n	8002658 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002650:	4313      	orrs	r3, r2
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	4313      	orrs	r3, r2
 8002656:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	f023 0307 	bic.w	r3, r3, #7
 800266e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	4313      	orrs	r3, r2
 8002678:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267e:	2b04      	cmp	r3, #4
 8002680:	d117      	bne.n	80026b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4313      	orrs	r3, r2
 800268a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00e      	beq.n	80026b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 fb01 	bl	8002c9c <DMA_CheckFifoParam>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d008      	beq.n	80026b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2240      	movs	r2, #64	; 0x40
 80026a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80026ae:	2301      	movs	r3, #1
 80026b0:	e016      	b.n	80026e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 fab8 	bl	8002c30 <DMA_CalcBaseAndBitshift>
 80026c0:	4603      	mov	r3, r0
 80026c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c8:	223f      	movs	r2, #63	; 0x3f
 80026ca:	409a      	lsls	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	f010803f 	.word	0xf010803f

080026ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026fa:	2300      	movs	r3, #0
 80026fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002702:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <HAL_DMA_Start_IT+0x26>
 800270e:	2302      	movs	r3, #2
 8002710:	e040      	b.n	8002794 <HAL_DMA_Start_IT+0xa8>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b01      	cmp	r3, #1
 8002724:	d12f      	bne.n	8002786 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2202      	movs	r2, #2
 800272a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f000 fa4a 	bl	8002bd4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002744:	223f      	movs	r2, #63	; 0x3f
 8002746:	409a      	lsls	r2, r3
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f042 0216 	orr.w	r2, r2, #22
 800275a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002760:	2b00      	cmp	r3, #0
 8002762:	d007      	beq.n	8002774 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0208 	orr.w	r2, r2, #8
 8002772:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f042 0201 	orr.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	e005      	b.n	8002792 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800278e:	2302      	movs	r3, #2
 8002790:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002792:	7dfb      	ldrb	r3, [r7, #23]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027aa:	f7ff fa99 	bl	8001ce0 <HAL_GetTick>
 80027ae:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d008      	beq.n	80027ce <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2280      	movs	r2, #128	; 0x80
 80027c0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e052      	b.n	8002874 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 0216 	bic.w	r2, r2, #22
 80027dc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	695a      	ldr	r2, [r3, #20]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027ec:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d103      	bne.n	80027fe <HAL_DMA_Abort+0x62>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d007      	beq.n	800280e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0208 	bic.w	r2, r2, #8
 800280c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f022 0201 	bic.w	r2, r2, #1
 800281c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800281e:	e013      	b.n	8002848 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002820:	f7ff fa5e 	bl	8001ce0 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b05      	cmp	r3, #5
 800282c:	d90c      	bls.n	8002848 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2220      	movs	r2, #32
 8002832:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2203      	movs	r2, #3
 8002838:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e015      	b.n	8002874 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1e4      	bne.n	8002820 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800285a:	223f      	movs	r2, #63	; 0x3f
 800285c:	409a      	lsls	r2, r3
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3710      	adds	r7, #16
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800288a:	b2db      	uxtb	r3, r3
 800288c:	2b02      	cmp	r3, #2
 800288e:	d004      	beq.n	800289a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2280      	movs	r2, #128	; 0x80
 8002894:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e00c      	b.n	80028b4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2205      	movs	r2, #5
 800289e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 0201 	bic.w	r2, r2, #1
 80028b0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80028c8:	2300      	movs	r3, #0
 80028ca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80028cc:	4b8e      	ldr	r3, [pc, #568]	; (8002b08 <HAL_DMA_IRQHandler+0x248>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a8e      	ldr	r2, [pc, #568]	; (8002b0c <HAL_DMA_IRQHandler+0x24c>)
 80028d2:	fba2 2303 	umull	r2, r3, r2, r3
 80028d6:	0a9b      	lsrs	r3, r3, #10
 80028d8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028de:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ea:	2208      	movs	r2, #8
 80028ec:	409a      	lsls	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	4013      	ands	r3, r2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d01a      	beq.n	800292c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	2b00      	cmp	r3, #0
 8002902:	d013      	beq.n	800292c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 0204 	bic.w	r2, r2, #4
 8002912:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002918:	2208      	movs	r2, #8
 800291a:	409a      	lsls	r2, r3
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002924:	f043 0201 	orr.w	r2, r3, #1
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002930:	2201      	movs	r2, #1
 8002932:	409a      	lsls	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	4013      	ands	r3, r2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d012      	beq.n	8002962 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00b      	beq.n	8002962 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800294e:	2201      	movs	r2, #1
 8002950:	409a      	lsls	r2, r3
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800295a:	f043 0202 	orr.w	r2, r3, #2
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002966:	2204      	movs	r2, #4
 8002968:	409a      	lsls	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	4013      	ands	r3, r2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d012      	beq.n	8002998 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d00b      	beq.n	8002998 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002984:	2204      	movs	r2, #4
 8002986:	409a      	lsls	r2, r3
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002990:	f043 0204 	orr.w	r2, r3, #4
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800299c:	2210      	movs	r2, #16
 800299e:	409a      	lsls	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	4013      	ands	r3, r2
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d043      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0308 	and.w	r3, r3, #8
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d03c      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ba:	2210      	movs	r2, #16
 80029bc:	409a      	lsls	r2, r3
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d018      	beq.n	8002a02 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d108      	bne.n	80029f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d024      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	4798      	blx	r3
 80029ee:	e01f      	b.n	8002a30 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d01b      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	4798      	blx	r3
 8002a00:	e016      	b.n	8002a30 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d107      	bne.n	8002a20 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 0208 	bic.w	r2, r2, #8
 8002a1e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d003      	beq.n	8002a30 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a34:	2220      	movs	r2, #32
 8002a36:	409a      	lsls	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f000 808f 	beq.w	8002b60 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0310 	and.w	r3, r3, #16
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f000 8087 	beq.w	8002b60 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	2220      	movs	r2, #32
 8002a58:	409a      	lsls	r2, r3
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b05      	cmp	r3, #5
 8002a68:	d136      	bne.n	8002ad8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 0216 	bic.w	r2, r2, #22
 8002a78:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	695a      	ldr	r2, [r3, #20]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a88:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d103      	bne.n	8002a9a <HAL_DMA_IRQHandler+0x1da>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d007      	beq.n	8002aaa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 0208 	bic.w	r2, r2, #8
 8002aa8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aae:	223f      	movs	r2, #63	; 0x3f
 8002ab0:	409a      	lsls	r2, r3
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d07e      	beq.n	8002bcc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	4798      	blx	r3
        }
        return;
 8002ad6:	e079      	b.n	8002bcc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d01d      	beq.n	8002b22 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10d      	bne.n	8002b10 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d031      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	4798      	blx	r3
 8002b04:	e02c      	b.n	8002b60 <HAL_DMA_IRQHandler+0x2a0>
 8002b06:	bf00      	nop
 8002b08:	20000030 	.word	0x20000030
 8002b0c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d023      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	4798      	blx	r3
 8002b20:	e01e      	b.n	8002b60 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10f      	bne.n	8002b50 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0210 	bic.w	r2, r2, #16
 8002b3e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d032      	beq.n	8002bce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d022      	beq.n	8002bba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2205      	movs	r2, #5
 8002b78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 0201 	bic.w	r2, r2, #1
 8002b8a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	60bb      	str	r3, [r7, #8]
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d307      	bcc.n	8002ba8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f2      	bne.n	8002b8c <HAL_DMA_IRQHandler+0x2cc>
 8002ba6:	e000      	b.n	8002baa <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ba8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d005      	beq.n	8002bce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	4798      	blx	r3
 8002bca:	e000      	b.n	8002bce <HAL_DMA_IRQHandler+0x30e>
        return;
 8002bcc:	bf00      	nop
    }
  }
}
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
 8002be0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002bf0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b40      	cmp	r3, #64	; 0x40
 8002c00:	d108      	bne.n	8002c14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c12:	e007      	b.n	8002c24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	60da      	str	r2, [r3, #12]
}
 8002c24:	bf00      	nop
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	3b10      	subs	r3, #16
 8002c40:	4a14      	ldr	r2, [pc, #80]	; (8002c94 <DMA_CalcBaseAndBitshift+0x64>)
 8002c42:	fba2 2303 	umull	r2, r3, r2, r3
 8002c46:	091b      	lsrs	r3, r3, #4
 8002c48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c4a:	4a13      	ldr	r2, [pc, #76]	; (8002c98 <DMA_CalcBaseAndBitshift+0x68>)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	4413      	add	r3, r2
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	461a      	mov	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2b03      	cmp	r3, #3
 8002c5c:	d909      	bls.n	8002c72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c66:	f023 0303 	bic.w	r3, r3, #3
 8002c6a:	1d1a      	adds	r2, r3, #4
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	659a      	str	r2, [r3, #88]	; 0x58
 8002c70:	e007      	b.n	8002c82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c7a:	f023 0303 	bic.w	r3, r3, #3
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3714      	adds	r7, #20
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	aaaaaaab 	.word	0xaaaaaaab
 8002c98:	0800814c 	.word	0x0800814c

08002c9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d11f      	bne.n	8002cf6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	2b03      	cmp	r3, #3
 8002cba:	d856      	bhi.n	8002d6a <DMA_CheckFifoParam+0xce>
 8002cbc:	a201      	add	r2, pc, #4	; (adr r2, 8002cc4 <DMA_CheckFifoParam+0x28>)
 8002cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc2:	bf00      	nop
 8002cc4:	08002cd5 	.word	0x08002cd5
 8002cc8:	08002ce7 	.word	0x08002ce7
 8002ccc:	08002cd5 	.word	0x08002cd5
 8002cd0:	08002d6b 	.word	0x08002d6b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d046      	beq.n	8002d6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ce4:	e043      	b.n	8002d6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002cee:	d140      	bne.n	8002d72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cf4:	e03d      	b.n	8002d72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cfe:	d121      	bne.n	8002d44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b03      	cmp	r3, #3
 8002d04:	d837      	bhi.n	8002d76 <DMA_CheckFifoParam+0xda>
 8002d06:	a201      	add	r2, pc, #4	; (adr r2, 8002d0c <DMA_CheckFifoParam+0x70>)
 8002d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d0c:	08002d1d 	.word	0x08002d1d
 8002d10:	08002d23 	.word	0x08002d23
 8002d14:	08002d1d 	.word	0x08002d1d
 8002d18:	08002d35 	.word	0x08002d35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d20:	e030      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d025      	beq.n	8002d7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d32:	e022      	b.n	8002d7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d3c:	d11f      	bne.n	8002d7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d42:	e01c      	b.n	8002d7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d903      	bls.n	8002d52 <DMA_CheckFifoParam+0xb6>
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d003      	beq.n	8002d58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d50:	e018      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	73fb      	strb	r3, [r7, #15]
      break;
 8002d56:	e015      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00e      	beq.n	8002d82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	73fb      	strb	r3, [r7, #15]
      break;
 8002d68:	e00b      	b.n	8002d82 <DMA_CheckFifoParam+0xe6>
      break;
 8002d6a:	bf00      	nop
 8002d6c:	e00a      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d6e:	bf00      	nop
 8002d70:	e008      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d72:	bf00      	nop
 8002d74:	e006      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d76:	bf00      	nop
 8002d78:	e004      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d7a:	bf00      	nop
 8002d7c:	e002      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;   
 8002d7e:	bf00      	nop
 8002d80:	e000      	b.n	8002d84 <DMA_CheckFifoParam+0xe8>
      break;
 8002d82:	bf00      	nop
    }
  } 
  
  return status; 
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3714      	adds	r7, #20
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop

08002d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b089      	sub	sp, #36	; 0x24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
 8002dae:	e159      	b.n	8003064 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002db0:	2201      	movs	r2, #1
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	f040 8148 	bne.w	800305e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d005      	beq.n	8002de6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d130      	bne.n	8002e48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	2203      	movs	r2, #3
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	43db      	mvns	r3, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	091b      	lsrs	r3, r3, #4
 8002e32:	f003 0201 	and.w	r2, r3, #1
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0303 	and.w	r3, r3, #3
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d017      	beq.n	8002e84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	2203      	movs	r2, #3
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	43db      	mvns	r3, r3
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f003 0303 	and.w	r3, r3, #3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d123      	bne.n	8002ed8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	08da      	lsrs	r2, r3, #3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3208      	adds	r2, #8
 8002e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	220f      	movs	r2, #15
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	691a      	ldr	r2, [r3, #16]
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	08da      	lsrs	r2, r3, #3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	3208      	adds	r2, #8
 8002ed2:	69b9      	ldr	r1, [r7, #24]
 8002ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	2203      	movs	r2, #3
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 0203 	and.w	r2, r3, #3
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80a2 	beq.w	800305e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
 8002f1e:	4b57      	ldr	r3, [pc, #348]	; (800307c <HAL_GPIO_Init+0x2e8>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f22:	4a56      	ldr	r2, [pc, #344]	; (800307c <HAL_GPIO_Init+0x2e8>)
 8002f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f28:	6453      	str	r3, [r2, #68]	; 0x44
 8002f2a:	4b54      	ldr	r3, [pc, #336]	; (800307c <HAL_GPIO_Init+0x2e8>)
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f36:	4a52      	ldr	r2, [pc, #328]	; (8003080 <HAL_GPIO_Init+0x2ec>)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	089b      	lsrs	r3, r3, #2
 8002f3c:	3302      	adds	r3, #2
 8002f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	220f      	movs	r2, #15
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4013      	ands	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a49      	ldr	r2, [pc, #292]	; (8003084 <HAL_GPIO_Init+0x2f0>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d019      	beq.n	8002f96 <HAL_GPIO_Init+0x202>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a48      	ldr	r2, [pc, #288]	; (8003088 <HAL_GPIO_Init+0x2f4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d013      	beq.n	8002f92 <HAL_GPIO_Init+0x1fe>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a47      	ldr	r2, [pc, #284]	; (800308c <HAL_GPIO_Init+0x2f8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d00d      	beq.n	8002f8e <HAL_GPIO_Init+0x1fa>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a46      	ldr	r2, [pc, #280]	; (8003090 <HAL_GPIO_Init+0x2fc>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d007      	beq.n	8002f8a <HAL_GPIO_Init+0x1f6>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a45      	ldr	r2, [pc, #276]	; (8003094 <HAL_GPIO_Init+0x300>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d101      	bne.n	8002f86 <HAL_GPIO_Init+0x1f2>
 8002f82:	2304      	movs	r3, #4
 8002f84:	e008      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f86:	2307      	movs	r3, #7
 8002f88:	e006      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e004      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f8e:	2302      	movs	r3, #2
 8002f90:	e002      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f92:	2301      	movs	r3, #1
 8002f94:	e000      	b.n	8002f98 <HAL_GPIO_Init+0x204>
 8002f96:	2300      	movs	r3, #0
 8002f98:	69fa      	ldr	r2, [r7, #28]
 8002f9a:	f002 0203 	and.w	r2, r2, #3
 8002f9e:	0092      	lsls	r2, r2, #2
 8002fa0:	4093      	lsls	r3, r2
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fa8:	4935      	ldr	r1, [pc, #212]	; (8003080 <HAL_GPIO_Init+0x2ec>)
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	089b      	lsrs	r3, r3, #2
 8002fae:	3302      	adds	r3, #2
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fb6:	4b38      	ldr	r3, [pc, #224]	; (8003098 <HAL_GPIO_Init+0x304>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	43db      	mvns	r3, r3
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fda:	4a2f      	ldr	r2, [pc, #188]	; (8003098 <HAL_GPIO_Init+0x304>)
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fe0:	4b2d      	ldr	r3, [pc, #180]	; (8003098 <HAL_GPIO_Init+0x304>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d003      	beq.n	8003004 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	4313      	orrs	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003004:	4a24      	ldr	r2, [pc, #144]	; (8003098 <HAL_GPIO_Init+0x304>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800300a:	4b23      	ldr	r3, [pc, #140]	; (8003098 <HAL_GPIO_Init+0x304>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	43db      	mvns	r3, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4013      	ands	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	4313      	orrs	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800302e:	4a1a      	ldr	r2, [pc, #104]	; (8003098 <HAL_GPIO_Init+0x304>)
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003034:	4b18      	ldr	r3, [pc, #96]	; (8003098 <HAL_GPIO_Init+0x304>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	43db      	mvns	r3, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4013      	ands	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d003      	beq.n	8003058 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003058:	4a0f      	ldr	r2, [pc, #60]	; (8003098 <HAL_GPIO_Init+0x304>)
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3301      	adds	r3, #1
 8003062:	61fb      	str	r3, [r7, #28]
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	2b0f      	cmp	r3, #15
 8003068:	f67f aea2 	bls.w	8002db0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800306c:	bf00      	nop
 800306e:	bf00      	nop
 8003070:	3724      	adds	r7, #36	; 0x24
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	40023800 	.word	0x40023800
 8003080:	40013800 	.word	0x40013800
 8003084:	40020000 	.word	0x40020000
 8003088:	40020400 	.word	0x40020400
 800308c:	40020800 	.word	0x40020800
 8003090:	40020c00 	.word	0x40020c00
 8003094:	40021000 	.word	0x40021000
 8003098:	40013c00 	.word	0x40013c00

0800309c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	460b      	mov	r3, r1
 80030a6:	807b      	strh	r3, [r7, #2]
 80030a8:	4613      	mov	r3, r2
 80030aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030ac:	787b      	ldrb	r3, [r7, #1]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030b2:	887a      	ldrh	r2, [r7, #2]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030b8:	e003      	b.n	80030c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030ba:	887b      	ldrh	r3, [r7, #2]
 80030bc:	041a      	lsls	r2, r3, #16
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	619a      	str	r2, [r3, #24]
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
	...

080030d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e267      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d075      	beq.n	80031da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030ee:	4b88      	ldr	r3, [pc, #544]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	2b04      	cmp	r3, #4
 80030f8:	d00c      	beq.n	8003114 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030fa:	4b85      	ldr	r3, [pc, #532]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003102:	2b08      	cmp	r3, #8
 8003104:	d112      	bne.n	800312c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003106:	4b82      	ldr	r3, [pc, #520]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800310e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003112:	d10b      	bne.n	800312c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003114:	4b7e      	ldr	r3, [pc, #504]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d05b      	beq.n	80031d8 <HAL_RCC_OscConfig+0x108>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d157      	bne.n	80031d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e242      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003134:	d106      	bne.n	8003144 <HAL_RCC_OscConfig+0x74>
 8003136:	4b76      	ldr	r3, [pc, #472]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a75      	ldr	r2, [pc, #468]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 800313c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	e01d      	b.n	8003180 <HAL_RCC_OscConfig+0xb0>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800314c:	d10c      	bne.n	8003168 <HAL_RCC_OscConfig+0x98>
 800314e:	4b70      	ldr	r3, [pc, #448]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a6f      	ldr	r2, [pc, #444]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003154:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003158:	6013      	str	r3, [r2, #0]
 800315a:	4b6d      	ldr	r3, [pc, #436]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a6c      	ldr	r2, [pc, #432]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003164:	6013      	str	r3, [r2, #0]
 8003166:	e00b      	b.n	8003180 <HAL_RCC_OscConfig+0xb0>
 8003168:	4b69      	ldr	r3, [pc, #420]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a68      	ldr	r2, [pc, #416]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 800316e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003172:	6013      	str	r3, [r2, #0]
 8003174:	4b66      	ldr	r3, [pc, #408]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a65      	ldr	r2, [pc, #404]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 800317a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800317e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d013      	beq.n	80031b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003188:	f7fe fdaa 	bl	8001ce0 <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800318e:	e008      	b.n	80031a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003190:	f7fe fda6 	bl	8001ce0 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b64      	cmp	r3, #100	; 0x64
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e207      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a2:	4b5b      	ldr	r3, [pc, #364]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d0f0      	beq.n	8003190 <HAL_RCC_OscConfig+0xc0>
 80031ae:	e014      	b.n	80031da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b0:	f7fe fd96 	bl	8001ce0 <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031b6:	e008      	b.n	80031ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031b8:	f7fe fd92 	bl	8001ce0 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b64      	cmp	r3, #100	; 0x64
 80031c4:	d901      	bls.n	80031ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e1f3      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ca:	4b51      	ldr	r3, [pc, #324]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1f0      	bne.n	80031b8 <HAL_RCC_OscConfig+0xe8>
 80031d6:	e000      	b.n	80031da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d063      	beq.n	80032ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031e6:	4b4a      	ldr	r3, [pc, #296]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f003 030c 	and.w	r3, r3, #12
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00b      	beq.n	800320a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031f2:	4b47      	ldr	r3, [pc, #284]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031fa:	2b08      	cmp	r3, #8
 80031fc:	d11c      	bne.n	8003238 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031fe:	4b44      	ldr	r3, [pc, #272]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d116      	bne.n	8003238 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800320a:	4b41      	ldr	r3, [pc, #260]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d005      	beq.n	8003222 <HAL_RCC_OscConfig+0x152>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d001      	beq.n	8003222 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e1c7      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003222:	4b3b      	ldr	r3, [pc, #236]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	00db      	lsls	r3, r3, #3
 8003230:	4937      	ldr	r1, [pc, #220]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003232:	4313      	orrs	r3, r2
 8003234:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003236:	e03a      	b.n	80032ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d020      	beq.n	8003282 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003240:	4b34      	ldr	r3, [pc, #208]	; (8003314 <HAL_RCC_OscConfig+0x244>)
 8003242:	2201      	movs	r2, #1
 8003244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003246:	f7fe fd4b 	bl	8001ce0 <HAL_GetTick>
 800324a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800324c:	e008      	b.n	8003260 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800324e:	f7fe fd47 	bl	8001ce0 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d901      	bls.n	8003260 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	e1a8      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003260:	4b2b      	ldr	r3, [pc, #172]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d0f0      	beq.n	800324e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800326c:	4b28      	ldr	r3, [pc, #160]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	691b      	ldr	r3, [r3, #16]
 8003278:	00db      	lsls	r3, r3, #3
 800327a:	4925      	ldr	r1, [pc, #148]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 800327c:	4313      	orrs	r3, r2
 800327e:	600b      	str	r3, [r1, #0]
 8003280:	e015      	b.n	80032ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003282:	4b24      	ldr	r3, [pc, #144]	; (8003314 <HAL_RCC_OscConfig+0x244>)
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003288:	f7fe fd2a 	bl	8001ce0 <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003290:	f7fe fd26 	bl	8001ce0 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b02      	cmp	r3, #2
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e187      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032a2:	4b1b      	ldr	r3, [pc, #108]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1f0      	bne.n	8003290 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d036      	beq.n	8003328 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d016      	beq.n	80032f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032c2:	4b15      	ldr	r3, [pc, #84]	; (8003318 <HAL_RCC_OscConfig+0x248>)
 80032c4:	2201      	movs	r2, #1
 80032c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032c8:	f7fe fd0a 	bl	8001ce0 <HAL_GetTick>
 80032cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ce:	e008      	b.n	80032e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032d0:	f7fe fd06 	bl	8001ce0 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e167      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032e2:	4b0b      	ldr	r3, [pc, #44]	; (8003310 <HAL_RCC_OscConfig+0x240>)
 80032e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d0f0      	beq.n	80032d0 <HAL_RCC_OscConfig+0x200>
 80032ee:	e01b      	b.n	8003328 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032f0:	4b09      	ldr	r3, [pc, #36]	; (8003318 <HAL_RCC_OscConfig+0x248>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032f6:	f7fe fcf3 	bl	8001ce0 <HAL_GetTick>
 80032fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032fc:	e00e      	b.n	800331c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032fe:	f7fe fcef 	bl	8001ce0 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d907      	bls.n	800331c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	e150      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
 8003310:	40023800 	.word	0x40023800
 8003314:	42470000 	.word	0x42470000
 8003318:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800331c:	4b88      	ldr	r3, [pc, #544]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 800331e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003320:	f003 0302 	and.w	r3, r3, #2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1ea      	bne.n	80032fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0304 	and.w	r3, r3, #4
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 8097 	beq.w	8003464 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003336:	2300      	movs	r3, #0
 8003338:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800333a:	4b81      	ldr	r3, [pc, #516]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d10f      	bne.n	8003366 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003346:	2300      	movs	r3, #0
 8003348:	60bb      	str	r3, [r7, #8]
 800334a:	4b7d      	ldr	r3, [pc, #500]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	4a7c      	ldr	r2, [pc, #496]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 8003350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003354:	6413      	str	r3, [r2, #64]	; 0x40
 8003356:	4b7a      	ldr	r3, [pc, #488]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800335e:	60bb      	str	r3, [r7, #8]
 8003360:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003362:	2301      	movs	r3, #1
 8003364:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003366:	4b77      	ldr	r3, [pc, #476]	; (8003544 <HAL_RCC_OscConfig+0x474>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800336e:	2b00      	cmp	r3, #0
 8003370:	d118      	bne.n	80033a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003372:	4b74      	ldr	r3, [pc, #464]	; (8003544 <HAL_RCC_OscConfig+0x474>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a73      	ldr	r2, [pc, #460]	; (8003544 <HAL_RCC_OscConfig+0x474>)
 8003378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800337c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800337e:	f7fe fcaf 	bl	8001ce0 <HAL_GetTick>
 8003382:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003384:	e008      	b.n	8003398 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003386:	f7fe fcab 	bl	8001ce0 <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	2b02      	cmp	r3, #2
 8003392:	d901      	bls.n	8003398 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e10c      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003398:	4b6a      	ldr	r3, [pc, #424]	; (8003544 <HAL_RCC_OscConfig+0x474>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0f0      	beq.n	8003386 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d106      	bne.n	80033ba <HAL_RCC_OscConfig+0x2ea>
 80033ac:	4b64      	ldr	r3, [pc, #400]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b0:	4a63      	ldr	r2, [pc, #396]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033b2:	f043 0301 	orr.w	r3, r3, #1
 80033b6:	6713      	str	r3, [r2, #112]	; 0x70
 80033b8:	e01c      	b.n	80033f4 <HAL_RCC_OscConfig+0x324>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	2b05      	cmp	r3, #5
 80033c0:	d10c      	bne.n	80033dc <HAL_RCC_OscConfig+0x30c>
 80033c2:	4b5f      	ldr	r3, [pc, #380]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c6:	4a5e      	ldr	r2, [pc, #376]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033c8:	f043 0304 	orr.w	r3, r3, #4
 80033cc:	6713      	str	r3, [r2, #112]	; 0x70
 80033ce:	4b5c      	ldr	r3, [pc, #368]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d2:	4a5b      	ldr	r2, [pc, #364]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033d4:	f043 0301 	orr.w	r3, r3, #1
 80033d8:	6713      	str	r3, [r2, #112]	; 0x70
 80033da:	e00b      	b.n	80033f4 <HAL_RCC_OscConfig+0x324>
 80033dc:	4b58      	ldr	r3, [pc, #352]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e0:	4a57      	ldr	r2, [pc, #348]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033e2:	f023 0301 	bic.w	r3, r3, #1
 80033e6:	6713      	str	r3, [r2, #112]	; 0x70
 80033e8:	4b55      	ldr	r3, [pc, #340]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ec:	4a54      	ldr	r2, [pc, #336]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80033ee:	f023 0304 	bic.w	r3, r3, #4
 80033f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d015      	beq.n	8003428 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033fc:	f7fe fc70 	bl	8001ce0 <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003402:	e00a      	b.n	800341a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003404:	f7fe fc6c 	bl	8001ce0 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003412:	4293      	cmp	r3, r2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e0cb      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800341a:	4b49      	ldr	r3, [pc, #292]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 800341c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0ee      	beq.n	8003404 <HAL_RCC_OscConfig+0x334>
 8003426:	e014      	b.n	8003452 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003428:	f7fe fc5a 	bl	8001ce0 <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800342e:	e00a      	b.n	8003446 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003430:	f7fe fc56 	bl	8001ce0 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	f241 3288 	movw	r2, #5000	; 0x1388
 800343e:	4293      	cmp	r3, r2
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e0b5      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003446:	4b3e      	ldr	r3, [pc, #248]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 8003448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1ee      	bne.n	8003430 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003452:	7dfb      	ldrb	r3, [r7, #23]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d105      	bne.n	8003464 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003458:	4b39      	ldr	r3, [pc, #228]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 800345a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345c:	4a38      	ldr	r2, [pc, #224]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 800345e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003462:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 80a1 	beq.w	80035b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800346e:	4b34      	ldr	r3, [pc, #208]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 030c 	and.w	r3, r3, #12
 8003476:	2b08      	cmp	r3, #8
 8003478:	d05c      	beq.n	8003534 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d141      	bne.n	8003506 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003482:	4b31      	ldr	r3, [pc, #196]	; (8003548 <HAL_RCC_OscConfig+0x478>)
 8003484:	2200      	movs	r2, #0
 8003486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003488:	f7fe fc2a 	bl	8001ce0 <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800348e:	e008      	b.n	80034a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003490:	f7fe fc26 	bl	8001ce0 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e087      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034a2:	4b27      	ldr	r3, [pc, #156]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f0      	bne.n	8003490 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	69da      	ldr	r2, [r3, #28]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	431a      	orrs	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034bc:	019b      	lsls	r3, r3, #6
 80034be:	431a      	orrs	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c4:	085b      	lsrs	r3, r3, #1
 80034c6:	3b01      	subs	r3, #1
 80034c8:	041b      	lsls	r3, r3, #16
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d0:	061b      	lsls	r3, r3, #24
 80034d2:	491b      	ldr	r1, [pc, #108]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034d8:	4b1b      	ldr	r3, [pc, #108]	; (8003548 <HAL_RCC_OscConfig+0x478>)
 80034da:	2201      	movs	r2, #1
 80034dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034de:	f7fe fbff 	bl	8001ce0 <HAL_GetTick>
 80034e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034e4:	e008      	b.n	80034f8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034e6:	f7fe fbfb 	bl	8001ce0 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e05c      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034f8:	4b11      	ldr	r3, [pc, #68]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0f0      	beq.n	80034e6 <HAL_RCC_OscConfig+0x416>
 8003504:	e054      	b.n	80035b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003506:	4b10      	ldr	r3, [pc, #64]	; (8003548 <HAL_RCC_OscConfig+0x478>)
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350c:	f7fe fbe8 	bl	8001ce0 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003514:	f7fe fbe4 	bl	8001ce0 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e045      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003526:	4b06      	ldr	r3, [pc, #24]	; (8003540 <HAL_RCC_OscConfig+0x470>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f0      	bne.n	8003514 <HAL_RCC_OscConfig+0x444>
 8003532:	e03d      	b.n	80035b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	2b01      	cmp	r3, #1
 800353a:	d107      	bne.n	800354c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e038      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
 8003540:	40023800 	.word	0x40023800
 8003544:	40007000 	.word	0x40007000
 8003548:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800354c:	4b1b      	ldr	r3, [pc, #108]	; (80035bc <HAL_RCC_OscConfig+0x4ec>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	2b01      	cmp	r3, #1
 8003558:	d028      	beq.n	80035ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003564:	429a      	cmp	r2, r3
 8003566:	d121      	bne.n	80035ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003572:	429a      	cmp	r2, r3
 8003574:	d11a      	bne.n	80035ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800357c:	4013      	ands	r3, r2
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003582:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003584:	4293      	cmp	r3, r2
 8003586:	d111      	bne.n	80035ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003592:	085b      	lsrs	r3, r3, #1
 8003594:	3b01      	subs	r3, #1
 8003596:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003598:	429a      	cmp	r2, r3
 800359a:	d107      	bne.n	80035ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d001      	beq.n	80035b0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e000      	b.n	80035b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3718      	adds	r7, #24
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40023800 	.word	0x40023800

080035c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0cc      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035d4:	4b68      	ldr	r3, [pc, #416]	; (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d90c      	bls.n	80035fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b65      	ldr	r3, [pc, #404]	; (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b63      	ldr	r3, [pc, #396]	; (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e0b8      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d020      	beq.n	800364a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0304 	and.w	r3, r3, #4
 8003610:	2b00      	cmp	r3, #0
 8003612:	d005      	beq.n	8003620 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003614:	4b59      	ldr	r3, [pc, #356]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	4a58      	ldr	r2, [pc, #352]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800361e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0308 	and.w	r3, r3, #8
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800362c:	4b53      	ldr	r3, [pc, #332]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	4a52      	ldr	r2, [pc, #328]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003632:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003636:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003638:	4b50      	ldr	r3, [pc, #320]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	494d      	ldr	r1, [pc, #308]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003646:	4313      	orrs	r3, r2
 8003648:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d044      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d107      	bne.n	800366e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800365e:	4b47      	ldr	r3, [pc, #284]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d119      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e07f      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b02      	cmp	r3, #2
 8003674:	d003      	beq.n	800367e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800367a:	2b03      	cmp	r3, #3
 800367c:	d107      	bne.n	800368e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367e:	4b3f      	ldr	r3, [pc, #252]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d109      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e06f      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368e:	4b3b      	ldr	r3, [pc, #236]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e067      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369e:	4b37      	ldr	r3, [pc, #220]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f023 0203 	bic.w	r2, r3, #3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	4934      	ldr	r1, [pc, #208]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036b0:	f7fe fb16 	bl	8001ce0 <HAL_GetTick>
 80036b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b6:	e00a      	b.n	80036ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b8:	f7fe fb12 	bl	8001ce0 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e04f      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ce:	4b2b      	ldr	r3, [pc, #172]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f003 020c 	and.w	r2, r3, #12
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	429a      	cmp	r2, r3
 80036de:	d1eb      	bne.n	80036b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036e0:	4b25      	ldr	r3, [pc, #148]	; (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d20c      	bcs.n	8003708 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ee:	4b22      	ldr	r3, [pc, #136]	; (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80036f0:	683a      	ldr	r2, [r7, #0]
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036f6:	4b20      	ldr	r3, [pc, #128]	; (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0307 	and.w	r3, r3, #7
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d001      	beq.n	8003708 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e032      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d008      	beq.n	8003726 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003714:	4b19      	ldr	r3, [pc, #100]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	4916      	ldr	r1, [pc, #88]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	4313      	orrs	r3, r2
 8003724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0308 	and.w	r3, r3, #8
 800372e:	2b00      	cmp	r3, #0
 8003730:	d009      	beq.n	8003746 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003732:	4b12      	ldr	r3, [pc, #72]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	490e      	ldr	r1, [pc, #56]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003742:	4313      	orrs	r3, r2
 8003744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003746:	f000 f821 	bl	800378c <HAL_RCC_GetSysClockFreq>
 800374a:	4602      	mov	r2, r0
 800374c:	4b0b      	ldr	r3, [pc, #44]	; (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	091b      	lsrs	r3, r3, #4
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	490a      	ldr	r1, [pc, #40]	; (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 8003758:	5ccb      	ldrb	r3, [r1, r3]
 800375a:	fa22 f303 	lsr.w	r3, r2, r3
 800375e:	4a09      	ldr	r2, [pc, #36]	; (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003762:	4b09      	ldr	r3, [pc, #36]	; (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f7fe fa76 	bl	8001c58 <HAL_InitTick>

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	40023c00 	.word	0x40023c00
 800377c:	40023800 	.word	0x40023800
 8003780:	08008134 	.word	0x08008134
 8003784:	20000030 	.word	0x20000030
 8003788:	20000034 	.word	0x20000034

0800378c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800378c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003790:	b090      	sub	sp, #64	; 0x40
 8003792:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003794:	2300      	movs	r3, #0
 8003796:	637b      	str	r3, [r7, #52]	; 0x34
 8003798:	2300      	movs	r3, #0
 800379a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800379c:	2300      	movs	r3, #0
 800379e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80037a0:	2300      	movs	r3, #0
 80037a2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037a4:	4b59      	ldr	r3, [pc, #356]	; (800390c <HAL_RCC_GetSysClockFreq+0x180>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f003 030c 	and.w	r3, r3, #12
 80037ac:	2b08      	cmp	r3, #8
 80037ae:	d00d      	beq.n	80037cc <HAL_RCC_GetSysClockFreq+0x40>
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	f200 80a1 	bhi.w	80038f8 <HAL_RCC_GetSysClockFreq+0x16c>
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d002      	beq.n	80037c0 <HAL_RCC_GetSysClockFreq+0x34>
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	d003      	beq.n	80037c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80037be:	e09b      	b.n	80038f8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037c0:	4b53      	ldr	r3, [pc, #332]	; (8003910 <HAL_RCC_GetSysClockFreq+0x184>)
 80037c2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80037c4:	e09b      	b.n	80038fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037c6:	4b53      	ldr	r3, [pc, #332]	; (8003914 <HAL_RCC_GetSysClockFreq+0x188>)
 80037c8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037ca:	e098      	b.n	80038fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037cc:	4b4f      	ldr	r3, [pc, #316]	; (800390c <HAL_RCC_GetSysClockFreq+0x180>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037d4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037d6:	4b4d      	ldr	r3, [pc, #308]	; (800390c <HAL_RCC_GetSysClockFreq+0x180>)
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d028      	beq.n	8003834 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037e2:	4b4a      	ldr	r3, [pc, #296]	; (800390c <HAL_RCC_GetSysClockFreq+0x180>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	099b      	lsrs	r3, r3, #6
 80037e8:	2200      	movs	r2, #0
 80037ea:	623b      	str	r3, [r7, #32]
 80037ec:	627a      	str	r2, [r7, #36]	; 0x24
 80037ee:	6a3b      	ldr	r3, [r7, #32]
 80037f0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80037f4:	2100      	movs	r1, #0
 80037f6:	4b47      	ldr	r3, [pc, #284]	; (8003914 <HAL_RCC_GetSysClockFreq+0x188>)
 80037f8:	fb03 f201 	mul.w	r2, r3, r1
 80037fc:	2300      	movs	r3, #0
 80037fe:	fb00 f303 	mul.w	r3, r0, r3
 8003802:	4413      	add	r3, r2
 8003804:	4a43      	ldr	r2, [pc, #268]	; (8003914 <HAL_RCC_GetSysClockFreq+0x188>)
 8003806:	fba0 1202 	umull	r1, r2, r0, r2
 800380a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800380c:	460a      	mov	r2, r1
 800380e:	62ba      	str	r2, [r7, #40]	; 0x28
 8003810:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003812:	4413      	add	r3, r2
 8003814:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003818:	2200      	movs	r2, #0
 800381a:	61bb      	str	r3, [r7, #24]
 800381c:	61fa      	str	r2, [r7, #28]
 800381e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003822:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003826:	f7fd fa17 	bl	8000c58 <__aeabi_uldivmod>
 800382a:	4602      	mov	r2, r0
 800382c:	460b      	mov	r3, r1
 800382e:	4613      	mov	r3, r2
 8003830:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003832:	e053      	b.n	80038dc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003834:	4b35      	ldr	r3, [pc, #212]	; (800390c <HAL_RCC_GetSysClockFreq+0x180>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	099b      	lsrs	r3, r3, #6
 800383a:	2200      	movs	r2, #0
 800383c:	613b      	str	r3, [r7, #16]
 800383e:	617a      	str	r2, [r7, #20]
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003846:	f04f 0b00 	mov.w	fp, #0
 800384a:	4652      	mov	r2, sl
 800384c:	465b      	mov	r3, fp
 800384e:	f04f 0000 	mov.w	r0, #0
 8003852:	f04f 0100 	mov.w	r1, #0
 8003856:	0159      	lsls	r1, r3, #5
 8003858:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800385c:	0150      	lsls	r0, r2, #5
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	ebb2 080a 	subs.w	r8, r2, sl
 8003866:	eb63 090b 	sbc.w	r9, r3, fp
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003876:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800387a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800387e:	ebb2 0408 	subs.w	r4, r2, r8
 8003882:	eb63 0509 	sbc.w	r5, r3, r9
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	f04f 0300 	mov.w	r3, #0
 800388e:	00eb      	lsls	r3, r5, #3
 8003890:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003894:	00e2      	lsls	r2, r4, #3
 8003896:	4614      	mov	r4, r2
 8003898:	461d      	mov	r5, r3
 800389a:	eb14 030a 	adds.w	r3, r4, sl
 800389e:	603b      	str	r3, [r7, #0]
 80038a0:	eb45 030b 	adc.w	r3, r5, fp
 80038a4:	607b      	str	r3, [r7, #4]
 80038a6:	f04f 0200 	mov.w	r2, #0
 80038aa:	f04f 0300 	mov.w	r3, #0
 80038ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038b2:	4629      	mov	r1, r5
 80038b4:	028b      	lsls	r3, r1, #10
 80038b6:	4621      	mov	r1, r4
 80038b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038bc:	4621      	mov	r1, r4
 80038be:	028a      	lsls	r2, r1, #10
 80038c0:	4610      	mov	r0, r2
 80038c2:	4619      	mov	r1, r3
 80038c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038c6:	2200      	movs	r2, #0
 80038c8:	60bb      	str	r3, [r7, #8]
 80038ca:	60fa      	str	r2, [r7, #12]
 80038cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038d0:	f7fd f9c2 	bl	8000c58 <__aeabi_uldivmod>
 80038d4:	4602      	mov	r2, r0
 80038d6:	460b      	mov	r3, r1
 80038d8:	4613      	mov	r3, r2
 80038da:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038dc:	4b0b      	ldr	r3, [pc, #44]	; (800390c <HAL_RCC_GetSysClockFreq+0x180>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	0c1b      	lsrs	r3, r3, #16
 80038e2:	f003 0303 	and.w	r3, r3, #3
 80038e6:	3301      	adds	r3, #1
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80038ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80038ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80038f6:	e002      	b.n	80038fe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038f8:	4b05      	ldr	r3, [pc, #20]	; (8003910 <HAL_RCC_GetSysClockFreq+0x184>)
 80038fa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80038fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003900:	4618      	mov	r0, r3
 8003902:	3740      	adds	r7, #64	; 0x40
 8003904:	46bd      	mov	sp, r7
 8003906:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800390a:	bf00      	nop
 800390c:	40023800 	.word	0x40023800
 8003910:	00f42400 	.word	0x00f42400
 8003914:	017d7840 	.word	0x017d7840

08003918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800391c:	4b03      	ldr	r3, [pc, #12]	; (800392c <HAL_RCC_GetHCLKFreq+0x14>)
 800391e:	681b      	ldr	r3, [r3, #0]
}
 8003920:	4618      	mov	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	20000030 	.word	0x20000030

08003930 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003934:	f7ff fff0 	bl	8003918 <HAL_RCC_GetHCLKFreq>
 8003938:	4602      	mov	r2, r0
 800393a:	4b05      	ldr	r3, [pc, #20]	; (8003950 <HAL_RCC_GetPCLK1Freq+0x20>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	0a9b      	lsrs	r3, r3, #10
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	4903      	ldr	r1, [pc, #12]	; (8003954 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003946:	5ccb      	ldrb	r3, [r1, r3]
 8003948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800394c:	4618      	mov	r0, r3
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40023800 	.word	0x40023800
 8003954:	08008144 	.word	0x08008144

08003958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800395c:	f7ff ffdc 	bl	8003918 <HAL_RCC_GetHCLKFreq>
 8003960:	4602      	mov	r2, r0
 8003962:	4b05      	ldr	r3, [pc, #20]	; (8003978 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	0b5b      	lsrs	r3, r3, #13
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	4903      	ldr	r1, [pc, #12]	; (800397c <HAL_RCC_GetPCLK2Freq+0x24>)
 800396e:	5ccb      	ldrb	r3, [r1, r3]
 8003970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003974:	4618      	mov	r0, r3
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40023800 	.word	0x40023800
 800397c:	08008144 	.word	0x08008144

08003980 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e03f      	b.n	8003a12 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d106      	bne.n	80039ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7fd ff58 	bl	800185c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2224      	movs	r2, #36	; 0x24
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68da      	ldr	r2, [r3, #12]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 ff9b 	bl	8004900 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	691a      	ldr	r2, [r3, #16]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	695a      	ldr	r2, [r3, #20]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68da      	ldr	r2, [r3, #12]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2220      	movs	r2, #32
 8003a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b08a      	sub	sp, #40	; 0x28
 8003a1e:	af02      	add	r7, sp, #8
 8003a20:	60f8      	str	r0, [r7, #12]
 8003a22:	60b9      	str	r1, [r7, #8]
 8003a24:	603b      	str	r3, [r7, #0]
 8003a26:	4613      	mov	r3, r2
 8003a28:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b20      	cmp	r3, #32
 8003a38:	d17c      	bne.n	8003b34 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d002      	beq.n	8003a46 <HAL_UART_Transmit+0x2c>
 8003a40:	88fb      	ldrh	r3, [r7, #6]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e075      	b.n	8003b36 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d101      	bne.n	8003a58 <HAL_UART_Transmit+0x3e>
 8003a54:	2302      	movs	r3, #2
 8003a56:	e06e      	b.n	8003b36 <HAL_UART_Transmit+0x11c>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2221      	movs	r2, #33	; 0x21
 8003a6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a6e:	f7fe f937 	bl	8001ce0 <HAL_GetTick>
 8003a72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	88fa      	ldrh	r2, [r7, #6]
 8003a78:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	88fa      	ldrh	r2, [r7, #6]
 8003a7e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a88:	d108      	bne.n	8003a9c <HAL_UART_Transmit+0x82>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d104      	bne.n	8003a9c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	61bb      	str	r3, [r7, #24]
 8003a9a:	e003      	b.n	8003aa4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003aac:	e02a      	b.n	8003b04 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	2180      	movs	r1, #128	; 0x80
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f000 fc53 	bl	8004364 <UART_WaitOnFlagUntilTimeout>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e036      	b.n	8003b36 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10b      	bne.n	8003ae6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	881b      	ldrh	r3, [r3, #0]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003adc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	3302      	adds	r3, #2
 8003ae2:	61bb      	str	r3, [r7, #24]
 8003ae4:	e007      	b.n	8003af6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	781a      	ldrb	r2, [r3, #0]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	3301      	adds	r3, #1
 8003af4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	3b01      	subs	r3, #1
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1cf      	bne.n	8003aae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	2200      	movs	r2, #0
 8003b16:	2140      	movs	r1, #64	; 0x40
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 fc23 	bl	8004364 <UART_WaitOnFlagUntilTimeout>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d001      	beq.n	8003b28 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e006      	b.n	8003b36 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003b30:	2300      	movs	r3, #0
 8003b32:	e000      	b.n	8003b36 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003b34:	2302      	movs	r3, #2
  }
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3720      	adds	r7, #32
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b08c      	sub	sp, #48	; 0x30
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	60f8      	str	r0, [r7, #12]
 8003b46:	60b9      	str	r1, [r7, #8]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	2b20      	cmp	r3, #32
 8003b56:	d152      	bne.n	8003bfe <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003b5e:	88fb      	ldrh	r3, [r7, #6]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e04b      	b.n	8003c00 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d101      	bne.n	8003b76 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8003b72:	2302      	movs	r3, #2
 8003b74:	e044      	b.n	8003c00 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2201      	movs	r2, #1
 8003b82:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003b84:	88fb      	ldrh	r3, [r7, #6]
 8003b86:	461a      	mov	r2, r3
 8003b88:	68b9      	ldr	r1, [r7, #8]
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f000 fc58 	bl	8004440 <UART_Start_Receive_DMA>
 8003b90:	4603      	mov	r3, r0
 8003b92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003b96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d12c      	bne.n	8003bf8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d125      	bne.n	8003bf2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	613b      	str	r3, [r7, #16]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	613b      	str	r3, [r7, #16]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	613b      	str	r3, [r7, #16]
 8003bba:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	330c      	adds	r3, #12
 8003bc2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	e853 3f00 	ldrex	r3, [r3]
 8003bca:	617b      	str	r3, [r7, #20]
   return(result);
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	f043 0310 	orr.w	r3, r3, #16
 8003bd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	330c      	adds	r3, #12
 8003bda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003bdc:	627a      	str	r2, [r7, #36]	; 0x24
 8003bde:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be0:	6a39      	ldr	r1, [r7, #32]
 8003be2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003be4:	e841 2300 	strex	r3, r2, [r1]
 8003be8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1e5      	bne.n	8003bbc <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8003bf0:	e002      	b.n	8003bf8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8003bf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003bfc:	e000      	b.n	8003c00 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8003bfe:	2302      	movs	r3, #2
  }
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3730      	adds	r7, #48	; 0x30
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b0ba      	sub	sp, #232	; 0xe8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003c34:	2300      	movs	r3, #0
 8003c36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c3e:	f003 030f 	and.w	r3, r3, #15
 8003c42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003c46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10f      	bne.n	8003c6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c52:	f003 0320 	and.w	r3, r3, #32
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d009      	beq.n	8003c6e <HAL_UART_IRQHandler+0x66>
 8003c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c5e:	f003 0320 	and.w	r3, r3, #32
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d003      	beq.n	8003c6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f000 fd8f 	bl	800478a <UART_Receive_IT>
      return;
 8003c6c:	e256      	b.n	800411c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 80de 	beq.w	8003e34 <HAL_UART_IRQHandler+0x22c>
 8003c78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d106      	bne.n	8003c92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c88:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 80d1 	beq.w	8003e34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00b      	beq.n	8003cb6 <HAL_UART_IRQHandler+0xae>
 8003c9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d005      	beq.n	8003cb6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	f043 0201 	orr.w	r2, r3, #1
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00b      	beq.n	8003cda <HAL_UART_IRQHandler+0xd2>
 8003cc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d005      	beq.n	8003cda <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	f043 0202 	orr.w	r2, r3, #2
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00b      	beq.n	8003cfe <HAL_UART_IRQHandler+0xf6>
 8003ce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d005      	beq.n	8003cfe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	f043 0204 	orr.w	r2, r3, #4
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d02:	f003 0308 	and.w	r3, r3, #8
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d011      	beq.n	8003d2e <HAL_UART_IRQHandler+0x126>
 8003d0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d0e:	f003 0320 	and.w	r3, r3, #32
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d105      	bne.n	8003d22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d005      	beq.n	8003d2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d26:	f043 0208 	orr.w	r2, r3, #8
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 81ed 	beq.w	8004112 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d3c:	f003 0320 	and.w	r3, r3, #32
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d008      	beq.n	8003d56 <HAL_UART_IRQHandler+0x14e>
 8003d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d48:	f003 0320 	and.w	r3, r3, #32
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 fd1a 	bl	800478a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d60:	2b40      	cmp	r3, #64	; 0x40
 8003d62:	bf0c      	ite	eq
 8003d64:	2301      	moveq	r3, #1
 8003d66:	2300      	movne	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d72:	f003 0308 	and.w	r3, r3, #8
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d103      	bne.n	8003d82 <HAL_UART_IRQHandler+0x17a>
 8003d7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d04f      	beq.n	8003e22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 fc22 	bl	80045cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d92:	2b40      	cmp	r3, #64	; 0x40
 8003d94:	d141      	bne.n	8003e1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	3314      	adds	r3, #20
 8003d9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003da4:	e853 3f00 	ldrex	r3, [r3]
 8003da8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003dac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003db0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003db4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	3314      	adds	r3, #20
 8003dbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003dc2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003dc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003dce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003dd2:	e841 2300 	strex	r3, r2, [r1]
 8003dd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003dda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1d9      	bne.n	8003d96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d013      	beq.n	8003e12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dee:	4a7d      	ldr	r2, [pc, #500]	; (8003fe4 <HAL_UART_IRQHandler+0x3dc>)
 8003df0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7fe fd40 	bl	800287c <HAL_DMA_Abort_IT>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d016      	beq.n	8003e30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e0c:	4610      	mov	r0, r2
 8003e0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e10:	e00e      	b.n	8003e30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 f9a4 	bl	8004160 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e18:	e00a      	b.n	8003e30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f9a0 	bl	8004160 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e20:	e006      	b.n	8003e30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f99c 	bl	8004160 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003e2e:	e170      	b.n	8004112 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e30:	bf00      	nop
    return;
 8003e32:	e16e      	b.n	8004112 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	f040 814a 	bne.w	80040d2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e42:	f003 0310 	and.w	r3, r3, #16
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f000 8143 	beq.w	80040d2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e50:	f003 0310 	and.w	r3, r3, #16
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 813c 	beq.w	80040d2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	60bb      	str	r3, [r7, #8]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	60bb      	str	r3, [r7, #8]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	60bb      	str	r3, [r7, #8]
 8003e6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7a:	2b40      	cmp	r3, #64	; 0x40
 8003e7c:	f040 80b4 	bne.w	8003fe8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 8140 	beq.w	8004116 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	f080 8139 	bcs.w	8004116 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003eaa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb0:	69db      	ldr	r3, [r3, #28]
 8003eb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eb6:	f000 8088 	beq.w	8003fca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	330c      	adds	r3, #12
 8003ec0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ec4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ec8:	e853 3f00 	ldrex	r3, [r3]
 8003ecc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003ed0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ed4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ed8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	330c      	adds	r3, #12
 8003ee2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003ee6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003eea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003ef2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003ef6:	e841 2300 	strex	r3, r2, [r1]
 8003efa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d1d9      	bne.n	8003eba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	3314      	adds	r3, #20
 8003f0c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f10:	e853 3f00 	ldrex	r3, [r3]
 8003f14:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003f16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f18:	f023 0301 	bic.w	r3, r3, #1
 8003f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	3314      	adds	r3, #20
 8003f26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003f2a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003f2e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f30:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003f32:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003f36:	e841 2300 	strex	r3, r2, [r1]
 8003f3a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003f3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1e1      	bne.n	8003f06 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	3314      	adds	r3, #20
 8003f48:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f4c:	e853 3f00 	ldrex	r3, [r3]
 8003f50:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003f52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	3314      	adds	r3, #20
 8003f62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003f66:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003f68:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003f6c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003f6e:	e841 2300 	strex	r3, r2, [r1]
 8003f72:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003f74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1e3      	bne.n	8003f42 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	330c      	adds	r3, #12
 8003f8e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f92:	e853 3f00 	ldrex	r3, [r3]
 8003f96:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f9a:	f023 0310 	bic.w	r3, r3, #16
 8003f9e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	330c      	adds	r3, #12
 8003fa8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003fac:	65ba      	str	r2, [r7, #88]	; 0x58
 8003fae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003fb2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003fb4:	e841 2300 	strex	r3, r2, [r1]
 8003fb8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003fba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1e3      	bne.n	8003f88 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7fe fbe9 	bl	800279c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	4619      	mov	r1, r3
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f7fd fb5a 	bl	8001694 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003fe0:	e099      	b.n	8004116 <HAL_UART_IRQHandler+0x50e>
 8003fe2:	bf00      	nop
 8003fe4:	08004693 	.word	0x08004693
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 808b 	beq.w	800411a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004004:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004008:	2b00      	cmp	r3, #0
 800400a:	f000 8086 	beq.w	800411a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	330c      	adds	r3, #12
 8004014:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004018:	e853 3f00 	ldrex	r3, [r3]
 800401c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800401e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004020:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004024:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	330c      	adds	r3, #12
 800402e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004032:	647a      	str	r2, [r7, #68]	; 0x44
 8004034:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004036:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004038:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800403a:	e841 2300 	strex	r3, r2, [r1]
 800403e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1e3      	bne.n	800400e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	3314      	adds	r3, #20
 800404c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004050:	e853 3f00 	ldrex	r3, [r3]
 8004054:	623b      	str	r3, [r7, #32]
   return(result);
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	f023 0301 	bic.w	r3, r3, #1
 800405c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	3314      	adds	r3, #20
 8004066:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800406a:	633a      	str	r2, [r7, #48]	; 0x30
 800406c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800406e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004070:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004072:	e841 2300 	strex	r3, r2, [r1]
 8004076:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1e3      	bne.n	8004046 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2220      	movs	r2, #32
 8004082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	330c      	adds	r3, #12
 8004092:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	e853 3f00 	ldrex	r3, [r3]
 800409a:	60fb      	str	r3, [r7, #12]
   return(result);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f023 0310 	bic.w	r3, r3, #16
 80040a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	330c      	adds	r3, #12
 80040ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80040b0:	61fa      	str	r2, [r7, #28]
 80040b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b4:	69b9      	ldr	r1, [r7, #24]
 80040b6:	69fa      	ldr	r2, [r7, #28]
 80040b8:	e841 2300 	strex	r3, r2, [r1]
 80040bc:	617b      	str	r3, [r7, #20]
   return(result);
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d1e3      	bne.n	800408c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80040c8:	4619      	mov	r1, r3
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7fd fae2 	bl	8001694 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80040d0:	e023      	b.n	800411a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80040d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d009      	beq.n	80040f2 <HAL_UART_IRQHandler+0x4ea>
 80040de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 fae5 	bl	80046ba <UART_Transmit_IT>
    return;
 80040f0:	e014      	b.n	800411c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80040f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00e      	beq.n	800411c <HAL_UART_IRQHandler+0x514>
 80040fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004106:	2b00      	cmp	r3, #0
 8004108:	d008      	beq.n	800411c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 fb25 	bl	800475a <UART_EndTransmit_IT>
    return;
 8004110:	e004      	b.n	800411c <HAL_UART_IRQHandler+0x514>
    return;
 8004112:	bf00      	nop
 8004114:	e002      	b.n	800411c <HAL_UART_IRQHandler+0x514>
      return;
 8004116:	bf00      	nop
 8004118:	e000      	b.n	800411c <HAL_UART_IRQHandler+0x514>
      return;
 800411a:	bf00      	nop
  }
}
 800411c:	37e8      	adds	r7, #232	; 0xe8
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop

08004124 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b09c      	sub	sp, #112	; 0x70
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004180:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418c:	2b00      	cmp	r3, #0
 800418e:	d172      	bne.n	8004276 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004192:	2200      	movs	r2, #0
 8004194:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	330c      	adds	r3, #12
 800419c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041a0:	e853 3f00 	ldrex	r3, [r3]
 80041a4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80041a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80041ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	330c      	adds	r3, #12
 80041b4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80041b6:	65ba      	str	r2, [r7, #88]	; 0x58
 80041b8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80041bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80041be:	e841 2300 	strex	r3, r2, [r1]
 80041c2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80041c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1e5      	bne.n	8004196 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	3314      	adds	r3, #20
 80041d0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041d4:	e853 3f00 	ldrex	r3, [r3]
 80041d8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80041da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041dc:	f023 0301 	bic.w	r3, r3, #1
 80041e0:	667b      	str	r3, [r7, #100]	; 0x64
 80041e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	3314      	adds	r3, #20
 80041e8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80041ea:	647a      	str	r2, [r7, #68]	; 0x44
 80041ec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80041f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041f2:	e841 2300 	strex	r3, r2, [r1]
 80041f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80041f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1e5      	bne.n	80041ca <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	3314      	adds	r3, #20
 8004204:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004208:	e853 3f00 	ldrex	r3, [r3]
 800420c:	623b      	str	r3, [r7, #32]
   return(result);
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004214:	663b      	str	r3, [r7, #96]	; 0x60
 8004216:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	3314      	adds	r3, #20
 800421c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800421e:	633a      	str	r2, [r7, #48]	; 0x30
 8004220:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004222:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004224:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004226:	e841 2300 	strex	r3, r2, [r1]
 800422a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800422c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1e5      	bne.n	80041fe <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004234:	2220      	movs	r2, #32
 8004236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800423a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800423c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423e:	2b01      	cmp	r3, #1
 8004240:	d119      	bne.n	8004276 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004242:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	330c      	adds	r3, #12
 8004248:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	e853 3f00 	ldrex	r3, [r3]
 8004250:	60fb      	str	r3, [r7, #12]
   return(result);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f023 0310 	bic.w	r3, r3, #16
 8004258:	65fb      	str	r3, [r7, #92]	; 0x5c
 800425a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	330c      	adds	r3, #12
 8004260:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004262:	61fa      	str	r2, [r7, #28]
 8004264:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004266:	69b9      	ldr	r1, [r7, #24]
 8004268:	69fa      	ldr	r2, [r7, #28]
 800426a:	e841 2300 	strex	r3, r2, [r1]
 800426e:	617b      	str	r3, [r7, #20]
   return(result);
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1e5      	bne.n	8004242 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427a:	2b01      	cmp	r3, #1
 800427c:	d106      	bne.n	800428c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800427e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004280:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004282:	4619      	mov	r1, r3
 8004284:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004286:	f7fd fa05 	bl	8001694 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800428a:	e002      	b.n	8004292 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800428c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800428e:	f7ff ff53 	bl	8004138 <HAL_UART_RxCpltCallback>
}
 8004292:	bf00      	nop
 8004294:	3770      	adds	r7, #112	; 0x70
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}

0800429a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800429a:	b580      	push	{r7, lr}
 800429c:	b084      	sub	sp, #16
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d108      	bne.n	80042c2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042b4:	085b      	lsrs	r3, r3, #1
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	4619      	mov	r1, r3
 80042ba:	68f8      	ldr	r0, [r7, #12]
 80042bc:	f7fd f9ea 	bl	8001694 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80042c0:	e002      	b.n	80042c8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f7ff ff42 	bl	800414c <HAL_UART_RxHalfCpltCallback>
}
 80042c8:	bf00      	nop
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80042d8:	2300      	movs	r3, #0
 80042da:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ec:	2b80      	cmp	r3, #128	; 0x80
 80042ee:	bf0c      	ite	eq
 80042f0:	2301      	moveq	r3, #1
 80042f2:	2300      	movne	r3, #0
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	2b21      	cmp	r3, #33	; 0x21
 8004302:	d108      	bne.n	8004316 <UART_DMAError+0x46>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d005      	beq.n	8004316 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	2200      	movs	r2, #0
 800430e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004310:	68b8      	ldr	r0, [r7, #8]
 8004312:	f000 f933 	bl	800457c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004320:	2b40      	cmp	r3, #64	; 0x40
 8004322:	bf0c      	ite	eq
 8004324:	2301      	moveq	r3, #1
 8004326:	2300      	movne	r3, #0
 8004328:	b2db      	uxtb	r3, r3
 800432a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b22      	cmp	r3, #34	; 0x22
 8004336:	d108      	bne.n	800434a <UART_DMAError+0x7a>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d005      	beq.n	800434a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	2200      	movs	r2, #0
 8004342:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004344:	68b8      	ldr	r0, [r7, #8]
 8004346:	f000 f941 	bl	80045cc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	f043 0210 	orr.w	r2, r3, #16
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004356:	68b8      	ldr	r0, [r7, #8]
 8004358:	f7ff ff02 	bl	8004160 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800435c:	bf00      	nop
 800435e:	3710      	adds	r7, #16
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b090      	sub	sp, #64	; 0x40
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	603b      	str	r3, [r7, #0]
 8004370:	4613      	mov	r3, r2
 8004372:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004374:	e050      	b.n	8004418 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004376:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004378:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800437c:	d04c      	beq.n	8004418 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800437e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004380:	2b00      	cmp	r3, #0
 8004382:	d007      	beq.n	8004394 <UART_WaitOnFlagUntilTimeout+0x30>
 8004384:	f7fd fcac 	bl	8001ce0 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004390:	429a      	cmp	r2, r3
 8004392:	d241      	bcs.n	8004418 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	330c      	adds	r3, #12
 800439a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800439c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800439e:	e853 3f00 	ldrex	r3, [r3]
 80043a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80043a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80043aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	330c      	adds	r3, #12
 80043b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043b4:	637a      	str	r2, [r7, #52]	; 0x34
 80043b6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80043ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80043bc:	e841 2300 	strex	r3, r2, [r1]
 80043c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80043c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1e5      	bne.n	8004394 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	3314      	adds	r3, #20
 80043ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	e853 3f00 	ldrex	r3, [r3]
 80043d6:	613b      	str	r3, [r7, #16]
   return(result);
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	f023 0301 	bic.w	r3, r3, #1
 80043de:	63bb      	str	r3, [r7, #56]	; 0x38
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	3314      	adds	r3, #20
 80043e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043e8:	623a      	str	r2, [r7, #32]
 80043ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ec:	69f9      	ldr	r1, [r7, #28]
 80043ee:	6a3a      	ldr	r2, [r7, #32]
 80043f0:	e841 2300 	strex	r3, r2, [r1]
 80043f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1e5      	bne.n	80043c8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2220      	movs	r2, #32
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e00f      	b.n	8004438 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	4013      	ands	r3, r2
 8004422:	68ba      	ldr	r2, [r7, #8]
 8004424:	429a      	cmp	r2, r3
 8004426:	bf0c      	ite	eq
 8004428:	2301      	moveq	r3, #1
 800442a:	2300      	movne	r3, #0
 800442c:	b2db      	uxtb	r3, r3
 800442e:	461a      	mov	r2, r3
 8004430:	79fb      	ldrb	r3, [r7, #7]
 8004432:	429a      	cmp	r2, r3
 8004434:	d09f      	beq.n	8004376 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	3740      	adds	r7, #64	; 0x40
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b098      	sub	sp, #96	; 0x60
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	4613      	mov	r3, r2
 800444c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	88fa      	ldrh	r2, [r7, #6]
 8004458:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2222      	movs	r2, #34	; 0x22
 8004464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446c:	4a40      	ldr	r2, [pc, #256]	; (8004570 <UART_Start_Receive_DMA+0x130>)
 800446e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004474:	4a3f      	ldr	r2, [pc, #252]	; (8004574 <UART_Start_Receive_DMA+0x134>)
 8004476:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447c:	4a3e      	ldr	r2, [pc, #248]	; (8004578 <UART_Start_Receive_DMA+0x138>)
 800447e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004484:	2200      	movs	r2, #0
 8004486:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004488:	f107 0308 	add.w	r3, r7, #8
 800448c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3304      	adds	r3, #4
 8004498:	4619      	mov	r1, r3
 800449a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	88fb      	ldrh	r3, [r7, #6]
 80044a0:	f7fe f924 	bl	80026ec <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80044a4:	2300      	movs	r3, #0
 80044a6:	613b      	str	r3, [r7, #16]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	613b      	str	r3, [r7, #16]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	613b      	str	r3, [r7, #16]
 80044b8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d019      	beq.n	80044fe <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	330c      	adds	r3, #12
 80044d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044d4:	e853 3f00 	ldrex	r3, [r3]
 80044d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80044da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	330c      	adds	r3, #12
 80044e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80044ea:	64fa      	str	r2, [r7, #76]	; 0x4c
 80044ec:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ee:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80044f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044f2:	e841 2300 	strex	r3, r2, [r1]
 80044f6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80044f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1e5      	bne.n	80044ca <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	3314      	adds	r3, #20
 8004504:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004508:	e853 3f00 	ldrex	r3, [r3]
 800450c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800450e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004510:	f043 0301 	orr.w	r3, r3, #1
 8004514:	657b      	str	r3, [r7, #84]	; 0x54
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	3314      	adds	r3, #20
 800451c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800451e:	63ba      	str	r2, [r7, #56]	; 0x38
 8004520:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004522:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004526:	e841 2300 	strex	r3, r2, [r1]
 800452a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800452c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1e5      	bne.n	80044fe <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	3314      	adds	r3, #20
 8004538:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	e853 3f00 	ldrex	r3, [r3]
 8004540:	617b      	str	r3, [r7, #20]
   return(result);
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004548:	653b      	str	r3, [r7, #80]	; 0x50
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	3314      	adds	r3, #20
 8004550:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004552:	627a      	str	r2, [r7, #36]	; 0x24
 8004554:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004556:	6a39      	ldr	r1, [r7, #32]
 8004558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800455a:	e841 2300 	strex	r3, r2, [r1]
 800455e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1e5      	bne.n	8004532 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3760      	adds	r7, #96	; 0x60
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	08004175 	.word	0x08004175
 8004574:	0800429b 	.word	0x0800429b
 8004578:	080042d1 	.word	0x080042d1

0800457c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800457c:	b480      	push	{r7}
 800457e:	b089      	sub	sp, #36	; 0x24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	330c      	adds	r3, #12
 800458a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	e853 3f00 	ldrex	r3, [r3]
 8004592:	60bb      	str	r3, [r7, #8]
   return(result);
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800459a:	61fb      	str	r3, [r7, #28]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	330c      	adds	r3, #12
 80045a2:	69fa      	ldr	r2, [r7, #28]
 80045a4:	61ba      	str	r2, [r7, #24]
 80045a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a8:	6979      	ldr	r1, [r7, #20]
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	e841 2300 	strex	r3, r2, [r1]
 80045b0:	613b      	str	r3, [r7, #16]
   return(result);
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1e5      	bne.n	8004584 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80045c0:	bf00      	nop
 80045c2:	3724      	adds	r7, #36	; 0x24
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b095      	sub	sp, #84	; 0x54
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	330c      	adds	r3, #12
 80045da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045de:	e853 3f00 	ldrex	r3, [r3]
 80045e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80045e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	330c      	adds	r3, #12
 80045f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80045f4:	643a      	str	r2, [r7, #64]	; 0x40
 80045f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80045fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80045fc:	e841 2300 	strex	r3, r2, [r1]
 8004600:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1e5      	bne.n	80045d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	3314      	adds	r3, #20
 800460e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004610:	6a3b      	ldr	r3, [r7, #32]
 8004612:	e853 3f00 	ldrex	r3, [r3]
 8004616:	61fb      	str	r3, [r7, #28]
   return(result);
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	f023 0301 	bic.w	r3, r3, #1
 800461e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	3314      	adds	r3, #20
 8004626:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004628:	62fa      	str	r2, [r7, #44]	; 0x2c
 800462a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800462e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004630:	e841 2300 	strex	r3, r2, [r1]
 8004634:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004638:	2b00      	cmp	r3, #0
 800463a:	d1e5      	bne.n	8004608 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004640:	2b01      	cmp	r3, #1
 8004642:	d119      	bne.n	8004678 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	330c      	adds	r3, #12
 800464a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	e853 3f00 	ldrex	r3, [r3]
 8004652:	60bb      	str	r3, [r7, #8]
   return(result);
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f023 0310 	bic.w	r3, r3, #16
 800465a:	647b      	str	r3, [r7, #68]	; 0x44
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	330c      	adds	r3, #12
 8004662:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004664:	61ba      	str	r2, [r7, #24]
 8004666:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004668:	6979      	ldr	r1, [r7, #20]
 800466a:	69ba      	ldr	r2, [r7, #24]
 800466c:	e841 2300 	strex	r3, r2, [r1]
 8004670:	613b      	str	r3, [r7, #16]
   return(result);
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1e5      	bne.n	8004644 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2220      	movs	r2, #32
 800467c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004686:	bf00      	nop
 8004688:	3754      	adds	r7, #84	; 0x54
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b084      	sub	sp, #16
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f7ff fd57 	bl	8004160 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046b2:	bf00      	nop
 80046b4:	3710      	adds	r7, #16
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}

080046ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80046ba:	b480      	push	{r7}
 80046bc:	b085      	sub	sp, #20
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b21      	cmp	r3, #33	; 0x21
 80046cc:	d13e      	bne.n	800474c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046d6:	d114      	bne.n	8004702 <UART_Transmit_IT+0x48>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d110      	bne.n	8004702 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	881b      	ldrh	r3, [r3, #0]
 80046ea:	461a      	mov	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	1c9a      	adds	r2, r3, #2
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	621a      	str	r2, [r3, #32]
 8004700:	e008      	b.n	8004714 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6a1b      	ldr	r3, [r3, #32]
 8004706:	1c59      	adds	r1, r3, #1
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	6211      	str	r1, [r2, #32]
 800470c:	781a      	ldrb	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004718:	b29b      	uxth	r3, r3
 800471a:	3b01      	subs	r3, #1
 800471c:	b29b      	uxth	r3, r3
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	4619      	mov	r1, r3
 8004722:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004724:	2b00      	cmp	r3, #0
 8004726:	d10f      	bne.n	8004748 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004736:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004746:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004748:	2300      	movs	r3, #0
 800474a:	e000      	b.n	800474e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800474c:	2302      	movs	r3, #2
  }
}
 800474e:	4618      	mov	r0, r3
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b082      	sub	sp, #8
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68da      	ldr	r2, [r3, #12]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004770:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2220      	movs	r2, #32
 8004776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7ff fcd2 	bl	8004124 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}

0800478a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b08c      	sub	sp, #48	; 0x30
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b22      	cmp	r3, #34	; 0x22
 800479c:	f040 80ab 	bne.w	80048f6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047a8:	d117      	bne.n	80047da <UART_Receive_IT+0x50>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d113      	bne.n	80047da <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80047b2:	2300      	movs	r3, #0
 80047b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d2:	1c9a      	adds	r2, r3, #2
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	629a      	str	r2, [r3, #40]	; 0x28
 80047d8:	e026      	b.n	8004828 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047de:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80047e0:	2300      	movs	r3, #0
 80047e2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047ec:	d007      	beq.n	80047fe <UART_Receive_IT+0x74>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10a      	bne.n	800480c <UART_Receive_IT+0x82>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d106      	bne.n	800480c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	b2da      	uxtb	r2, r3
 8004806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004808:	701a      	strb	r2, [r3, #0]
 800480a:	e008      	b.n	800481e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	b2db      	uxtb	r3, r3
 8004814:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004818:	b2da      	uxtb	r2, r3
 800481a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800481c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004822:	1c5a      	adds	r2, r3, #1
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800482c:	b29b      	uxth	r3, r3
 800482e:	3b01      	subs	r3, #1
 8004830:	b29b      	uxth	r3, r3
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	4619      	mov	r1, r3
 8004836:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004838:	2b00      	cmp	r3, #0
 800483a:	d15a      	bne.n	80048f2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68da      	ldr	r2, [r3, #12]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 0220 	bic.w	r2, r2, #32
 800484a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68da      	ldr	r2, [r3, #12]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800485a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695a      	ldr	r2, [r3, #20]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0201 	bic.w	r2, r2, #1
 800486a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2220      	movs	r2, #32
 8004870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004878:	2b01      	cmp	r3, #1
 800487a:	d135      	bne.n	80048e8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	330c      	adds	r3, #12
 8004888:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	e853 3f00 	ldrex	r3, [r3]
 8004890:	613b      	str	r3, [r7, #16]
   return(result);
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f023 0310 	bic.w	r3, r3, #16
 8004898:	627b      	str	r3, [r7, #36]	; 0x24
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	330c      	adds	r3, #12
 80048a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048a2:	623a      	str	r2, [r7, #32]
 80048a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a6:	69f9      	ldr	r1, [r7, #28]
 80048a8:	6a3a      	ldr	r2, [r7, #32]
 80048aa:	e841 2300 	strex	r3, r2, [r1]
 80048ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1e5      	bne.n	8004882 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0310 	and.w	r3, r3, #16
 80048c0:	2b10      	cmp	r3, #16
 80048c2:	d10a      	bne.n	80048da <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048c4:	2300      	movs	r3, #0
 80048c6:	60fb      	str	r3, [r7, #12]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	60fb      	str	r3, [r7, #12]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	60fb      	str	r3, [r7, #12]
 80048d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80048de:	4619      	mov	r1, r3
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f7fc fed7 	bl	8001694 <HAL_UARTEx_RxEventCallback>
 80048e6:	e002      	b.n	80048ee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f7ff fc25 	bl	8004138 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80048ee:	2300      	movs	r3, #0
 80048f0:	e002      	b.n	80048f8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80048f2:	2300      	movs	r3, #0
 80048f4:	e000      	b.n	80048f8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80048f6:	2302      	movs	r3, #2
  }
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3730      	adds	r7, #48	; 0x30
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004904:	b0c0      	sub	sp, #256	; 0x100
 8004906:	af00      	add	r7, sp, #0
 8004908:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800490c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800491c:	68d9      	ldr	r1, [r3, #12]
 800491e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	ea40 0301 	orr.w	r3, r0, r1
 8004928:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800492a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	431a      	orrs	r2, r3
 8004938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	431a      	orrs	r2, r3
 8004940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004944:	69db      	ldr	r3, [r3, #28]
 8004946:	4313      	orrs	r3, r2
 8004948:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800494c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004958:	f021 010c 	bic.w	r1, r1, #12
 800495c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004966:	430b      	orrs	r3, r1
 8004968:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800496a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800497a:	6999      	ldr	r1, [r3, #24]
 800497c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	ea40 0301 	orr.w	r3, r0, r1
 8004986:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	4b8f      	ldr	r3, [pc, #572]	; (8004bcc <UART_SetConfig+0x2cc>)
 8004990:	429a      	cmp	r2, r3
 8004992:	d005      	beq.n	80049a0 <UART_SetConfig+0xa0>
 8004994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	4b8d      	ldr	r3, [pc, #564]	; (8004bd0 <UART_SetConfig+0x2d0>)
 800499c:	429a      	cmp	r2, r3
 800499e:	d104      	bne.n	80049aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80049a0:	f7fe ffda 	bl	8003958 <HAL_RCC_GetPCLK2Freq>
 80049a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80049a8:	e003      	b.n	80049b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049aa:	f7fe ffc1 	bl	8003930 <HAL_RCC_GetPCLK1Freq>
 80049ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049b6:	69db      	ldr	r3, [r3, #28]
 80049b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049bc:	f040 810c 	bne.w	8004bd8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80049c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049c4:	2200      	movs	r2, #0
 80049c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80049ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80049ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80049d2:	4622      	mov	r2, r4
 80049d4:	462b      	mov	r3, r5
 80049d6:	1891      	adds	r1, r2, r2
 80049d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80049da:	415b      	adcs	r3, r3
 80049dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80049e2:	4621      	mov	r1, r4
 80049e4:	eb12 0801 	adds.w	r8, r2, r1
 80049e8:	4629      	mov	r1, r5
 80049ea:	eb43 0901 	adc.w	r9, r3, r1
 80049ee:	f04f 0200 	mov.w	r2, #0
 80049f2:	f04f 0300 	mov.w	r3, #0
 80049f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a02:	4690      	mov	r8, r2
 8004a04:	4699      	mov	r9, r3
 8004a06:	4623      	mov	r3, r4
 8004a08:	eb18 0303 	adds.w	r3, r8, r3
 8004a0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004a10:	462b      	mov	r3, r5
 8004a12:	eb49 0303 	adc.w	r3, r9, r3
 8004a16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004a26:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004a2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004a2e:	460b      	mov	r3, r1
 8004a30:	18db      	adds	r3, r3, r3
 8004a32:	653b      	str	r3, [r7, #80]	; 0x50
 8004a34:	4613      	mov	r3, r2
 8004a36:	eb42 0303 	adc.w	r3, r2, r3
 8004a3a:	657b      	str	r3, [r7, #84]	; 0x54
 8004a3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004a40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004a44:	f7fc f908 	bl	8000c58 <__aeabi_uldivmod>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	4b61      	ldr	r3, [pc, #388]	; (8004bd4 <UART_SetConfig+0x2d4>)
 8004a4e:	fba3 2302 	umull	r2, r3, r3, r2
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	011c      	lsls	r4, r3, #4
 8004a56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a60:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004a64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004a68:	4642      	mov	r2, r8
 8004a6a:	464b      	mov	r3, r9
 8004a6c:	1891      	adds	r1, r2, r2
 8004a6e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004a70:	415b      	adcs	r3, r3
 8004a72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004a78:	4641      	mov	r1, r8
 8004a7a:	eb12 0a01 	adds.w	sl, r2, r1
 8004a7e:	4649      	mov	r1, r9
 8004a80:	eb43 0b01 	adc.w	fp, r3, r1
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a98:	4692      	mov	sl, r2
 8004a9a:	469b      	mov	fp, r3
 8004a9c:	4643      	mov	r3, r8
 8004a9e:	eb1a 0303 	adds.w	r3, sl, r3
 8004aa2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004aa6:	464b      	mov	r3, r9
 8004aa8:	eb4b 0303 	adc.w	r3, fp, r3
 8004aac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004abc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004ac0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	18db      	adds	r3, r3, r3
 8004ac8:	643b      	str	r3, [r7, #64]	; 0x40
 8004aca:	4613      	mov	r3, r2
 8004acc:	eb42 0303 	adc.w	r3, r2, r3
 8004ad0:	647b      	str	r3, [r7, #68]	; 0x44
 8004ad2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004ad6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004ada:	f7fc f8bd 	bl	8000c58 <__aeabi_uldivmod>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	4611      	mov	r1, r2
 8004ae4:	4b3b      	ldr	r3, [pc, #236]	; (8004bd4 <UART_SetConfig+0x2d4>)
 8004ae6:	fba3 2301 	umull	r2, r3, r3, r1
 8004aea:	095b      	lsrs	r3, r3, #5
 8004aec:	2264      	movs	r2, #100	; 0x64
 8004aee:	fb02 f303 	mul.w	r3, r2, r3
 8004af2:	1acb      	subs	r3, r1, r3
 8004af4:	00db      	lsls	r3, r3, #3
 8004af6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004afa:	4b36      	ldr	r3, [pc, #216]	; (8004bd4 <UART_SetConfig+0x2d4>)
 8004afc:	fba3 2302 	umull	r2, r3, r3, r2
 8004b00:	095b      	lsrs	r3, r3, #5
 8004b02:	005b      	lsls	r3, r3, #1
 8004b04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b08:	441c      	add	r4, r3
 8004b0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b14:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004b18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004b1c:	4642      	mov	r2, r8
 8004b1e:	464b      	mov	r3, r9
 8004b20:	1891      	adds	r1, r2, r2
 8004b22:	63b9      	str	r1, [r7, #56]	; 0x38
 8004b24:	415b      	adcs	r3, r3
 8004b26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b2c:	4641      	mov	r1, r8
 8004b2e:	1851      	adds	r1, r2, r1
 8004b30:	6339      	str	r1, [r7, #48]	; 0x30
 8004b32:	4649      	mov	r1, r9
 8004b34:	414b      	adcs	r3, r1
 8004b36:	637b      	str	r3, [r7, #52]	; 0x34
 8004b38:	f04f 0200 	mov.w	r2, #0
 8004b3c:	f04f 0300 	mov.w	r3, #0
 8004b40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004b44:	4659      	mov	r1, fp
 8004b46:	00cb      	lsls	r3, r1, #3
 8004b48:	4651      	mov	r1, sl
 8004b4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b4e:	4651      	mov	r1, sl
 8004b50:	00ca      	lsls	r2, r1, #3
 8004b52:	4610      	mov	r0, r2
 8004b54:	4619      	mov	r1, r3
 8004b56:	4603      	mov	r3, r0
 8004b58:	4642      	mov	r2, r8
 8004b5a:	189b      	adds	r3, r3, r2
 8004b5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b60:	464b      	mov	r3, r9
 8004b62:	460a      	mov	r2, r1
 8004b64:	eb42 0303 	adc.w	r3, r2, r3
 8004b68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004b78:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004b7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004b80:	460b      	mov	r3, r1
 8004b82:	18db      	adds	r3, r3, r3
 8004b84:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b86:	4613      	mov	r3, r2
 8004b88:	eb42 0303 	adc.w	r3, r2, r3
 8004b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004b96:	f7fc f85f 	bl	8000c58 <__aeabi_uldivmod>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	4b0d      	ldr	r3, [pc, #52]	; (8004bd4 <UART_SetConfig+0x2d4>)
 8004ba0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ba4:	095b      	lsrs	r3, r3, #5
 8004ba6:	2164      	movs	r1, #100	; 0x64
 8004ba8:	fb01 f303 	mul.w	r3, r1, r3
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	3332      	adds	r3, #50	; 0x32
 8004bb2:	4a08      	ldr	r2, [pc, #32]	; (8004bd4 <UART_SetConfig+0x2d4>)
 8004bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb8:	095b      	lsrs	r3, r3, #5
 8004bba:	f003 0207 	and.w	r2, r3, #7
 8004bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4422      	add	r2, r4
 8004bc6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004bc8:	e106      	b.n	8004dd8 <UART_SetConfig+0x4d8>
 8004bca:	bf00      	nop
 8004bcc:	40011000 	.word	0x40011000
 8004bd0:	40011400 	.word	0x40011400
 8004bd4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004be2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004be6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004bea:	4642      	mov	r2, r8
 8004bec:	464b      	mov	r3, r9
 8004bee:	1891      	adds	r1, r2, r2
 8004bf0:	6239      	str	r1, [r7, #32]
 8004bf2:	415b      	adcs	r3, r3
 8004bf4:	627b      	str	r3, [r7, #36]	; 0x24
 8004bf6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004bfa:	4641      	mov	r1, r8
 8004bfc:	1854      	adds	r4, r2, r1
 8004bfe:	4649      	mov	r1, r9
 8004c00:	eb43 0501 	adc.w	r5, r3, r1
 8004c04:	f04f 0200 	mov.w	r2, #0
 8004c08:	f04f 0300 	mov.w	r3, #0
 8004c0c:	00eb      	lsls	r3, r5, #3
 8004c0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c12:	00e2      	lsls	r2, r4, #3
 8004c14:	4614      	mov	r4, r2
 8004c16:	461d      	mov	r5, r3
 8004c18:	4643      	mov	r3, r8
 8004c1a:	18e3      	adds	r3, r4, r3
 8004c1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004c20:	464b      	mov	r3, r9
 8004c22:	eb45 0303 	adc.w	r3, r5, r3
 8004c26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004c2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004c36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004c3a:	f04f 0200 	mov.w	r2, #0
 8004c3e:	f04f 0300 	mov.w	r3, #0
 8004c42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004c46:	4629      	mov	r1, r5
 8004c48:	008b      	lsls	r3, r1, #2
 8004c4a:	4621      	mov	r1, r4
 8004c4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c50:	4621      	mov	r1, r4
 8004c52:	008a      	lsls	r2, r1, #2
 8004c54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004c58:	f7fb fffe 	bl	8000c58 <__aeabi_uldivmod>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	460b      	mov	r3, r1
 8004c60:	4b60      	ldr	r3, [pc, #384]	; (8004de4 <UART_SetConfig+0x4e4>)
 8004c62:	fba3 2302 	umull	r2, r3, r3, r2
 8004c66:	095b      	lsrs	r3, r3, #5
 8004c68:	011c      	lsls	r4, r3, #4
 8004c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004c74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004c78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004c7c:	4642      	mov	r2, r8
 8004c7e:	464b      	mov	r3, r9
 8004c80:	1891      	adds	r1, r2, r2
 8004c82:	61b9      	str	r1, [r7, #24]
 8004c84:	415b      	adcs	r3, r3
 8004c86:	61fb      	str	r3, [r7, #28]
 8004c88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c8c:	4641      	mov	r1, r8
 8004c8e:	1851      	adds	r1, r2, r1
 8004c90:	6139      	str	r1, [r7, #16]
 8004c92:	4649      	mov	r1, r9
 8004c94:	414b      	adcs	r3, r1
 8004c96:	617b      	str	r3, [r7, #20]
 8004c98:	f04f 0200 	mov.w	r2, #0
 8004c9c:	f04f 0300 	mov.w	r3, #0
 8004ca0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ca4:	4659      	mov	r1, fp
 8004ca6:	00cb      	lsls	r3, r1, #3
 8004ca8:	4651      	mov	r1, sl
 8004caa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cae:	4651      	mov	r1, sl
 8004cb0:	00ca      	lsls	r2, r1, #3
 8004cb2:	4610      	mov	r0, r2
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	4642      	mov	r2, r8
 8004cba:	189b      	adds	r3, r3, r2
 8004cbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004cc0:	464b      	mov	r3, r9
 8004cc2:	460a      	mov	r2, r1
 8004cc4:	eb42 0303 	adc.w	r3, r2, r3
 8004cc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	67bb      	str	r3, [r7, #120]	; 0x78
 8004cd6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004cd8:	f04f 0200 	mov.w	r2, #0
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004ce4:	4649      	mov	r1, r9
 8004ce6:	008b      	lsls	r3, r1, #2
 8004ce8:	4641      	mov	r1, r8
 8004cea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cee:	4641      	mov	r1, r8
 8004cf0:	008a      	lsls	r2, r1, #2
 8004cf2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004cf6:	f7fb ffaf 	bl	8000c58 <__aeabi_uldivmod>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	4611      	mov	r1, r2
 8004d00:	4b38      	ldr	r3, [pc, #224]	; (8004de4 <UART_SetConfig+0x4e4>)
 8004d02:	fba3 2301 	umull	r2, r3, r3, r1
 8004d06:	095b      	lsrs	r3, r3, #5
 8004d08:	2264      	movs	r2, #100	; 0x64
 8004d0a:	fb02 f303 	mul.w	r3, r2, r3
 8004d0e:	1acb      	subs	r3, r1, r3
 8004d10:	011b      	lsls	r3, r3, #4
 8004d12:	3332      	adds	r3, #50	; 0x32
 8004d14:	4a33      	ldr	r2, [pc, #204]	; (8004de4 <UART_SetConfig+0x4e4>)
 8004d16:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1a:	095b      	lsrs	r3, r3, #5
 8004d1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d20:	441c      	add	r4, r3
 8004d22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d26:	2200      	movs	r2, #0
 8004d28:	673b      	str	r3, [r7, #112]	; 0x70
 8004d2a:	677a      	str	r2, [r7, #116]	; 0x74
 8004d2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004d30:	4642      	mov	r2, r8
 8004d32:	464b      	mov	r3, r9
 8004d34:	1891      	adds	r1, r2, r2
 8004d36:	60b9      	str	r1, [r7, #8]
 8004d38:	415b      	adcs	r3, r3
 8004d3a:	60fb      	str	r3, [r7, #12]
 8004d3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d40:	4641      	mov	r1, r8
 8004d42:	1851      	adds	r1, r2, r1
 8004d44:	6039      	str	r1, [r7, #0]
 8004d46:	4649      	mov	r1, r9
 8004d48:	414b      	adcs	r3, r1
 8004d4a:	607b      	str	r3, [r7, #4]
 8004d4c:	f04f 0200 	mov.w	r2, #0
 8004d50:	f04f 0300 	mov.w	r3, #0
 8004d54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d58:	4659      	mov	r1, fp
 8004d5a:	00cb      	lsls	r3, r1, #3
 8004d5c:	4651      	mov	r1, sl
 8004d5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d62:	4651      	mov	r1, sl
 8004d64:	00ca      	lsls	r2, r1, #3
 8004d66:	4610      	mov	r0, r2
 8004d68:	4619      	mov	r1, r3
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	4642      	mov	r2, r8
 8004d6e:	189b      	adds	r3, r3, r2
 8004d70:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d72:	464b      	mov	r3, r9
 8004d74:	460a      	mov	r2, r1
 8004d76:	eb42 0303 	adc.w	r3, r2, r3
 8004d7a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	663b      	str	r3, [r7, #96]	; 0x60
 8004d86:	667a      	str	r2, [r7, #100]	; 0x64
 8004d88:	f04f 0200 	mov.w	r2, #0
 8004d8c:	f04f 0300 	mov.w	r3, #0
 8004d90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004d94:	4649      	mov	r1, r9
 8004d96:	008b      	lsls	r3, r1, #2
 8004d98:	4641      	mov	r1, r8
 8004d9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d9e:	4641      	mov	r1, r8
 8004da0:	008a      	lsls	r2, r1, #2
 8004da2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004da6:	f7fb ff57 	bl	8000c58 <__aeabi_uldivmod>
 8004daa:	4602      	mov	r2, r0
 8004dac:	460b      	mov	r3, r1
 8004dae:	4b0d      	ldr	r3, [pc, #52]	; (8004de4 <UART_SetConfig+0x4e4>)
 8004db0:	fba3 1302 	umull	r1, r3, r3, r2
 8004db4:	095b      	lsrs	r3, r3, #5
 8004db6:	2164      	movs	r1, #100	; 0x64
 8004db8:	fb01 f303 	mul.w	r3, r1, r3
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	011b      	lsls	r3, r3, #4
 8004dc0:	3332      	adds	r3, #50	; 0x32
 8004dc2:	4a08      	ldr	r2, [pc, #32]	; (8004de4 <UART_SetConfig+0x4e4>)
 8004dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc8:	095b      	lsrs	r3, r3, #5
 8004dca:	f003 020f 	and.w	r2, r3, #15
 8004dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4422      	add	r2, r4
 8004dd6:	609a      	str	r2, [r3, #8]
}
 8004dd8:	bf00      	nop
 8004dda:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004dde:	46bd      	mov	sp, r7
 8004de0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004de4:	51eb851f 	.word	0x51eb851f

08004de8 <__cvt>:
 8004de8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dec:	ec55 4b10 	vmov	r4, r5, d0
 8004df0:	2d00      	cmp	r5, #0
 8004df2:	460e      	mov	r6, r1
 8004df4:	4619      	mov	r1, r3
 8004df6:	462b      	mov	r3, r5
 8004df8:	bfbb      	ittet	lt
 8004dfa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004dfe:	461d      	movlt	r5, r3
 8004e00:	2300      	movge	r3, #0
 8004e02:	232d      	movlt	r3, #45	; 0x2d
 8004e04:	700b      	strb	r3, [r1, #0]
 8004e06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004e0c:	4691      	mov	r9, r2
 8004e0e:	f023 0820 	bic.w	r8, r3, #32
 8004e12:	bfbc      	itt	lt
 8004e14:	4622      	movlt	r2, r4
 8004e16:	4614      	movlt	r4, r2
 8004e18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e1c:	d005      	beq.n	8004e2a <__cvt+0x42>
 8004e1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004e22:	d100      	bne.n	8004e26 <__cvt+0x3e>
 8004e24:	3601      	adds	r6, #1
 8004e26:	2102      	movs	r1, #2
 8004e28:	e000      	b.n	8004e2c <__cvt+0x44>
 8004e2a:	2103      	movs	r1, #3
 8004e2c:	ab03      	add	r3, sp, #12
 8004e2e:	9301      	str	r3, [sp, #4]
 8004e30:	ab02      	add	r3, sp, #8
 8004e32:	9300      	str	r3, [sp, #0]
 8004e34:	ec45 4b10 	vmov	d0, r4, r5
 8004e38:	4653      	mov	r3, sl
 8004e3a:	4632      	mov	r2, r6
 8004e3c:	f000 fdec 	bl	8005a18 <_dtoa_r>
 8004e40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004e44:	4607      	mov	r7, r0
 8004e46:	d102      	bne.n	8004e4e <__cvt+0x66>
 8004e48:	f019 0f01 	tst.w	r9, #1
 8004e4c:	d022      	beq.n	8004e94 <__cvt+0xac>
 8004e4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e52:	eb07 0906 	add.w	r9, r7, r6
 8004e56:	d110      	bne.n	8004e7a <__cvt+0x92>
 8004e58:	783b      	ldrb	r3, [r7, #0]
 8004e5a:	2b30      	cmp	r3, #48	; 0x30
 8004e5c:	d10a      	bne.n	8004e74 <__cvt+0x8c>
 8004e5e:	2200      	movs	r2, #0
 8004e60:	2300      	movs	r3, #0
 8004e62:	4620      	mov	r0, r4
 8004e64:	4629      	mov	r1, r5
 8004e66:	f7fb fe37 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e6a:	b918      	cbnz	r0, 8004e74 <__cvt+0x8c>
 8004e6c:	f1c6 0601 	rsb	r6, r6, #1
 8004e70:	f8ca 6000 	str.w	r6, [sl]
 8004e74:	f8da 3000 	ldr.w	r3, [sl]
 8004e78:	4499      	add	r9, r3
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	4620      	mov	r0, r4
 8004e80:	4629      	mov	r1, r5
 8004e82:	f7fb fe29 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e86:	b108      	cbz	r0, 8004e8c <__cvt+0xa4>
 8004e88:	f8cd 900c 	str.w	r9, [sp, #12]
 8004e8c:	2230      	movs	r2, #48	; 0x30
 8004e8e:	9b03      	ldr	r3, [sp, #12]
 8004e90:	454b      	cmp	r3, r9
 8004e92:	d307      	bcc.n	8004ea4 <__cvt+0xbc>
 8004e94:	9b03      	ldr	r3, [sp, #12]
 8004e96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e98:	1bdb      	subs	r3, r3, r7
 8004e9a:	4638      	mov	r0, r7
 8004e9c:	6013      	str	r3, [r2, #0]
 8004e9e:	b004      	add	sp, #16
 8004ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ea4:	1c59      	adds	r1, r3, #1
 8004ea6:	9103      	str	r1, [sp, #12]
 8004ea8:	701a      	strb	r2, [r3, #0]
 8004eaa:	e7f0      	b.n	8004e8e <__cvt+0xa6>

08004eac <__exponent>:
 8004eac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2900      	cmp	r1, #0
 8004eb2:	bfb8      	it	lt
 8004eb4:	4249      	neglt	r1, r1
 8004eb6:	f803 2b02 	strb.w	r2, [r3], #2
 8004eba:	bfb4      	ite	lt
 8004ebc:	222d      	movlt	r2, #45	; 0x2d
 8004ebe:	222b      	movge	r2, #43	; 0x2b
 8004ec0:	2909      	cmp	r1, #9
 8004ec2:	7042      	strb	r2, [r0, #1]
 8004ec4:	dd2a      	ble.n	8004f1c <__exponent+0x70>
 8004ec6:	f10d 0207 	add.w	r2, sp, #7
 8004eca:	4617      	mov	r7, r2
 8004ecc:	260a      	movs	r6, #10
 8004ece:	4694      	mov	ip, r2
 8004ed0:	fb91 f5f6 	sdiv	r5, r1, r6
 8004ed4:	fb06 1415 	mls	r4, r6, r5, r1
 8004ed8:	3430      	adds	r4, #48	; 0x30
 8004eda:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004ede:	460c      	mov	r4, r1
 8004ee0:	2c63      	cmp	r4, #99	; 0x63
 8004ee2:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8004ee6:	4629      	mov	r1, r5
 8004ee8:	dcf1      	bgt.n	8004ece <__exponent+0x22>
 8004eea:	3130      	adds	r1, #48	; 0x30
 8004eec:	f1ac 0402 	sub.w	r4, ip, #2
 8004ef0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004ef4:	1c41      	adds	r1, r0, #1
 8004ef6:	4622      	mov	r2, r4
 8004ef8:	42ba      	cmp	r2, r7
 8004efa:	d30a      	bcc.n	8004f12 <__exponent+0x66>
 8004efc:	f10d 0209 	add.w	r2, sp, #9
 8004f00:	eba2 020c 	sub.w	r2, r2, ip
 8004f04:	42bc      	cmp	r4, r7
 8004f06:	bf88      	it	hi
 8004f08:	2200      	movhi	r2, #0
 8004f0a:	4413      	add	r3, r2
 8004f0c:	1a18      	subs	r0, r3, r0
 8004f0e:	b003      	add	sp, #12
 8004f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f12:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004f16:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004f1a:	e7ed      	b.n	8004ef8 <__exponent+0x4c>
 8004f1c:	2330      	movs	r3, #48	; 0x30
 8004f1e:	3130      	adds	r1, #48	; 0x30
 8004f20:	7083      	strb	r3, [r0, #2]
 8004f22:	70c1      	strb	r1, [r0, #3]
 8004f24:	1d03      	adds	r3, r0, #4
 8004f26:	e7f1      	b.n	8004f0c <__exponent+0x60>

08004f28 <_printf_float>:
 8004f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f2c:	ed2d 8b02 	vpush	{d8}
 8004f30:	b08d      	sub	sp, #52	; 0x34
 8004f32:	460c      	mov	r4, r1
 8004f34:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004f38:	4616      	mov	r6, r2
 8004f3a:	461f      	mov	r7, r3
 8004f3c:	4605      	mov	r5, r0
 8004f3e:	f000 fca3 	bl	8005888 <_localeconv_r>
 8004f42:	f8d0 a000 	ldr.w	sl, [r0]
 8004f46:	4650      	mov	r0, sl
 8004f48:	f7fb f99a 	bl	8000280 <strlen>
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	930a      	str	r3, [sp, #40]	; 0x28
 8004f50:	6823      	ldr	r3, [r4, #0]
 8004f52:	9305      	str	r3, [sp, #20]
 8004f54:	f8d8 3000 	ldr.w	r3, [r8]
 8004f58:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004f5c:	3307      	adds	r3, #7
 8004f5e:	f023 0307 	bic.w	r3, r3, #7
 8004f62:	f103 0208 	add.w	r2, r3, #8
 8004f66:	f8c8 2000 	str.w	r2, [r8]
 8004f6a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f6e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004f72:	9307      	str	r3, [sp, #28]
 8004f74:	f8cd 8018 	str.w	r8, [sp, #24]
 8004f78:	ee08 0a10 	vmov	s16, r0
 8004f7c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004f80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f84:	4b9e      	ldr	r3, [pc, #632]	; (8005200 <_printf_float+0x2d8>)
 8004f86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f8a:	f7fb fdd7 	bl	8000b3c <__aeabi_dcmpun>
 8004f8e:	bb88      	cbnz	r0, 8004ff4 <_printf_float+0xcc>
 8004f90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f94:	4b9a      	ldr	r3, [pc, #616]	; (8005200 <_printf_float+0x2d8>)
 8004f96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f9a:	f7fb fdb1 	bl	8000b00 <__aeabi_dcmple>
 8004f9e:	bb48      	cbnz	r0, 8004ff4 <_printf_float+0xcc>
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	4640      	mov	r0, r8
 8004fa6:	4649      	mov	r1, r9
 8004fa8:	f7fb fda0 	bl	8000aec <__aeabi_dcmplt>
 8004fac:	b110      	cbz	r0, 8004fb4 <_printf_float+0x8c>
 8004fae:	232d      	movs	r3, #45	; 0x2d
 8004fb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fb4:	4a93      	ldr	r2, [pc, #588]	; (8005204 <_printf_float+0x2dc>)
 8004fb6:	4b94      	ldr	r3, [pc, #592]	; (8005208 <_printf_float+0x2e0>)
 8004fb8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004fbc:	bf94      	ite	ls
 8004fbe:	4690      	movls	r8, r2
 8004fc0:	4698      	movhi	r8, r3
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	6123      	str	r3, [r4, #16]
 8004fc6:	9b05      	ldr	r3, [sp, #20]
 8004fc8:	f023 0304 	bic.w	r3, r3, #4
 8004fcc:	6023      	str	r3, [r4, #0]
 8004fce:	f04f 0900 	mov.w	r9, #0
 8004fd2:	9700      	str	r7, [sp, #0]
 8004fd4:	4633      	mov	r3, r6
 8004fd6:	aa0b      	add	r2, sp, #44	; 0x2c
 8004fd8:	4621      	mov	r1, r4
 8004fda:	4628      	mov	r0, r5
 8004fdc:	f000 f9da 	bl	8005394 <_printf_common>
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	f040 8090 	bne.w	8005106 <_printf_float+0x1de>
 8004fe6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fea:	b00d      	add	sp, #52	; 0x34
 8004fec:	ecbd 8b02 	vpop	{d8}
 8004ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ff4:	4642      	mov	r2, r8
 8004ff6:	464b      	mov	r3, r9
 8004ff8:	4640      	mov	r0, r8
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	f7fb fd9e 	bl	8000b3c <__aeabi_dcmpun>
 8005000:	b140      	cbz	r0, 8005014 <_printf_float+0xec>
 8005002:	464b      	mov	r3, r9
 8005004:	2b00      	cmp	r3, #0
 8005006:	bfbc      	itt	lt
 8005008:	232d      	movlt	r3, #45	; 0x2d
 800500a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800500e:	4a7f      	ldr	r2, [pc, #508]	; (800520c <_printf_float+0x2e4>)
 8005010:	4b7f      	ldr	r3, [pc, #508]	; (8005210 <_printf_float+0x2e8>)
 8005012:	e7d1      	b.n	8004fb8 <_printf_float+0x90>
 8005014:	6863      	ldr	r3, [r4, #4]
 8005016:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800501a:	9206      	str	r2, [sp, #24]
 800501c:	1c5a      	adds	r2, r3, #1
 800501e:	d13f      	bne.n	80050a0 <_printf_float+0x178>
 8005020:	2306      	movs	r3, #6
 8005022:	6063      	str	r3, [r4, #4]
 8005024:	9b05      	ldr	r3, [sp, #20]
 8005026:	6861      	ldr	r1, [r4, #4]
 8005028:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800502c:	2300      	movs	r3, #0
 800502e:	9303      	str	r3, [sp, #12]
 8005030:	ab0a      	add	r3, sp, #40	; 0x28
 8005032:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005036:	ab09      	add	r3, sp, #36	; 0x24
 8005038:	ec49 8b10 	vmov	d0, r8, r9
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	6022      	str	r2, [r4, #0]
 8005040:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005044:	4628      	mov	r0, r5
 8005046:	f7ff fecf 	bl	8004de8 <__cvt>
 800504a:	9b06      	ldr	r3, [sp, #24]
 800504c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800504e:	2b47      	cmp	r3, #71	; 0x47
 8005050:	4680      	mov	r8, r0
 8005052:	d108      	bne.n	8005066 <_printf_float+0x13e>
 8005054:	1cc8      	adds	r0, r1, #3
 8005056:	db02      	blt.n	800505e <_printf_float+0x136>
 8005058:	6863      	ldr	r3, [r4, #4]
 800505a:	4299      	cmp	r1, r3
 800505c:	dd41      	ble.n	80050e2 <_printf_float+0x1ba>
 800505e:	f1ab 0302 	sub.w	r3, fp, #2
 8005062:	fa5f fb83 	uxtb.w	fp, r3
 8005066:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800506a:	d820      	bhi.n	80050ae <_printf_float+0x186>
 800506c:	3901      	subs	r1, #1
 800506e:	465a      	mov	r2, fp
 8005070:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005074:	9109      	str	r1, [sp, #36]	; 0x24
 8005076:	f7ff ff19 	bl	8004eac <__exponent>
 800507a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800507c:	1813      	adds	r3, r2, r0
 800507e:	2a01      	cmp	r2, #1
 8005080:	4681      	mov	r9, r0
 8005082:	6123      	str	r3, [r4, #16]
 8005084:	dc02      	bgt.n	800508c <_printf_float+0x164>
 8005086:	6822      	ldr	r2, [r4, #0]
 8005088:	07d2      	lsls	r2, r2, #31
 800508a:	d501      	bpl.n	8005090 <_printf_float+0x168>
 800508c:	3301      	adds	r3, #1
 800508e:	6123      	str	r3, [r4, #16]
 8005090:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005094:	2b00      	cmp	r3, #0
 8005096:	d09c      	beq.n	8004fd2 <_printf_float+0xaa>
 8005098:	232d      	movs	r3, #45	; 0x2d
 800509a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800509e:	e798      	b.n	8004fd2 <_printf_float+0xaa>
 80050a0:	9a06      	ldr	r2, [sp, #24]
 80050a2:	2a47      	cmp	r2, #71	; 0x47
 80050a4:	d1be      	bne.n	8005024 <_printf_float+0xfc>
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d1bc      	bne.n	8005024 <_printf_float+0xfc>
 80050aa:	2301      	movs	r3, #1
 80050ac:	e7b9      	b.n	8005022 <_printf_float+0xfa>
 80050ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80050b2:	d118      	bne.n	80050e6 <_printf_float+0x1be>
 80050b4:	2900      	cmp	r1, #0
 80050b6:	6863      	ldr	r3, [r4, #4]
 80050b8:	dd0b      	ble.n	80050d2 <_printf_float+0x1aa>
 80050ba:	6121      	str	r1, [r4, #16]
 80050bc:	b913      	cbnz	r3, 80050c4 <_printf_float+0x19c>
 80050be:	6822      	ldr	r2, [r4, #0]
 80050c0:	07d0      	lsls	r0, r2, #31
 80050c2:	d502      	bpl.n	80050ca <_printf_float+0x1a2>
 80050c4:	3301      	adds	r3, #1
 80050c6:	440b      	add	r3, r1
 80050c8:	6123      	str	r3, [r4, #16]
 80050ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80050cc:	f04f 0900 	mov.w	r9, #0
 80050d0:	e7de      	b.n	8005090 <_printf_float+0x168>
 80050d2:	b913      	cbnz	r3, 80050da <_printf_float+0x1b2>
 80050d4:	6822      	ldr	r2, [r4, #0]
 80050d6:	07d2      	lsls	r2, r2, #31
 80050d8:	d501      	bpl.n	80050de <_printf_float+0x1b6>
 80050da:	3302      	adds	r3, #2
 80050dc:	e7f4      	b.n	80050c8 <_printf_float+0x1a0>
 80050de:	2301      	movs	r3, #1
 80050e0:	e7f2      	b.n	80050c8 <_printf_float+0x1a0>
 80050e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80050e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050e8:	4299      	cmp	r1, r3
 80050ea:	db05      	blt.n	80050f8 <_printf_float+0x1d0>
 80050ec:	6823      	ldr	r3, [r4, #0]
 80050ee:	6121      	str	r1, [r4, #16]
 80050f0:	07d8      	lsls	r0, r3, #31
 80050f2:	d5ea      	bpl.n	80050ca <_printf_float+0x1a2>
 80050f4:	1c4b      	adds	r3, r1, #1
 80050f6:	e7e7      	b.n	80050c8 <_printf_float+0x1a0>
 80050f8:	2900      	cmp	r1, #0
 80050fa:	bfd4      	ite	le
 80050fc:	f1c1 0202 	rsble	r2, r1, #2
 8005100:	2201      	movgt	r2, #1
 8005102:	4413      	add	r3, r2
 8005104:	e7e0      	b.n	80050c8 <_printf_float+0x1a0>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	055a      	lsls	r2, r3, #21
 800510a:	d407      	bmi.n	800511c <_printf_float+0x1f4>
 800510c:	6923      	ldr	r3, [r4, #16]
 800510e:	4642      	mov	r2, r8
 8005110:	4631      	mov	r1, r6
 8005112:	4628      	mov	r0, r5
 8005114:	47b8      	blx	r7
 8005116:	3001      	adds	r0, #1
 8005118:	d12c      	bne.n	8005174 <_printf_float+0x24c>
 800511a:	e764      	b.n	8004fe6 <_printf_float+0xbe>
 800511c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005120:	f240 80e0 	bls.w	80052e4 <_printf_float+0x3bc>
 8005124:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005128:	2200      	movs	r2, #0
 800512a:	2300      	movs	r3, #0
 800512c:	f7fb fcd4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005130:	2800      	cmp	r0, #0
 8005132:	d034      	beq.n	800519e <_printf_float+0x276>
 8005134:	4a37      	ldr	r2, [pc, #220]	; (8005214 <_printf_float+0x2ec>)
 8005136:	2301      	movs	r3, #1
 8005138:	4631      	mov	r1, r6
 800513a:	4628      	mov	r0, r5
 800513c:	47b8      	blx	r7
 800513e:	3001      	adds	r0, #1
 8005140:	f43f af51 	beq.w	8004fe6 <_printf_float+0xbe>
 8005144:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005148:	429a      	cmp	r2, r3
 800514a:	db02      	blt.n	8005152 <_printf_float+0x22a>
 800514c:	6823      	ldr	r3, [r4, #0]
 800514e:	07d8      	lsls	r0, r3, #31
 8005150:	d510      	bpl.n	8005174 <_printf_float+0x24c>
 8005152:	ee18 3a10 	vmov	r3, s16
 8005156:	4652      	mov	r2, sl
 8005158:	4631      	mov	r1, r6
 800515a:	4628      	mov	r0, r5
 800515c:	47b8      	blx	r7
 800515e:	3001      	adds	r0, #1
 8005160:	f43f af41 	beq.w	8004fe6 <_printf_float+0xbe>
 8005164:	f04f 0800 	mov.w	r8, #0
 8005168:	f104 091a 	add.w	r9, r4, #26
 800516c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800516e:	3b01      	subs	r3, #1
 8005170:	4543      	cmp	r3, r8
 8005172:	dc09      	bgt.n	8005188 <_printf_float+0x260>
 8005174:	6823      	ldr	r3, [r4, #0]
 8005176:	079b      	lsls	r3, r3, #30
 8005178:	f100 8107 	bmi.w	800538a <_printf_float+0x462>
 800517c:	68e0      	ldr	r0, [r4, #12]
 800517e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005180:	4298      	cmp	r0, r3
 8005182:	bfb8      	it	lt
 8005184:	4618      	movlt	r0, r3
 8005186:	e730      	b.n	8004fea <_printf_float+0xc2>
 8005188:	2301      	movs	r3, #1
 800518a:	464a      	mov	r2, r9
 800518c:	4631      	mov	r1, r6
 800518e:	4628      	mov	r0, r5
 8005190:	47b8      	blx	r7
 8005192:	3001      	adds	r0, #1
 8005194:	f43f af27 	beq.w	8004fe6 <_printf_float+0xbe>
 8005198:	f108 0801 	add.w	r8, r8, #1
 800519c:	e7e6      	b.n	800516c <_printf_float+0x244>
 800519e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	dc39      	bgt.n	8005218 <_printf_float+0x2f0>
 80051a4:	4a1b      	ldr	r2, [pc, #108]	; (8005214 <_printf_float+0x2ec>)
 80051a6:	2301      	movs	r3, #1
 80051a8:	4631      	mov	r1, r6
 80051aa:	4628      	mov	r0, r5
 80051ac:	47b8      	blx	r7
 80051ae:	3001      	adds	r0, #1
 80051b0:	f43f af19 	beq.w	8004fe6 <_printf_float+0xbe>
 80051b4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80051b8:	4313      	orrs	r3, r2
 80051ba:	d102      	bne.n	80051c2 <_printf_float+0x29a>
 80051bc:	6823      	ldr	r3, [r4, #0]
 80051be:	07d9      	lsls	r1, r3, #31
 80051c0:	d5d8      	bpl.n	8005174 <_printf_float+0x24c>
 80051c2:	ee18 3a10 	vmov	r3, s16
 80051c6:	4652      	mov	r2, sl
 80051c8:	4631      	mov	r1, r6
 80051ca:	4628      	mov	r0, r5
 80051cc:	47b8      	blx	r7
 80051ce:	3001      	adds	r0, #1
 80051d0:	f43f af09 	beq.w	8004fe6 <_printf_float+0xbe>
 80051d4:	f04f 0900 	mov.w	r9, #0
 80051d8:	f104 0a1a 	add.w	sl, r4, #26
 80051dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051de:	425b      	negs	r3, r3
 80051e0:	454b      	cmp	r3, r9
 80051e2:	dc01      	bgt.n	80051e8 <_printf_float+0x2c0>
 80051e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051e6:	e792      	b.n	800510e <_printf_float+0x1e6>
 80051e8:	2301      	movs	r3, #1
 80051ea:	4652      	mov	r2, sl
 80051ec:	4631      	mov	r1, r6
 80051ee:	4628      	mov	r0, r5
 80051f0:	47b8      	blx	r7
 80051f2:	3001      	adds	r0, #1
 80051f4:	f43f aef7 	beq.w	8004fe6 <_printf_float+0xbe>
 80051f8:	f109 0901 	add.w	r9, r9, #1
 80051fc:	e7ee      	b.n	80051dc <_printf_float+0x2b4>
 80051fe:	bf00      	nop
 8005200:	7fefffff 	.word	0x7fefffff
 8005204:	08008154 	.word	0x08008154
 8005208:	08008158 	.word	0x08008158
 800520c:	0800815c 	.word	0x0800815c
 8005210:	08008160 	.word	0x08008160
 8005214:	08008164 	.word	0x08008164
 8005218:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800521a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800521c:	429a      	cmp	r2, r3
 800521e:	bfa8      	it	ge
 8005220:	461a      	movge	r2, r3
 8005222:	2a00      	cmp	r2, #0
 8005224:	4691      	mov	r9, r2
 8005226:	dc37      	bgt.n	8005298 <_printf_float+0x370>
 8005228:	f04f 0b00 	mov.w	fp, #0
 800522c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005230:	f104 021a 	add.w	r2, r4, #26
 8005234:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005236:	9305      	str	r3, [sp, #20]
 8005238:	eba3 0309 	sub.w	r3, r3, r9
 800523c:	455b      	cmp	r3, fp
 800523e:	dc33      	bgt.n	80052a8 <_printf_float+0x380>
 8005240:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005244:	429a      	cmp	r2, r3
 8005246:	db3b      	blt.n	80052c0 <_printf_float+0x398>
 8005248:	6823      	ldr	r3, [r4, #0]
 800524a:	07da      	lsls	r2, r3, #31
 800524c:	d438      	bmi.n	80052c0 <_printf_float+0x398>
 800524e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005252:	eba2 0903 	sub.w	r9, r2, r3
 8005256:	9b05      	ldr	r3, [sp, #20]
 8005258:	1ad2      	subs	r2, r2, r3
 800525a:	4591      	cmp	r9, r2
 800525c:	bfa8      	it	ge
 800525e:	4691      	movge	r9, r2
 8005260:	f1b9 0f00 	cmp.w	r9, #0
 8005264:	dc35      	bgt.n	80052d2 <_printf_float+0x3aa>
 8005266:	f04f 0800 	mov.w	r8, #0
 800526a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800526e:	f104 0a1a 	add.w	sl, r4, #26
 8005272:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005276:	1a9b      	subs	r3, r3, r2
 8005278:	eba3 0309 	sub.w	r3, r3, r9
 800527c:	4543      	cmp	r3, r8
 800527e:	f77f af79 	ble.w	8005174 <_printf_float+0x24c>
 8005282:	2301      	movs	r3, #1
 8005284:	4652      	mov	r2, sl
 8005286:	4631      	mov	r1, r6
 8005288:	4628      	mov	r0, r5
 800528a:	47b8      	blx	r7
 800528c:	3001      	adds	r0, #1
 800528e:	f43f aeaa 	beq.w	8004fe6 <_printf_float+0xbe>
 8005292:	f108 0801 	add.w	r8, r8, #1
 8005296:	e7ec      	b.n	8005272 <_printf_float+0x34a>
 8005298:	4613      	mov	r3, r2
 800529a:	4631      	mov	r1, r6
 800529c:	4642      	mov	r2, r8
 800529e:	4628      	mov	r0, r5
 80052a0:	47b8      	blx	r7
 80052a2:	3001      	adds	r0, #1
 80052a4:	d1c0      	bne.n	8005228 <_printf_float+0x300>
 80052a6:	e69e      	b.n	8004fe6 <_printf_float+0xbe>
 80052a8:	2301      	movs	r3, #1
 80052aa:	4631      	mov	r1, r6
 80052ac:	4628      	mov	r0, r5
 80052ae:	9205      	str	r2, [sp, #20]
 80052b0:	47b8      	blx	r7
 80052b2:	3001      	adds	r0, #1
 80052b4:	f43f ae97 	beq.w	8004fe6 <_printf_float+0xbe>
 80052b8:	9a05      	ldr	r2, [sp, #20]
 80052ba:	f10b 0b01 	add.w	fp, fp, #1
 80052be:	e7b9      	b.n	8005234 <_printf_float+0x30c>
 80052c0:	ee18 3a10 	vmov	r3, s16
 80052c4:	4652      	mov	r2, sl
 80052c6:	4631      	mov	r1, r6
 80052c8:	4628      	mov	r0, r5
 80052ca:	47b8      	blx	r7
 80052cc:	3001      	adds	r0, #1
 80052ce:	d1be      	bne.n	800524e <_printf_float+0x326>
 80052d0:	e689      	b.n	8004fe6 <_printf_float+0xbe>
 80052d2:	9a05      	ldr	r2, [sp, #20]
 80052d4:	464b      	mov	r3, r9
 80052d6:	4442      	add	r2, r8
 80052d8:	4631      	mov	r1, r6
 80052da:	4628      	mov	r0, r5
 80052dc:	47b8      	blx	r7
 80052de:	3001      	adds	r0, #1
 80052e0:	d1c1      	bne.n	8005266 <_printf_float+0x33e>
 80052e2:	e680      	b.n	8004fe6 <_printf_float+0xbe>
 80052e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052e6:	2a01      	cmp	r2, #1
 80052e8:	dc01      	bgt.n	80052ee <_printf_float+0x3c6>
 80052ea:	07db      	lsls	r3, r3, #31
 80052ec:	d53a      	bpl.n	8005364 <_printf_float+0x43c>
 80052ee:	2301      	movs	r3, #1
 80052f0:	4642      	mov	r2, r8
 80052f2:	4631      	mov	r1, r6
 80052f4:	4628      	mov	r0, r5
 80052f6:	47b8      	blx	r7
 80052f8:	3001      	adds	r0, #1
 80052fa:	f43f ae74 	beq.w	8004fe6 <_printf_float+0xbe>
 80052fe:	ee18 3a10 	vmov	r3, s16
 8005302:	4652      	mov	r2, sl
 8005304:	4631      	mov	r1, r6
 8005306:	4628      	mov	r0, r5
 8005308:	47b8      	blx	r7
 800530a:	3001      	adds	r0, #1
 800530c:	f43f ae6b 	beq.w	8004fe6 <_printf_float+0xbe>
 8005310:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005314:	2200      	movs	r2, #0
 8005316:	2300      	movs	r3, #0
 8005318:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800531c:	f7fb fbdc 	bl	8000ad8 <__aeabi_dcmpeq>
 8005320:	b9d8      	cbnz	r0, 800535a <_printf_float+0x432>
 8005322:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005326:	f108 0201 	add.w	r2, r8, #1
 800532a:	4631      	mov	r1, r6
 800532c:	4628      	mov	r0, r5
 800532e:	47b8      	blx	r7
 8005330:	3001      	adds	r0, #1
 8005332:	d10e      	bne.n	8005352 <_printf_float+0x42a>
 8005334:	e657      	b.n	8004fe6 <_printf_float+0xbe>
 8005336:	2301      	movs	r3, #1
 8005338:	4652      	mov	r2, sl
 800533a:	4631      	mov	r1, r6
 800533c:	4628      	mov	r0, r5
 800533e:	47b8      	blx	r7
 8005340:	3001      	adds	r0, #1
 8005342:	f43f ae50 	beq.w	8004fe6 <_printf_float+0xbe>
 8005346:	f108 0801 	add.w	r8, r8, #1
 800534a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800534c:	3b01      	subs	r3, #1
 800534e:	4543      	cmp	r3, r8
 8005350:	dcf1      	bgt.n	8005336 <_printf_float+0x40e>
 8005352:	464b      	mov	r3, r9
 8005354:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005358:	e6da      	b.n	8005110 <_printf_float+0x1e8>
 800535a:	f04f 0800 	mov.w	r8, #0
 800535e:	f104 0a1a 	add.w	sl, r4, #26
 8005362:	e7f2      	b.n	800534a <_printf_float+0x422>
 8005364:	2301      	movs	r3, #1
 8005366:	4642      	mov	r2, r8
 8005368:	e7df      	b.n	800532a <_printf_float+0x402>
 800536a:	2301      	movs	r3, #1
 800536c:	464a      	mov	r2, r9
 800536e:	4631      	mov	r1, r6
 8005370:	4628      	mov	r0, r5
 8005372:	47b8      	blx	r7
 8005374:	3001      	adds	r0, #1
 8005376:	f43f ae36 	beq.w	8004fe6 <_printf_float+0xbe>
 800537a:	f108 0801 	add.w	r8, r8, #1
 800537e:	68e3      	ldr	r3, [r4, #12]
 8005380:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005382:	1a5b      	subs	r3, r3, r1
 8005384:	4543      	cmp	r3, r8
 8005386:	dcf0      	bgt.n	800536a <_printf_float+0x442>
 8005388:	e6f8      	b.n	800517c <_printf_float+0x254>
 800538a:	f04f 0800 	mov.w	r8, #0
 800538e:	f104 0919 	add.w	r9, r4, #25
 8005392:	e7f4      	b.n	800537e <_printf_float+0x456>

08005394 <_printf_common>:
 8005394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005398:	4616      	mov	r6, r2
 800539a:	4699      	mov	r9, r3
 800539c:	688a      	ldr	r2, [r1, #8]
 800539e:	690b      	ldr	r3, [r1, #16]
 80053a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053a4:	4293      	cmp	r3, r2
 80053a6:	bfb8      	it	lt
 80053a8:	4613      	movlt	r3, r2
 80053aa:	6033      	str	r3, [r6, #0]
 80053ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053b0:	4607      	mov	r7, r0
 80053b2:	460c      	mov	r4, r1
 80053b4:	b10a      	cbz	r2, 80053ba <_printf_common+0x26>
 80053b6:	3301      	adds	r3, #1
 80053b8:	6033      	str	r3, [r6, #0]
 80053ba:	6823      	ldr	r3, [r4, #0]
 80053bc:	0699      	lsls	r1, r3, #26
 80053be:	bf42      	ittt	mi
 80053c0:	6833      	ldrmi	r3, [r6, #0]
 80053c2:	3302      	addmi	r3, #2
 80053c4:	6033      	strmi	r3, [r6, #0]
 80053c6:	6825      	ldr	r5, [r4, #0]
 80053c8:	f015 0506 	ands.w	r5, r5, #6
 80053cc:	d106      	bne.n	80053dc <_printf_common+0x48>
 80053ce:	f104 0a19 	add.w	sl, r4, #25
 80053d2:	68e3      	ldr	r3, [r4, #12]
 80053d4:	6832      	ldr	r2, [r6, #0]
 80053d6:	1a9b      	subs	r3, r3, r2
 80053d8:	42ab      	cmp	r3, r5
 80053da:	dc26      	bgt.n	800542a <_printf_common+0x96>
 80053dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80053e0:	1e13      	subs	r3, r2, #0
 80053e2:	6822      	ldr	r2, [r4, #0]
 80053e4:	bf18      	it	ne
 80053e6:	2301      	movne	r3, #1
 80053e8:	0692      	lsls	r2, r2, #26
 80053ea:	d42b      	bmi.n	8005444 <_printf_common+0xb0>
 80053ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053f0:	4649      	mov	r1, r9
 80053f2:	4638      	mov	r0, r7
 80053f4:	47c0      	blx	r8
 80053f6:	3001      	adds	r0, #1
 80053f8:	d01e      	beq.n	8005438 <_printf_common+0xa4>
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	6922      	ldr	r2, [r4, #16]
 80053fe:	f003 0306 	and.w	r3, r3, #6
 8005402:	2b04      	cmp	r3, #4
 8005404:	bf02      	ittt	eq
 8005406:	68e5      	ldreq	r5, [r4, #12]
 8005408:	6833      	ldreq	r3, [r6, #0]
 800540a:	1aed      	subeq	r5, r5, r3
 800540c:	68a3      	ldr	r3, [r4, #8]
 800540e:	bf0c      	ite	eq
 8005410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005414:	2500      	movne	r5, #0
 8005416:	4293      	cmp	r3, r2
 8005418:	bfc4      	itt	gt
 800541a:	1a9b      	subgt	r3, r3, r2
 800541c:	18ed      	addgt	r5, r5, r3
 800541e:	2600      	movs	r6, #0
 8005420:	341a      	adds	r4, #26
 8005422:	42b5      	cmp	r5, r6
 8005424:	d11a      	bne.n	800545c <_printf_common+0xc8>
 8005426:	2000      	movs	r0, #0
 8005428:	e008      	b.n	800543c <_printf_common+0xa8>
 800542a:	2301      	movs	r3, #1
 800542c:	4652      	mov	r2, sl
 800542e:	4649      	mov	r1, r9
 8005430:	4638      	mov	r0, r7
 8005432:	47c0      	blx	r8
 8005434:	3001      	adds	r0, #1
 8005436:	d103      	bne.n	8005440 <_printf_common+0xac>
 8005438:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800543c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005440:	3501      	adds	r5, #1
 8005442:	e7c6      	b.n	80053d2 <_printf_common+0x3e>
 8005444:	18e1      	adds	r1, r4, r3
 8005446:	1c5a      	adds	r2, r3, #1
 8005448:	2030      	movs	r0, #48	; 0x30
 800544a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800544e:	4422      	add	r2, r4
 8005450:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005454:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005458:	3302      	adds	r3, #2
 800545a:	e7c7      	b.n	80053ec <_printf_common+0x58>
 800545c:	2301      	movs	r3, #1
 800545e:	4622      	mov	r2, r4
 8005460:	4649      	mov	r1, r9
 8005462:	4638      	mov	r0, r7
 8005464:	47c0      	blx	r8
 8005466:	3001      	adds	r0, #1
 8005468:	d0e6      	beq.n	8005438 <_printf_common+0xa4>
 800546a:	3601      	adds	r6, #1
 800546c:	e7d9      	b.n	8005422 <_printf_common+0x8e>
	...

08005470 <_printf_i>:
 8005470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005474:	7e0f      	ldrb	r7, [r1, #24]
 8005476:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005478:	2f78      	cmp	r7, #120	; 0x78
 800547a:	4691      	mov	r9, r2
 800547c:	4680      	mov	r8, r0
 800547e:	460c      	mov	r4, r1
 8005480:	469a      	mov	sl, r3
 8005482:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005486:	d807      	bhi.n	8005498 <_printf_i+0x28>
 8005488:	2f62      	cmp	r7, #98	; 0x62
 800548a:	d80a      	bhi.n	80054a2 <_printf_i+0x32>
 800548c:	2f00      	cmp	r7, #0
 800548e:	f000 80d4 	beq.w	800563a <_printf_i+0x1ca>
 8005492:	2f58      	cmp	r7, #88	; 0x58
 8005494:	f000 80c0 	beq.w	8005618 <_printf_i+0x1a8>
 8005498:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800549c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80054a0:	e03a      	b.n	8005518 <_printf_i+0xa8>
 80054a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80054a6:	2b15      	cmp	r3, #21
 80054a8:	d8f6      	bhi.n	8005498 <_printf_i+0x28>
 80054aa:	a101      	add	r1, pc, #4	; (adr r1, 80054b0 <_printf_i+0x40>)
 80054ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054b0:	08005509 	.word	0x08005509
 80054b4:	0800551d 	.word	0x0800551d
 80054b8:	08005499 	.word	0x08005499
 80054bc:	08005499 	.word	0x08005499
 80054c0:	08005499 	.word	0x08005499
 80054c4:	08005499 	.word	0x08005499
 80054c8:	0800551d 	.word	0x0800551d
 80054cc:	08005499 	.word	0x08005499
 80054d0:	08005499 	.word	0x08005499
 80054d4:	08005499 	.word	0x08005499
 80054d8:	08005499 	.word	0x08005499
 80054dc:	08005621 	.word	0x08005621
 80054e0:	08005549 	.word	0x08005549
 80054e4:	080055db 	.word	0x080055db
 80054e8:	08005499 	.word	0x08005499
 80054ec:	08005499 	.word	0x08005499
 80054f0:	08005643 	.word	0x08005643
 80054f4:	08005499 	.word	0x08005499
 80054f8:	08005549 	.word	0x08005549
 80054fc:	08005499 	.word	0x08005499
 8005500:	08005499 	.word	0x08005499
 8005504:	080055e3 	.word	0x080055e3
 8005508:	682b      	ldr	r3, [r5, #0]
 800550a:	1d1a      	adds	r2, r3, #4
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	602a      	str	r2, [r5, #0]
 8005510:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005514:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005518:	2301      	movs	r3, #1
 800551a:	e09f      	b.n	800565c <_printf_i+0x1ec>
 800551c:	6820      	ldr	r0, [r4, #0]
 800551e:	682b      	ldr	r3, [r5, #0]
 8005520:	0607      	lsls	r7, r0, #24
 8005522:	f103 0104 	add.w	r1, r3, #4
 8005526:	6029      	str	r1, [r5, #0]
 8005528:	d501      	bpl.n	800552e <_printf_i+0xbe>
 800552a:	681e      	ldr	r6, [r3, #0]
 800552c:	e003      	b.n	8005536 <_printf_i+0xc6>
 800552e:	0646      	lsls	r6, r0, #25
 8005530:	d5fb      	bpl.n	800552a <_printf_i+0xba>
 8005532:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005536:	2e00      	cmp	r6, #0
 8005538:	da03      	bge.n	8005542 <_printf_i+0xd2>
 800553a:	232d      	movs	r3, #45	; 0x2d
 800553c:	4276      	negs	r6, r6
 800553e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005542:	485a      	ldr	r0, [pc, #360]	; (80056ac <_printf_i+0x23c>)
 8005544:	230a      	movs	r3, #10
 8005546:	e012      	b.n	800556e <_printf_i+0xfe>
 8005548:	682b      	ldr	r3, [r5, #0]
 800554a:	6820      	ldr	r0, [r4, #0]
 800554c:	1d19      	adds	r1, r3, #4
 800554e:	6029      	str	r1, [r5, #0]
 8005550:	0605      	lsls	r5, r0, #24
 8005552:	d501      	bpl.n	8005558 <_printf_i+0xe8>
 8005554:	681e      	ldr	r6, [r3, #0]
 8005556:	e002      	b.n	800555e <_printf_i+0xee>
 8005558:	0641      	lsls	r1, r0, #25
 800555a:	d5fb      	bpl.n	8005554 <_printf_i+0xe4>
 800555c:	881e      	ldrh	r6, [r3, #0]
 800555e:	4853      	ldr	r0, [pc, #332]	; (80056ac <_printf_i+0x23c>)
 8005560:	2f6f      	cmp	r7, #111	; 0x6f
 8005562:	bf0c      	ite	eq
 8005564:	2308      	moveq	r3, #8
 8005566:	230a      	movne	r3, #10
 8005568:	2100      	movs	r1, #0
 800556a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800556e:	6865      	ldr	r5, [r4, #4]
 8005570:	60a5      	str	r5, [r4, #8]
 8005572:	2d00      	cmp	r5, #0
 8005574:	bfa2      	ittt	ge
 8005576:	6821      	ldrge	r1, [r4, #0]
 8005578:	f021 0104 	bicge.w	r1, r1, #4
 800557c:	6021      	strge	r1, [r4, #0]
 800557e:	b90e      	cbnz	r6, 8005584 <_printf_i+0x114>
 8005580:	2d00      	cmp	r5, #0
 8005582:	d04b      	beq.n	800561c <_printf_i+0x1ac>
 8005584:	4615      	mov	r5, r2
 8005586:	fbb6 f1f3 	udiv	r1, r6, r3
 800558a:	fb03 6711 	mls	r7, r3, r1, r6
 800558e:	5dc7      	ldrb	r7, [r0, r7]
 8005590:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005594:	4637      	mov	r7, r6
 8005596:	42bb      	cmp	r3, r7
 8005598:	460e      	mov	r6, r1
 800559a:	d9f4      	bls.n	8005586 <_printf_i+0x116>
 800559c:	2b08      	cmp	r3, #8
 800559e:	d10b      	bne.n	80055b8 <_printf_i+0x148>
 80055a0:	6823      	ldr	r3, [r4, #0]
 80055a2:	07de      	lsls	r6, r3, #31
 80055a4:	d508      	bpl.n	80055b8 <_printf_i+0x148>
 80055a6:	6923      	ldr	r3, [r4, #16]
 80055a8:	6861      	ldr	r1, [r4, #4]
 80055aa:	4299      	cmp	r1, r3
 80055ac:	bfde      	ittt	le
 80055ae:	2330      	movle	r3, #48	; 0x30
 80055b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055b4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80055b8:	1b52      	subs	r2, r2, r5
 80055ba:	6122      	str	r2, [r4, #16]
 80055bc:	f8cd a000 	str.w	sl, [sp]
 80055c0:	464b      	mov	r3, r9
 80055c2:	aa03      	add	r2, sp, #12
 80055c4:	4621      	mov	r1, r4
 80055c6:	4640      	mov	r0, r8
 80055c8:	f7ff fee4 	bl	8005394 <_printf_common>
 80055cc:	3001      	adds	r0, #1
 80055ce:	d14a      	bne.n	8005666 <_printf_i+0x1f6>
 80055d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055d4:	b004      	add	sp, #16
 80055d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	f043 0320 	orr.w	r3, r3, #32
 80055e0:	6023      	str	r3, [r4, #0]
 80055e2:	4833      	ldr	r0, [pc, #204]	; (80056b0 <_printf_i+0x240>)
 80055e4:	2778      	movs	r7, #120	; 0x78
 80055e6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80055ea:	6823      	ldr	r3, [r4, #0]
 80055ec:	6829      	ldr	r1, [r5, #0]
 80055ee:	061f      	lsls	r7, r3, #24
 80055f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80055f4:	d402      	bmi.n	80055fc <_printf_i+0x18c>
 80055f6:	065f      	lsls	r7, r3, #25
 80055f8:	bf48      	it	mi
 80055fa:	b2b6      	uxthmi	r6, r6
 80055fc:	07df      	lsls	r7, r3, #31
 80055fe:	bf48      	it	mi
 8005600:	f043 0320 	orrmi.w	r3, r3, #32
 8005604:	6029      	str	r1, [r5, #0]
 8005606:	bf48      	it	mi
 8005608:	6023      	strmi	r3, [r4, #0]
 800560a:	b91e      	cbnz	r6, 8005614 <_printf_i+0x1a4>
 800560c:	6823      	ldr	r3, [r4, #0]
 800560e:	f023 0320 	bic.w	r3, r3, #32
 8005612:	6023      	str	r3, [r4, #0]
 8005614:	2310      	movs	r3, #16
 8005616:	e7a7      	b.n	8005568 <_printf_i+0xf8>
 8005618:	4824      	ldr	r0, [pc, #144]	; (80056ac <_printf_i+0x23c>)
 800561a:	e7e4      	b.n	80055e6 <_printf_i+0x176>
 800561c:	4615      	mov	r5, r2
 800561e:	e7bd      	b.n	800559c <_printf_i+0x12c>
 8005620:	682b      	ldr	r3, [r5, #0]
 8005622:	6826      	ldr	r6, [r4, #0]
 8005624:	6961      	ldr	r1, [r4, #20]
 8005626:	1d18      	adds	r0, r3, #4
 8005628:	6028      	str	r0, [r5, #0]
 800562a:	0635      	lsls	r5, r6, #24
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	d501      	bpl.n	8005634 <_printf_i+0x1c4>
 8005630:	6019      	str	r1, [r3, #0]
 8005632:	e002      	b.n	800563a <_printf_i+0x1ca>
 8005634:	0670      	lsls	r0, r6, #25
 8005636:	d5fb      	bpl.n	8005630 <_printf_i+0x1c0>
 8005638:	8019      	strh	r1, [r3, #0]
 800563a:	2300      	movs	r3, #0
 800563c:	6123      	str	r3, [r4, #16]
 800563e:	4615      	mov	r5, r2
 8005640:	e7bc      	b.n	80055bc <_printf_i+0x14c>
 8005642:	682b      	ldr	r3, [r5, #0]
 8005644:	1d1a      	adds	r2, r3, #4
 8005646:	602a      	str	r2, [r5, #0]
 8005648:	681d      	ldr	r5, [r3, #0]
 800564a:	6862      	ldr	r2, [r4, #4]
 800564c:	2100      	movs	r1, #0
 800564e:	4628      	mov	r0, r5
 8005650:	f7fa fdc6 	bl	80001e0 <memchr>
 8005654:	b108      	cbz	r0, 800565a <_printf_i+0x1ea>
 8005656:	1b40      	subs	r0, r0, r5
 8005658:	6060      	str	r0, [r4, #4]
 800565a:	6863      	ldr	r3, [r4, #4]
 800565c:	6123      	str	r3, [r4, #16]
 800565e:	2300      	movs	r3, #0
 8005660:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005664:	e7aa      	b.n	80055bc <_printf_i+0x14c>
 8005666:	6923      	ldr	r3, [r4, #16]
 8005668:	462a      	mov	r2, r5
 800566a:	4649      	mov	r1, r9
 800566c:	4640      	mov	r0, r8
 800566e:	47d0      	blx	sl
 8005670:	3001      	adds	r0, #1
 8005672:	d0ad      	beq.n	80055d0 <_printf_i+0x160>
 8005674:	6823      	ldr	r3, [r4, #0]
 8005676:	079b      	lsls	r3, r3, #30
 8005678:	d413      	bmi.n	80056a2 <_printf_i+0x232>
 800567a:	68e0      	ldr	r0, [r4, #12]
 800567c:	9b03      	ldr	r3, [sp, #12]
 800567e:	4298      	cmp	r0, r3
 8005680:	bfb8      	it	lt
 8005682:	4618      	movlt	r0, r3
 8005684:	e7a6      	b.n	80055d4 <_printf_i+0x164>
 8005686:	2301      	movs	r3, #1
 8005688:	4632      	mov	r2, r6
 800568a:	4649      	mov	r1, r9
 800568c:	4640      	mov	r0, r8
 800568e:	47d0      	blx	sl
 8005690:	3001      	adds	r0, #1
 8005692:	d09d      	beq.n	80055d0 <_printf_i+0x160>
 8005694:	3501      	adds	r5, #1
 8005696:	68e3      	ldr	r3, [r4, #12]
 8005698:	9903      	ldr	r1, [sp, #12]
 800569a:	1a5b      	subs	r3, r3, r1
 800569c:	42ab      	cmp	r3, r5
 800569e:	dcf2      	bgt.n	8005686 <_printf_i+0x216>
 80056a0:	e7eb      	b.n	800567a <_printf_i+0x20a>
 80056a2:	2500      	movs	r5, #0
 80056a4:	f104 0619 	add.w	r6, r4, #25
 80056a8:	e7f5      	b.n	8005696 <_printf_i+0x226>
 80056aa:	bf00      	nop
 80056ac:	08008166 	.word	0x08008166
 80056b0:	08008177 	.word	0x08008177

080056b4 <siprintf>:
 80056b4:	b40e      	push	{r1, r2, r3}
 80056b6:	b500      	push	{lr}
 80056b8:	b09c      	sub	sp, #112	; 0x70
 80056ba:	ab1d      	add	r3, sp, #116	; 0x74
 80056bc:	9002      	str	r0, [sp, #8]
 80056be:	9006      	str	r0, [sp, #24]
 80056c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80056c4:	4809      	ldr	r0, [pc, #36]	; (80056ec <siprintf+0x38>)
 80056c6:	9107      	str	r1, [sp, #28]
 80056c8:	9104      	str	r1, [sp, #16]
 80056ca:	4909      	ldr	r1, [pc, #36]	; (80056f0 <siprintf+0x3c>)
 80056cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80056d0:	9105      	str	r1, [sp, #20]
 80056d2:	6800      	ldr	r0, [r0, #0]
 80056d4:	9301      	str	r3, [sp, #4]
 80056d6:	a902      	add	r1, sp, #8
 80056d8:	f000 ffea 	bl	80066b0 <_svfiprintf_r>
 80056dc:	9b02      	ldr	r3, [sp, #8]
 80056de:	2200      	movs	r2, #0
 80056e0:	701a      	strb	r2, [r3, #0]
 80056e2:	b01c      	add	sp, #112	; 0x70
 80056e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80056e8:	b003      	add	sp, #12
 80056ea:	4770      	bx	lr
 80056ec:	20000094 	.word	0x20000094
 80056f0:	ffff0208 	.word	0xffff0208

080056f4 <std>:
 80056f4:	2300      	movs	r3, #0
 80056f6:	b510      	push	{r4, lr}
 80056f8:	4604      	mov	r4, r0
 80056fa:	e9c0 3300 	strd	r3, r3, [r0]
 80056fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005702:	6083      	str	r3, [r0, #8]
 8005704:	8181      	strh	r1, [r0, #12]
 8005706:	6643      	str	r3, [r0, #100]	; 0x64
 8005708:	81c2      	strh	r2, [r0, #14]
 800570a:	6183      	str	r3, [r0, #24]
 800570c:	4619      	mov	r1, r3
 800570e:	2208      	movs	r2, #8
 8005710:	305c      	adds	r0, #92	; 0x5c
 8005712:	f000 f8b1 	bl	8005878 <memset>
 8005716:	4b0d      	ldr	r3, [pc, #52]	; (800574c <std+0x58>)
 8005718:	6263      	str	r3, [r4, #36]	; 0x24
 800571a:	4b0d      	ldr	r3, [pc, #52]	; (8005750 <std+0x5c>)
 800571c:	62a3      	str	r3, [r4, #40]	; 0x28
 800571e:	4b0d      	ldr	r3, [pc, #52]	; (8005754 <std+0x60>)
 8005720:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005722:	4b0d      	ldr	r3, [pc, #52]	; (8005758 <std+0x64>)
 8005724:	6323      	str	r3, [r4, #48]	; 0x30
 8005726:	4b0d      	ldr	r3, [pc, #52]	; (800575c <std+0x68>)
 8005728:	6224      	str	r4, [r4, #32]
 800572a:	429c      	cmp	r4, r3
 800572c:	d006      	beq.n	800573c <std+0x48>
 800572e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005732:	4294      	cmp	r4, r2
 8005734:	d002      	beq.n	800573c <std+0x48>
 8005736:	33d0      	adds	r3, #208	; 0xd0
 8005738:	429c      	cmp	r4, r3
 800573a:	d105      	bne.n	8005748 <std+0x54>
 800573c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005744:	f000 b8ce 	b.w	80058e4 <__retarget_lock_init_recursive>
 8005748:	bd10      	pop	{r4, pc}
 800574a:	bf00      	nop
 800574c:	08007269 	.word	0x08007269
 8005750:	0800728b 	.word	0x0800728b
 8005754:	080072c3 	.word	0x080072c3
 8005758:	080072e7 	.word	0x080072e7
 800575c:	2000044c 	.word	0x2000044c

08005760 <stdio_exit_handler>:
 8005760:	4a02      	ldr	r2, [pc, #8]	; (800576c <stdio_exit_handler+0xc>)
 8005762:	4903      	ldr	r1, [pc, #12]	; (8005770 <stdio_exit_handler+0x10>)
 8005764:	4803      	ldr	r0, [pc, #12]	; (8005774 <stdio_exit_handler+0x14>)
 8005766:	f000 b869 	b.w	800583c <_fwalk_sglue>
 800576a:	bf00      	nop
 800576c:	2000003c 	.word	0x2000003c
 8005770:	08006b09 	.word	0x08006b09
 8005774:	20000048 	.word	0x20000048

08005778 <cleanup_stdio>:
 8005778:	6841      	ldr	r1, [r0, #4]
 800577a:	4b0c      	ldr	r3, [pc, #48]	; (80057ac <cleanup_stdio+0x34>)
 800577c:	4299      	cmp	r1, r3
 800577e:	b510      	push	{r4, lr}
 8005780:	4604      	mov	r4, r0
 8005782:	d001      	beq.n	8005788 <cleanup_stdio+0x10>
 8005784:	f001 f9c0 	bl	8006b08 <_fflush_r>
 8005788:	68a1      	ldr	r1, [r4, #8]
 800578a:	4b09      	ldr	r3, [pc, #36]	; (80057b0 <cleanup_stdio+0x38>)
 800578c:	4299      	cmp	r1, r3
 800578e:	d002      	beq.n	8005796 <cleanup_stdio+0x1e>
 8005790:	4620      	mov	r0, r4
 8005792:	f001 f9b9 	bl	8006b08 <_fflush_r>
 8005796:	68e1      	ldr	r1, [r4, #12]
 8005798:	4b06      	ldr	r3, [pc, #24]	; (80057b4 <cleanup_stdio+0x3c>)
 800579a:	4299      	cmp	r1, r3
 800579c:	d004      	beq.n	80057a8 <cleanup_stdio+0x30>
 800579e:	4620      	mov	r0, r4
 80057a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057a4:	f001 b9b0 	b.w	8006b08 <_fflush_r>
 80057a8:	bd10      	pop	{r4, pc}
 80057aa:	bf00      	nop
 80057ac:	2000044c 	.word	0x2000044c
 80057b0:	200004b4 	.word	0x200004b4
 80057b4:	2000051c 	.word	0x2000051c

080057b8 <global_stdio_init.part.0>:
 80057b8:	b510      	push	{r4, lr}
 80057ba:	4b0b      	ldr	r3, [pc, #44]	; (80057e8 <global_stdio_init.part.0+0x30>)
 80057bc:	4c0b      	ldr	r4, [pc, #44]	; (80057ec <global_stdio_init.part.0+0x34>)
 80057be:	4a0c      	ldr	r2, [pc, #48]	; (80057f0 <global_stdio_init.part.0+0x38>)
 80057c0:	601a      	str	r2, [r3, #0]
 80057c2:	4620      	mov	r0, r4
 80057c4:	2200      	movs	r2, #0
 80057c6:	2104      	movs	r1, #4
 80057c8:	f7ff ff94 	bl	80056f4 <std>
 80057cc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80057d0:	2201      	movs	r2, #1
 80057d2:	2109      	movs	r1, #9
 80057d4:	f7ff ff8e 	bl	80056f4 <std>
 80057d8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80057dc:	2202      	movs	r2, #2
 80057de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057e2:	2112      	movs	r1, #18
 80057e4:	f7ff bf86 	b.w	80056f4 <std>
 80057e8:	20000584 	.word	0x20000584
 80057ec:	2000044c 	.word	0x2000044c
 80057f0:	08005761 	.word	0x08005761

080057f4 <__sfp_lock_acquire>:
 80057f4:	4801      	ldr	r0, [pc, #4]	; (80057fc <__sfp_lock_acquire+0x8>)
 80057f6:	f000 b876 	b.w	80058e6 <__retarget_lock_acquire_recursive>
 80057fa:	bf00      	nop
 80057fc:	20000589 	.word	0x20000589

08005800 <__sfp_lock_release>:
 8005800:	4801      	ldr	r0, [pc, #4]	; (8005808 <__sfp_lock_release+0x8>)
 8005802:	f000 b871 	b.w	80058e8 <__retarget_lock_release_recursive>
 8005806:	bf00      	nop
 8005808:	20000589 	.word	0x20000589

0800580c <__sinit>:
 800580c:	b510      	push	{r4, lr}
 800580e:	4604      	mov	r4, r0
 8005810:	f7ff fff0 	bl	80057f4 <__sfp_lock_acquire>
 8005814:	6a23      	ldr	r3, [r4, #32]
 8005816:	b11b      	cbz	r3, 8005820 <__sinit+0x14>
 8005818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800581c:	f7ff bff0 	b.w	8005800 <__sfp_lock_release>
 8005820:	4b04      	ldr	r3, [pc, #16]	; (8005834 <__sinit+0x28>)
 8005822:	6223      	str	r3, [r4, #32]
 8005824:	4b04      	ldr	r3, [pc, #16]	; (8005838 <__sinit+0x2c>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d1f5      	bne.n	8005818 <__sinit+0xc>
 800582c:	f7ff ffc4 	bl	80057b8 <global_stdio_init.part.0>
 8005830:	e7f2      	b.n	8005818 <__sinit+0xc>
 8005832:	bf00      	nop
 8005834:	08005779 	.word	0x08005779
 8005838:	20000584 	.word	0x20000584

0800583c <_fwalk_sglue>:
 800583c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005840:	4607      	mov	r7, r0
 8005842:	4688      	mov	r8, r1
 8005844:	4614      	mov	r4, r2
 8005846:	2600      	movs	r6, #0
 8005848:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800584c:	f1b9 0901 	subs.w	r9, r9, #1
 8005850:	d505      	bpl.n	800585e <_fwalk_sglue+0x22>
 8005852:	6824      	ldr	r4, [r4, #0]
 8005854:	2c00      	cmp	r4, #0
 8005856:	d1f7      	bne.n	8005848 <_fwalk_sglue+0xc>
 8005858:	4630      	mov	r0, r6
 800585a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800585e:	89ab      	ldrh	r3, [r5, #12]
 8005860:	2b01      	cmp	r3, #1
 8005862:	d907      	bls.n	8005874 <_fwalk_sglue+0x38>
 8005864:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005868:	3301      	adds	r3, #1
 800586a:	d003      	beq.n	8005874 <_fwalk_sglue+0x38>
 800586c:	4629      	mov	r1, r5
 800586e:	4638      	mov	r0, r7
 8005870:	47c0      	blx	r8
 8005872:	4306      	orrs	r6, r0
 8005874:	3568      	adds	r5, #104	; 0x68
 8005876:	e7e9      	b.n	800584c <_fwalk_sglue+0x10>

08005878 <memset>:
 8005878:	4402      	add	r2, r0
 800587a:	4603      	mov	r3, r0
 800587c:	4293      	cmp	r3, r2
 800587e:	d100      	bne.n	8005882 <memset+0xa>
 8005880:	4770      	bx	lr
 8005882:	f803 1b01 	strb.w	r1, [r3], #1
 8005886:	e7f9      	b.n	800587c <memset+0x4>

08005888 <_localeconv_r>:
 8005888:	4800      	ldr	r0, [pc, #0]	; (800588c <_localeconv_r+0x4>)
 800588a:	4770      	bx	lr
 800588c:	20000188 	.word	0x20000188

08005890 <__errno>:
 8005890:	4b01      	ldr	r3, [pc, #4]	; (8005898 <__errno+0x8>)
 8005892:	6818      	ldr	r0, [r3, #0]
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	20000094 	.word	0x20000094

0800589c <__libc_init_array>:
 800589c:	b570      	push	{r4, r5, r6, lr}
 800589e:	4d0d      	ldr	r5, [pc, #52]	; (80058d4 <__libc_init_array+0x38>)
 80058a0:	4c0d      	ldr	r4, [pc, #52]	; (80058d8 <__libc_init_array+0x3c>)
 80058a2:	1b64      	subs	r4, r4, r5
 80058a4:	10a4      	asrs	r4, r4, #2
 80058a6:	2600      	movs	r6, #0
 80058a8:	42a6      	cmp	r6, r4
 80058aa:	d109      	bne.n	80058c0 <__libc_init_array+0x24>
 80058ac:	4d0b      	ldr	r5, [pc, #44]	; (80058dc <__libc_init_array+0x40>)
 80058ae:	4c0c      	ldr	r4, [pc, #48]	; (80058e0 <__libc_init_array+0x44>)
 80058b0:	f002 fb20 	bl	8007ef4 <_init>
 80058b4:	1b64      	subs	r4, r4, r5
 80058b6:	10a4      	asrs	r4, r4, #2
 80058b8:	2600      	movs	r6, #0
 80058ba:	42a6      	cmp	r6, r4
 80058bc:	d105      	bne.n	80058ca <__libc_init_array+0x2e>
 80058be:	bd70      	pop	{r4, r5, r6, pc}
 80058c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058c4:	4798      	blx	r3
 80058c6:	3601      	adds	r6, #1
 80058c8:	e7ee      	b.n	80058a8 <__libc_init_array+0xc>
 80058ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ce:	4798      	blx	r3
 80058d0:	3601      	adds	r6, #1
 80058d2:	e7f2      	b.n	80058ba <__libc_init_array+0x1e>
 80058d4:	080084cc 	.word	0x080084cc
 80058d8:	080084cc 	.word	0x080084cc
 80058dc:	080084cc 	.word	0x080084cc
 80058e0:	080084d0 	.word	0x080084d0

080058e4 <__retarget_lock_init_recursive>:
 80058e4:	4770      	bx	lr

080058e6 <__retarget_lock_acquire_recursive>:
 80058e6:	4770      	bx	lr

080058e8 <__retarget_lock_release_recursive>:
 80058e8:	4770      	bx	lr

080058ea <memcpy>:
 80058ea:	440a      	add	r2, r1
 80058ec:	4291      	cmp	r1, r2
 80058ee:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80058f2:	d100      	bne.n	80058f6 <memcpy+0xc>
 80058f4:	4770      	bx	lr
 80058f6:	b510      	push	{r4, lr}
 80058f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005900:	4291      	cmp	r1, r2
 8005902:	d1f9      	bne.n	80058f8 <memcpy+0xe>
 8005904:	bd10      	pop	{r4, pc}

08005906 <quorem>:
 8005906:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800590a:	6903      	ldr	r3, [r0, #16]
 800590c:	690c      	ldr	r4, [r1, #16]
 800590e:	42a3      	cmp	r3, r4
 8005910:	4607      	mov	r7, r0
 8005912:	db7e      	blt.n	8005a12 <quorem+0x10c>
 8005914:	3c01      	subs	r4, #1
 8005916:	f101 0814 	add.w	r8, r1, #20
 800591a:	f100 0514 	add.w	r5, r0, #20
 800591e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005922:	9301      	str	r3, [sp, #4]
 8005924:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005928:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800592c:	3301      	adds	r3, #1
 800592e:	429a      	cmp	r2, r3
 8005930:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005934:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005938:	fbb2 f6f3 	udiv	r6, r2, r3
 800593c:	d331      	bcc.n	80059a2 <quorem+0x9c>
 800593e:	f04f 0e00 	mov.w	lr, #0
 8005942:	4640      	mov	r0, r8
 8005944:	46ac      	mov	ip, r5
 8005946:	46f2      	mov	sl, lr
 8005948:	f850 2b04 	ldr.w	r2, [r0], #4
 800594c:	b293      	uxth	r3, r2
 800594e:	fb06 e303 	mla	r3, r6, r3, lr
 8005952:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005956:	0c1a      	lsrs	r2, r3, #16
 8005958:	b29b      	uxth	r3, r3
 800595a:	ebaa 0303 	sub.w	r3, sl, r3
 800595e:	f8dc a000 	ldr.w	sl, [ip]
 8005962:	fa13 f38a 	uxtah	r3, r3, sl
 8005966:	fb06 220e 	mla	r2, r6, lr, r2
 800596a:	9300      	str	r3, [sp, #0]
 800596c:	9b00      	ldr	r3, [sp, #0]
 800596e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005972:	b292      	uxth	r2, r2
 8005974:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005978:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800597c:	f8bd 3000 	ldrh.w	r3, [sp]
 8005980:	4581      	cmp	r9, r0
 8005982:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005986:	f84c 3b04 	str.w	r3, [ip], #4
 800598a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800598e:	d2db      	bcs.n	8005948 <quorem+0x42>
 8005990:	f855 300b 	ldr.w	r3, [r5, fp]
 8005994:	b92b      	cbnz	r3, 80059a2 <quorem+0x9c>
 8005996:	9b01      	ldr	r3, [sp, #4]
 8005998:	3b04      	subs	r3, #4
 800599a:	429d      	cmp	r5, r3
 800599c:	461a      	mov	r2, r3
 800599e:	d32c      	bcc.n	80059fa <quorem+0xf4>
 80059a0:	613c      	str	r4, [r7, #16]
 80059a2:	4638      	mov	r0, r7
 80059a4:	f001 fb60 	bl	8007068 <__mcmp>
 80059a8:	2800      	cmp	r0, #0
 80059aa:	db22      	blt.n	80059f2 <quorem+0xec>
 80059ac:	3601      	adds	r6, #1
 80059ae:	4629      	mov	r1, r5
 80059b0:	2000      	movs	r0, #0
 80059b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80059b6:	f8d1 c000 	ldr.w	ip, [r1]
 80059ba:	b293      	uxth	r3, r2
 80059bc:	1ac3      	subs	r3, r0, r3
 80059be:	0c12      	lsrs	r2, r2, #16
 80059c0:	fa13 f38c 	uxtah	r3, r3, ip
 80059c4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80059c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059d2:	45c1      	cmp	r9, r8
 80059d4:	f841 3b04 	str.w	r3, [r1], #4
 80059d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80059dc:	d2e9      	bcs.n	80059b2 <quorem+0xac>
 80059de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059e6:	b922      	cbnz	r2, 80059f2 <quorem+0xec>
 80059e8:	3b04      	subs	r3, #4
 80059ea:	429d      	cmp	r5, r3
 80059ec:	461a      	mov	r2, r3
 80059ee:	d30a      	bcc.n	8005a06 <quorem+0x100>
 80059f0:	613c      	str	r4, [r7, #16]
 80059f2:	4630      	mov	r0, r6
 80059f4:	b003      	add	sp, #12
 80059f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059fa:	6812      	ldr	r2, [r2, #0]
 80059fc:	3b04      	subs	r3, #4
 80059fe:	2a00      	cmp	r2, #0
 8005a00:	d1ce      	bne.n	80059a0 <quorem+0x9a>
 8005a02:	3c01      	subs	r4, #1
 8005a04:	e7c9      	b.n	800599a <quorem+0x94>
 8005a06:	6812      	ldr	r2, [r2, #0]
 8005a08:	3b04      	subs	r3, #4
 8005a0a:	2a00      	cmp	r2, #0
 8005a0c:	d1f0      	bne.n	80059f0 <quorem+0xea>
 8005a0e:	3c01      	subs	r4, #1
 8005a10:	e7eb      	b.n	80059ea <quorem+0xe4>
 8005a12:	2000      	movs	r0, #0
 8005a14:	e7ee      	b.n	80059f4 <quorem+0xee>
	...

08005a18 <_dtoa_r>:
 8005a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a1c:	ed2d 8b04 	vpush	{d8-d9}
 8005a20:	69c5      	ldr	r5, [r0, #28]
 8005a22:	b093      	sub	sp, #76	; 0x4c
 8005a24:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005a28:	ec57 6b10 	vmov	r6, r7, d0
 8005a2c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005a30:	9107      	str	r1, [sp, #28]
 8005a32:	4604      	mov	r4, r0
 8005a34:	920a      	str	r2, [sp, #40]	; 0x28
 8005a36:	930d      	str	r3, [sp, #52]	; 0x34
 8005a38:	b975      	cbnz	r5, 8005a58 <_dtoa_r+0x40>
 8005a3a:	2010      	movs	r0, #16
 8005a3c:	f000 ff36 	bl	80068ac <malloc>
 8005a40:	4602      	mov	r2, r0
 8005a42:	61e0      	str	r0, [r4, #28]
 8005a44:	b920      	cbnz	r0, 8005a50 <_dtoa_r+0x38>
 8005a46:	4bae      	ldr	r3, [pc, #696]	; (8005d00 <_dtoa_r+0x2e8>)
 8005a48:	21ef      	movs	r1, #239	; 0xef
 8005a4a:	48ae      	ldr	r0, [pc, #696]	; (8005d04 <_dtoa_r+0x2ec>)
 8005a4c:	f001 fcee 	bl	800742c <__assert_func>
 8005a50:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a54:	6005      	str	r5, [r0, #0]
 8005a56:	60c5      	str	r5, [r0, #12]
 8005a58:	69e3      	ldr	r3, [r4, #28]
 8005a5a:	6819      	ldr	r1, [r3, #0]
 8005a5c:	b151      	cbz	r1, 8005a74 <_dtoa_r+0x5c>
 8005a5e:	685a      	ldr	r2, [r3, #4]
 8005a60:	604a      	str	r2, [r1, #4]
 8005a62:	2301      	movs	r3, #1
 8005a64:	4093      	lsls	r3, r2
 8005a66:	608b      	str	r3, [r1, #8]
 8005a68:	4620      	mov	r0, r4
 8005a6a:	f001 f8c1 	bl	8006bf0 <_Bfree>
 8005a6e:	69e3      	ldr	r3, [r4, #28]
 8005a70:	2200      	movs	r2, #0
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	1e3b      	subs	r3, r7, #0
 8005a76:	bfbb      	ittet	lt
 8005a78:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005a7c:	9303      	strlt	r3, [sp, #12]
 8005a7e:	2300      	movge	r3, #0
 8005a80:	2201      	movlt	r2, #1
 8005a82:	bfac      	ite	ge
 8005a84:	f8c8 3000 	strge.w	r3, [r8]
 8005a88:	f8c8 2000 	strlt.w	r2, [r8]
 8005a8c:	4b9e      	ldr	r3, [pc, #632]	; (8005d08 <_dtoa_r+0x2f0>)
 8005a8e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005a92:	ea33 0308 	bics.w	r3, r3, r8
 8005a96:	d11b      	bne.n	8005ad0 <_dtoa_r+0xb8>
 8005a98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a9a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a9e:	6013      	str	r3, [r2, #0]
 8005aa0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005aa4:	4333      	orrs	r3, r6
 8005aa6:	f000 8593 	beq.w	80065d0 <_dtoa_r+0xbb8>
 8005aaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005aac:	b963      	cbnz	r3, 8005ac8 <_dtoa_r+0xb0>
 8005aae:	4b97      	ldr	r3, [pc, #604]	; (8005d0c <_dtoa_r+0x2f4>)
 8005ab0:	e027      	b.n	8005b02 <_dtoa_r+0xea>
 8005ab2:	4b97      	ldr	r3, [pc, #604]	; (8005d10 <_dtoa_r+0x2f8>)
 8005ab4:	9300      	str	r3, [sp, #0]
 8005ab6:	3308      	adds	r3, #8
 8005ab8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005aba:	6013      	str	r3, [r2, #0]
 8005abc:	9800      	ldr	r0, [sp, #0]
 8005abe:	b013      	add	sp, #76	; 0x4c
 8005ac0:	ecbd 8b04 	vpop	{d8-d9}
 8005ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac8:	4b90      	ldr	r3, [pc, #576]	; (8005d0c <_dtoa_r+0x2f4>)
 8005aca:	9300      	str	r3, [sp, #0]
 8005acc:	3303      	adds	r3, #3
 8005ace:	e7f3      	b.n	8005ab8 <_dtoa_r+0xa0>
 8005ad0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	ec51 0b17 	vmov	r0, r1, d7
 8005ada:	eeb0 8a47 	vmov.f32	s16, s14
 8005ade:	eef0 8a67 	vmov.f32	s17, s15
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	f7fa fff8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ae8:	4681      	mov	r9, r0
 8005aea:	b160      	cbz	r0, 8005b06 <_dtoa_r+0xee>
 8005aec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005aee:	2301      	movs	r3, #1
 8005af0:	6013      	str	r3, [r2, #0]
 8005af2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 8568 	beq.w	80065ca <_dtoa_r+0xbb2>
 8005afa:	4b86      	ldr	r3, [pc, #536]	; (8005d14 <_dtoa_r+0x2fc>)
 8005afc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005afe:	6013      	str	r3, [r2, #0]
 8005b00:	3b01      	subs	r3, #1
 8005b02:	9300      	str	r3, [sp, #0]
 8005b04:	e7da      	b.n	8005abc <_dtoa_r+0xa4>
 8005b06:	aa10      	add	r2, sp, #64	; 0x40
 8005b08:	a911      	add	r1, sp, #68	; 0x44
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	eeb0 0a48 	vmov.f32	s0, s16
 8005b10:	eef0 0a68 	vmov.f32	s1, s17
 8005b14:	f001 fb4e 	bl	80071b4 <__d2b>
 8005b18:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005b1c:	4682      	mov	sl, r0
 8005b1e:	2d00      	cmp	r5, #0
 8005b20:	d07f      	beq.n	8005c22 <_dtoa_r+0x20a>
 8005b22:	ee18 3a90 	vmov	r3, s17
 8005b26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b2a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005b2e:	ec51 0b18 	vmov	r0, r1, d8
 8005b32:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005b36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b3a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005b3e:	4619      	mov	r1, r3
 8005b40:	2200      	movs	r2, #0
 8005b42:	4b75      	ldr	r3, [pc, #468]	; (8005d18 <_dtoa_r+0x300>)
 8005b44:	f7fa fba8 	bl	8000298 <__aeabi_dsub>
 8005b48:	a367      	add	r3, pc, #412	; (adr r3, 8005ce8 <_dtoa_r+0x2d0>)
 8005b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b4e:	f7fa fd5b 	bl	8000608 <__aeabi_dmul>
 8005b52:	a367      	add	r3, pc, #412	; (adr r3, 8005cf0 <_dtoa_r+0x2d8>)
 8005b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b58:	f7fa fba0 	bl	800029c <__adddf3>
 8005b5c:	4606      	mov	r6, r0
 8005b5e:	4628      	mov	r0, r5
 8005b60:	460f      	mov	r7, r1
 8005b62:	f7fa fce7 	bl	8000534 <__aeabi_i2d>
 8005b66:	a364      	add	r3, pc, #400	; (adr r3, 8005cf8 <_dtoa_r+0x2e0>)
 8005b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6c:	f7fa fd4c 	bl	8000608 <__aeabi_dmul>
 8005b70:	4602      	mov	r2, r0
 8005b72:	460b      	mov	r3, r1
 8005b74:	4630      	mov	r0, r6
 8005b76:	4639      	mov	r1, r7
 8005b78:	f7fa fb90 	bl	800029c <__adddf3>
 8005b7c:	4606      	mov	r6, r0
 8005b7e:	460f      	mov	r7, r1
 8005b80:	f7fa fff2 	bl	8000b68 <__aeabi_d2iz>
 8005b84:	2200      	movs	r2, #0
 8005b86:	4683      	mov	fp, r0
 8005b88:	2300      	movs	r3, #0
 8005b8a:	4630      	mov	r0, r6
 8005b8c:	4639      	mov	r1, r7
 8005b8e:	f7fa ffad 	bl	8000aec <__aeabi_dcmplt>
 8005b92:	b148      	cbz	r0, 8005ba8 <_dtoa_r+0x190>
 8005b94:	4658      	mov	r0, fp
 8005b96:	f7fa fccd 	bl	8000534 <__aeabi_i2d>
 8005b9a:	4632      	mov	r2, r6
 8005b9c:	463b      	mov	r3, r7
 8005b9e:	f7fa ff9b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ba2:	b908      	cbnz	r0, 8005ba8 <_dtoa_r+0x190>
 8005ba4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005ba8:	f1bb 0f16 	cmp.w	fp, #22
 8005bac:	d857      	bhi.n	8005c5e <_dtoa_r+0x246>
 8005bae:	4b5b      	ldr	r3, [pc, #364]	; (8005d1c <_dtoa_r+0x304>)
 8005bb0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb8:	ec51 0b18 	vmov	r0, r1, d8
 8005bbc:	f7fa ff96 	bl	8000aec <__aeabi_dcmplt>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d04e      	beq.n	8005c62 <_dtoa_r+0x24a>
 8005bc4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005bc8:	2300      	movs	r3, #0
 8005bca:	930c      	str	r3, [sp, #48]	; 0x30
 8005bcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005bce:	1b5b      	subs	r3, r3, r5
 8005bd0:	1e5a      	subs	r2, r3, #1
 8005bd2:	bf45      	ittet	mi
 8005bd4:	f1c3 0301 	rsbmi	r3, r3, #1
 8005bd8:	9305      	strmi	r3, [sp, #20]
 8005bda:	2300      	movpl	r3, #0
 8005bdc:	2300      	movmi	r3, #0
 8005bde:	9206      	str	r2, [sp, #24]
 8005be0:	bf54      	ite	pl
 8005be2:	9305      	strpl	r3, [sp, #20]
 8005be4:	9306      	strmi	r3, [sp, #24]
 8005be6:	f1bb 0f00 	cmp.w	fp, #0
 8005bea:	db3c      	blt.n	8005c66 <_dtoa_r+0x24e>
 8005bec:	9b06      	ldr	r3, [sp, #24]
 8005bee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005bf2:	445b      	add	r3, fp
 8005bf4:	9306      	str	r3, [sp, #24]
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	9308      	str	r3, [sp, #32]
 8005bfa:	9b07      	ldr	r3, [sp, #28]
 8005bfc:	2b09      	cmp	r3, #9
 8005bfe:	d868      	bhi.n	8005cd2 <_dtoa_r+0x2ba>
 8005c00:	2b05      	cmp	r3, #5
 8005c02:	bfc4      	itt	gt
 8005c04:	3b04      	subgt	r3, #4
 8005c06:	9307      	strgt	r3, [sp, #28]
 8005c08:	9b07      	ldr	r3, [sp, #28]
 8005c0a:	f1a3 0302 	sub.w	r3, r3, #2
 8005c0e:	bfcc      	ite	gt
 8005c10:	2500      	movgt	r5, #0
 8005c12:	2501      	movle	r5, #1
 8005c14:	2b03      	cmp	r3, #3
 8005c16:	f200 8085 	bhi.w	8005d24 <_dtoa_r+0x30c>
 8005c1a:	e8df f003 	tbb	[pc, r3]
 8005c1e:	3b2e      	.short	0x3b2e
 8005c20:	5839      	.short	0x5839
 8005c22:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005c26:	441d      	add	r5, r3
 8005c28:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005c2c:	2b20      	cmp	r3, #32
 8005c2e:	bfc1      	itttt	gt
 8005c30:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c34:	fa08 f803 	lslgt.w	r8, r8, r3
 8005c38:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005c3c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005c40:	bfd6      	itet	le
 8005c42:	f1c3 0320 	rsble	r3, r3, #32
 8005c46:	ea48 0003 	orrgt.w	r0, r8, r3
 8005c4a:	fa06 f003 	lslle.w	r0, r6, r3
 8005c4e:	f7fa fc61 	bl	8000514 <__aeabi_ui2d>
 8005c52:	2201      	movs	r2, #1
 8005c54:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005c58:	3d01      	subs	r5, #1
 8005c5a:	920e      	str	r2, [sp, #56]	; 0x38
 8005c5c:	e76f      	b.n	8005b3e <_dtoa_r+0x126>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e7b3      	b.n	8005bca <_dtoa_r+0x1b2>
 8005c62:	900c      	str	r0, [sp, #48]	; 0x30
 8005c64:	e7b2      	b.n	8005bcc <_dtoa_r+0x1b4>
 8005c66:	9b05      	ldr	r3, [sp, #20]
 8005c68:	eba3 030b 	sub.w	r3, r3, fp
 8005c6c:	9305      	str	r3, [sp, #20]
 8005c6e:	f1cb 0300 	rsb	r3, fp, #0
 8005c72:	9308      	str	r3, [sp, #32]
 8005c74:	2300      	movs	r3, #0
 8005c76:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c78:	e7bf      	b.n	8005bfa <_dtoa_r+0x1e2>
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8005c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	dc52      	bgt.n	8005d2a <_dtoa_r+0x312>
 8005c84:	2301      	movs	r3, #1
 8005c86:	9301      	str	r3, [sp, #4]
 8005c88:	9304      	str	r3, [sp, #16]
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	920a      	str	r2, [sp, #40]	; 0x28
 8005c8e:	e00b      	b.n	8005ca8 <_dtoa_r+0x290>
 8005c90:	2301      	movs	r3, #1
 8005c92:	e7f3      	b.n	8005c7c <_dtoa_r+0x264>
 8005c94:	2300      	movs	r3, #0
 8005c96:	9309      	str	r3, [sp, #36]	; 0x24
 8005c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c9a:	445b      	add	r3, fp
 8005c9c:	9301      	str	r3, [sp, #4]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	9304      	str	r3, [sp, #16]
 8005ca4:	bfb8      	it	lt
 8005ca6:	2301      	movlt	r3, #1
 8005ca8:	69e0      	ldr	r0, [r4, #28]
 8005caa:	2100      	movs	r1, #0
 8005cac:	2204      	movs	r2, #4
 8005cae:	f102 0614 	add.w	r6, r2, #20
 8005cb2:	429e      	cmp	r6, r3
 8005cb4:	d93d      	bls.n	8005d32 <_dtoa_r+0x31a>
 8005cb6:	6041      	str	r1, [r0, #4]
 8005cb8:	4620      	mov	r0, r4
 8005cba:	f000 ff59 	bl	8006b70 <_Balloc>
 8005cbe:	9000      	str	r0, [sp, #0]
 8005cc0:	2800      	cmp	r0, #0
 8005cc2:	d139      	bne.n	8005d38 <_dtoa_r+0x320>
 8005cc4:	4b16      	ldr	r3, [pc, #88]	; (8005d20 <_dtoa_r+0x308>)
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	f240 11af 	movw	r1, #431	; 0x1af
 8005ccc:	e6bd      	b.n	8005a4a <_dtoa_r+0x32>
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e7e1      	b.n	8005c96 <_dtoa_r+0x27e>
 8005cd2:	2501      	movs	r5, #1
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	9307      	str	r3, [sp, #28]
 8005cd8:	9509      	str	r5, [sp, #36]	; 0x24
 8005cda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cde:	9301      	str	r3, [sp, #4]
 8005ce0:	9304      	str	r3, [sp, #16]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	2312      	movs	r3, #18
 8005ce6:	e7d1      	b.n	8005c8c <_dtoa_r+0x274>
 8005ce8:	636f4361 	.word	0x636f4361
 8005cec:	3fd287a7 	.word	0x3fd287a7
 8005cf0:	8b60c8b3 	.word	0x8b60c8b3
 8005cf4:	3fc68a28 	.word	0x3fc68a28
 8005cf8:	509f79fb 	.word	0x509f79fb
 8005cfc:	3fd34413 	.word	0x3fd34413
 8005d00:	08008195 	.word	0x08008195
 8005d04:	080081ac 	.word	0x080081ac
 8005d08:	7ff00000 	.word	0x7ff00000
 8005d0c:	08008191 	.word	0x08008191
 8005d10:	08008188 	.word	0x08008188
 8005d14:	08008165 	.word	0x08008165
 8005d18:	3ff80000 	.word	0x3ff80000
 8005d1c:	080082a8 	.word	0x080082a8
 8005d20:	08008204 	.word	0x08008204
 8005d24:	2301      	movs	r3, #1
 8005d26:	9309      	str	r3, [sp, #36]	; 0x24
 8005d28:	e7d7      	b.n	8005cda <_dtoa_r+0x2c2>
 8005d2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d2c:	9301      	str	r3, [sp, #4]
 8005d2e:	9304      	str	r3, [sp, #16]
 8005d30:	e7ba      	b.n	8005ca8 <_dtoa_r+0x290>
 8005d32:	3101      	adds	r1, #1
 8005d34:	0052      	lsls	r2, r2, #1
 8005d36:	e7ba      	b.n	8005cae <_dtoa_r+0x296>
 8005d38:	69e3      	ldr	r3, [r4, #28]
 8005d3a:	9a00      	ldr	r2, [sp, #0]
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	9b04      	ldr	r3, [sp, #16]
 8005d40:	2b0e      	cmp	r3, #14
 8005d42:	f200 80a8 	bhi.w	8005e96 <_dtoa_r+0x47e>
 8005d46:	2d00      	cmp	r5, #0
 8005d48:	f000 80a5 	beq.w	8005e96 <_dtoa_r+0x47e>
 8005d4c:	f1bb 0f00 	cmp.w	fp, #0
 8005d50:	dd38      	ble.n	8005dc4 <_dtoa_r+0x3ac>
 8005d52:	4bc0      	ldr	r3, [pc, #768]	; (8006054 <_dtoa_r+0x63c>)
 8005d54:	f00b 020f 	and.w	r2, fp, #15
 8005d58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d5c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005d60:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005d64:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005d68:	d019      	beq.n	8005d9e <_dtoa_r+0x386>
 8005d6a:	4bbb      	ldr	r3, [pc, #748]	; (8006058 <_dtoa_r+0x640>)
 8005d6c:	ec51 0b18 	vmov	r0, r1, d8
 8005d70:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d74:	f7fa fd72 	bl	800085c <__aeabi_ddiv>
 8005d78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d7c:	f008 080f 	and.w	r8, r8, #15
 8005d80:	2503      	movs	r5, #3
 8005d82:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006058 <_dtoa_r+0x640>
 8005d86:	f1b8 0f00 	cmp.w	r8, #0
 8005d8a:	d10a      	bne.n	8005da2 <_dtoa_r+0x38a>
 8005d8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d90:	4632      	mov	r2, r6
 8005d92:	463b      	mov	r3, r7
 8005d94:	f7fa fd62 	bl	800085c <__aeabi_ddiv>
 8005d98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d9c:	e02b      	b.n	8005df6 <_dtoa_r+0x3de>
 8005d9e:	2502      	movs	r5, #2
 8005da0:	e7ef      	b.n	8005d82 <_dtoa_r+0x36a>
 8005da2:	f018 0f01 	tst.w	r8, #1
 8005da6:	d008      	beq.n	8005dba <_dtoa_r+0x3a2>
 8005da8:	4630      	mov	r0, r6
 8005daa:	4639      	mov	r1, r7
 8005dac:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005db0:	f7fa fc2a 	bl	8000608 <__aeabi_dmul>
 8005db4:	3501      	adds	r5, #1
 8005db6:	4606      	mov	r6, r0
 8005db8:	460f      	mov	r7, r1
 8005dba:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005dbe:	f109 0908 	add.w	r9, r9, #8
 8005dc2:	e7e0      	b.n	8005d86 <_dtoa_r+0x36e>
 8005dc4:	f000 809f 	beq.w	8005f06 <_dtoa_r+0x4ee>
 8005dc8:	f1cb 0600 	rsb	r6, fp, #0
 8005dcc:	4ba1      	ldr	r3, [pc, #644]	; (8006054 <_dtoa_r+0x63c>)
 8005dce:	4fa2      	ldr	r7, [pc, #648]	; (8006058 <_dtoa_r+0x640>)
 8005dd0:	f006 020f 	and.w	r2, r6, #15
 8005dd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ddc:	ec51 0b18 	vmov	r0, r1, d8
 8005de0:	f7fa fc12 	bl	8000608 <__aeabi_dmul>
 8005de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005de8:	1136      	asrs	r6, r6, #4
 8005dea:	2300      	movs	r3, #0
 8005dec:	2502      	movs	r5, #2
 8005dee:	2e00      	cmp	r6, #0
 8005df0:	d17e      	bne.n	8005ef0 <_dtoa_r+0x4d8>
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1d0      	bne.n	8005d98 <_dtoa_r+0x380>
 8005df6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005df8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f000 8084 	beq.w	8005f0a <_dtoa_r+0x4f2>
 8005e02:	4b96      	ldr	r3, [pc, #600]	; (800605c <_dtoa_r+0x644>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	4640      	mov	r0, r8
 8005e08:	4649      	mov	r1, r9
 8005e0a:	f7fa fe6f 	bl	8000aec <__aeabi_dcmplt>
 8005e0e:	2800      	cmp	r0, #0
 8005e10:	d07b      	beq.n	8005f0a <_dtoa_r+0x4f2>
 8005e12:	9b04      	ldr	r3, [sp, #16]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d078      	beq.n	8005f0a <_dtoa_r+0x4f2>
 8005e18:	9b01      	ldr	r3, [sp, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	dd39      	ble.n	8005e92 <_dtoa_r+0x47a>
 8005e1e:	4b90      	ldr	r3, [pc, #576]	; (8006060 <_dtoa_r+0x648>)
 8005e20:	2200      	movs	r2, #0
 8005e22:	4640      	mov	r0, r8
 8005e24:	4649      	mov	r1, r9
 8005e26:	f7fa fbef 	bl	8000608 <__aeabi_dmul>
 8005e2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e2e:	9e01      	ldr	r6, [sp, #4]
 8005e30:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8005e34:	3501      	adds	r5, #1
 8005e36:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	f7fa fb7a 	bl	8000534 <__aeabi_i2d>
 8005e40:	4642      	mov	r2, r8
 8005e42:	464b      	mov	r3, r9
 8005e44:	f7fa fbe0 	bl	8000608 <__aeabi_dmul>
 8005e48:	4b86      	ldr	r3, [pc, #536]	; (8006064 <_dtoa_r+0x64c>)
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	f7fa fa26 	bl	800029c <__adddf3>
 8005e50:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005e54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e58:	9303      	str	r3, [sp, #12]
 8005e5a:	2e00      	cmp	r6, #0
 8005e5c:	d158      	bne.n	8005f10 <_dtoa_r+0x4f8>
 8005e5e:	4b82      	ldr	r3, [pc, #520]	; (8006068 <_dtoa_r+0x650>)
 8005e60:	2200      	movs	r2, #0
 8005e62:	4640      	mov	r0, r8
 8005e64:	4649      	mov	r1, r9
 8005e66:	f7fa fa17 	bl	8000298 <__aeabi_dsub>
 8005e6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e6e:	4680      	mov	r8, r0
 8005e70:	4689      	mov	r9, r1
 8005e72:	f7fa fe59 	bl	8000b28 <__aeabi_dcmpgt>
 8005e76:	2800      	cmp	r0, #0
 8005e78:	f040 8296 	bne.w	80063a8 <_dtoa_r+0x990>
 8005e7c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005e80:	4640      	mov	r0, r8
 8005e82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e86:	4649      	mov	r1, r9
 8005e88:	f7fa fe30 	bl	8000aec <__aeabi_dcmplt>
 8005e8c:	2800      	cmp	r0, #0
 8005e8e:	f040 8289 	bne.w	80063a4 <_dtoa_r+0x98c>
 8005e92:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005e96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f2c0 814e 	blt.w	800613a <_dtoa_r+0x722>
 8005e9e:	f1bb 0f0e 	cmp.w	fp, #14
 8005ea2:	f300 814a 	bgt.w	800613a <_dtoa_r+0x722>
 8005ea6:	4b6b      	ldr	r3, [pc, #428]	; (8006054 <_dtoa_r+0x63c>)
 8005ea8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005eac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	f280 80dc 	bge.w	8006070 <_dtoa_r+0x658>
 8005eb8:	9b04      	ldr	r3, [sp, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f300 80d8 	bgt.w	8006070 <_dtoa_r+0x658>
 8005ec0:	f040 826f 	bne.w	80063a2 <_dtoa_r+0x98a>
 8005ec4:	4b68      	ldr	r3, [pc, #416]	; (8006068 <_dtoa_r+0x650>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	4640      	mov	r0, r8
 8005eca:	4649      	mov	r1, r9
 8005ecc:	f7fa fb9c 	bl	8000608 <__aeabi_dmul>
 8005ed0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ed4:	f7fa fe1e 	bl	8000b14 <__aeabi_dcmpge>
 8005ed8:	9e04      	ldr	r6, [sp, #16]
 8005eda:	4637      	mov	r7, r6
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f040 8245 	bne.w	800636c <_dtoa_r+0x954>
 8005ee2:	9d00      	ldr	r5, [sp, #0]
 8005ee4:	2331      	movs	r3, #49	; 0x31
 8005ee6:	f805 3b01 	strb.w	r3, [r5], #1
 8005eea:	f10b 0b01 	add.w	fp, fp, #1
 8005eee:	e241      	b.n	8006374 <_dtoa_r+0x95c>
 8005ef0:	07f2      	lsls	r2, r6, #31
 8005ef2:	d505      	bpl.n	8005f00 <_dtoa_r+0x4e8>
 8005ef4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ef8:	f7fa fb86 	bl	8000608 <__aeabi_dmul>
 8005efc:	3501      	adds	r5, #1
 8005efe:	2301      	movs	r3, #1
 8005f00:	1076      	asrs	r6, r6, #1
 8005f02:	3708      	adds	r7, #8
 8005f04:	e773      	b.n	8005dee <_dtoa_r+0x3d6>
 8005f06:	2502      	movs	r5, #2
 8005f08:	e775      	b.n	8005df6 <_dtoa_r+0x3de>
 8005f0a:	9e04      	ldr	r6, [sp, #16]
 8005f0c:	465f      	mov	r7, fp
 8005f0e:	e792      	b.n	8005e36 <_dtoa_r+0x41e>
 8005f10:	9900      	ldr	r1, [sp, #0]
 8005f12:	4b50      	ldr	r3, [pc, #320]	; (8006054 <_dtoa_r+0x63c>)
 8005f14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f18:	4431      	add	r1, r6
 8005f1a:	9102      	str	r1, [sp, #8]
 8005f1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f1e:	eeb0 9a47 	vmov.f32	s18, s14
 8005f22:	eef0 9a67 	vmov.f32	s19, s15
 8005f26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005f2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f2e:	2900      	cmp	r1, #0
 8005f30:	d044      	beq.n	8005fbc <_dtoa_r+0x5a4>
 8005f32:	494e      	ldr	r1, [pc, #312]	; (800606c <_dtoa_r+0x654>)
 8005f34:	2000      	movs	r0, #0
 8005f36:	f7fa fc91 	bl	800085c <__aeabi_ddiv>
 8005f3a:	ec53 2b19 	vmov	r2, r3, d9
 8005f3e:	f7fa f9ab 	bl	8000298 <__aeabi_dsub>
 8005f42:	9d00      	ldr	r5, [sp, #0]
 8005f44:	ec41 0b19 	vmov	d9, r0, r1
 8005f48:	4649      	mov	r1, r9
 8005f4a:	4640      	mov	r0, r8
 8005f4c:	f7fa fe0c 	bl	8000b68 <__aeabi_d2iz>
 8005f50:	4606      	mov	r6, r0
 8005f52:	f7fa faef 	bl	8000534 <__aeabi_i2d>
 8005f56:	4602      	mov	r2, r0
 8005f58:	460b      	mov	r3, r1
 8005f5a:	4640      	mov	r0, r8
 8005f5c:	4649      	mov	r1, r9
 8005f5e:	f7fa f99b 	bl	8000298 <__aeabi_dsub>
 8005f62:	3630      	adds	r6, #48	; 0x30
 8005f64:	f805 6b01 	strb.w	r6, [r5], #1
 8005f68:	ec53 2b19 	vmov	r2, r3, d9
 8005f6c:	4680      	mov	r8, r0
 8005f6e:	4689      	mov	r9, r1
 8005f70:	f7fa fdbc 	bl	8000aec <__aeabi_dcmplt>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	d164      	bne.n	8006042 <_dtoa_r+0x62a>
 8005f78:	4642      	mov	r2, r8
 8005f7a:	464b      	mov	r3, r9
 8005f7c:	4937      	ldr	r1, [pc, #220]	; (800605c <_dtoa_r+0x644>)
 8005f7e:	2000      	movs	r0, #0
 8005f80:	f7fa f98a 	bl	8000298 <__aeabi_dsub>
 8005f84:	ec53 2b19 	vmov	r2, r3, d9
 8005f88:	f7fa fdb0 	bl	8000aec <__aeabi_dcmplt>
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	f040 80b6 	bne.w	80060fe <_dtoa_r+0x6e6>
 8005f92:	9b02      	ldr	r3, [sp, #8]
 8005f94:	429d      	cmp	r5, r3
 8005f96:	f43f af7c 	beq.w	8005e92 <_dtoa_r+0x47a>
 8005f9a:	4b31      	ldr	r3, [pc, #196]	; (8006060 <_dtoa_r+0x648>)
 8005f9c:	ec51 0b19 	vmov	r0, r1, d9
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f7fa fb31 	bl	8000608 <__aeabi_dmul>
 8005fa6:	4b2e      	ldr	r3, [pc, #184]	; (8006060 <_dtoa_r+0x648>)
 8005fa8:	ec41 0b19 	vmov	d9, r0, r1
 8005fac:	2200      	movs	r2, #0
 8005fae:	4640      	mov	r0, r8
 8005fb0:	4649      	mov	r1, r9
 8005fb2:	f7fa fb29 	bl	8000608 <__aeabi_dmul>
 8005fb6:	4680      	mov	r8, r0
 8005fb8:	4689      	mov	r9, r1
 8005fba:	e7c5      	b.n	8005f48 <_dtoa_r+0x530>
 8005fbc:	ec51 0b17 	vmov	r0, r1, d7
 8005fc0:	f7fa fb22 	bl	8000608 <__aeabi_dmul>
 8005fc4:	9b02      	ldr	r3, [sp, #8]
 8005fc6:	9d00      	ldr	r5, [sp, #0]
 8005fc8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005fca:	ec41 0b19 	vmov	d9, r0, r1
 8005fce:	4649      	mov	r1, r9
 8005fd0:	4640      	mov	r0, r8
 8005fd2:	f7fa fdc9 	bl	8000b68 <__aeabi_d2iz>
 8005fd6:	4606      	mov	r6, r0
 8005fd8:	f7fa faac 	bl	8000534 <__aeabi_i2d>
 8005fdc:	3630      	adds	r6, #48	; 0x30
 8005fde:	4602      	mov	r2, r0
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	4640      	mov	r0, r8
 8005fe4:	4649      	mov	r1, r9
 8005fe6:	f7fa f957 	bl	8000298 <__aeabi_dsub>
 8005fea:	f805 6b01 	strb.w	r6, [r5], #1
 8005fee:	9b02      	ldr	r3, [sp, #8]
 8005ff0:	429d      	cmp	r5, r3
 8005ff2:	4680      	mov	r8, r0
 8005ff4:	4689      	mov	r9, r1
 8005ff6:	f04f 0200 	mov.w	r2, #0
 8005ffa:	d124      	bne.n	8006046 <_dtoa_r+0x62e>
 8005ffc:	4b1b      	ldr	r3, [pc, #108]	; (800606c <_dtoa_r+0x654>)
 8005ffe:	ec51 0b19 	vmov	r0, r1, d9
 8006002:	f7fa f94b 	bl	800029c <__adddf3>
 8006006:	4602      	mov	r2, r0
 8006008:	460b      	mov	r3, r1
 800600a:	4640      	mov	r0, r8
 800600c:	4649      	mov	r1, r9
 800600e:	f7fa fd8b 	bl	8000b28 <__aeabi_dcmpgt>
 8006012:	2800      	cmp	r0, #0
 8006014:	d173      	bne.n	80060fe <_dtoa_r+0x6e6>
 8006016:	ec53 2b19 	vmov	r2, r3, d9
 800601a:	4914      	ldr	r1, [pc, #80]	; (800606c <_dtoa_r+0x654>)
 800601c:	2000      	movs	r0, #0
 800601e:	f7fa f93b 	bl	8000298 <__aeabi_dsub>
 8006022:	4602      	mov	r2, r0
 8006024:	460b      	mov	r3, r1
 8006026:	4640      	mov	r0, r8
 8006028:	4649      	mov	r1, r9
 800602a:	f7fa fd5f 	bl	8000aec <__aeabi_dcmplt>
 800602e:	2800      	cmp	r0, #0
 8006030:	f43f af2f 	beq.w	8005e92 <_dtoa_r+0x47a>
 8006034:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006036:	1e6b      	subs	r3, r5, #1
 8006038:	930f      	str	r3, [sp, #60]	; 0x3c
 800603a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800603e:	2b30      	cmp	r3, #48	; 0x30
 8006040:	d0f8      	beq.n	8006034 <_dtoa_r+0x61c>
 8006042:	46bb      	mov	fp, r7
 8006044:	e04a      	b.n	80060dc <_dtoa_r+0x6c4>
 8006046:	4b06      	ldr	r3, [pc, #24]	; (8006060 <_dtoa_r+0x648>)
 8006048:	f7fa fade 	bl	8000608 <__aeabi_dmul>
 800604c:	4680      	mov	r8, r0
 800604e:	4689      	mov	r9, r1
 8006050:	e7bd      	b.n	8005fce <_dtoa_r+0x5b6>
 8006052:	bf00      	nop
 8006054:	080082a8 	.word	0x080082a8
 8006058:	08008280 	.word	0x08008280
 800605c:	3ff00000 	.word	0x3ff00000
 8006060:	40240000 	.word	0x40240000
 8006064:	401c0000 	.word	0x401c0000
 8006068:	40140000 	.word	0x40140000
 800606c:	3fe00000 	.word	0x3fe00000
 8006070:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006074:	9d00      	ldr	r5, [sp, #0]
 8006076:	4642      	mov	r2, r8
 8006078:	464b      	mov	r3, r9
 800607a:	4630      	mov	r0, r6
 800607c:	4639      	mov	r1, r7
 800607e:	f7fa fbed 	bl	800085c <__aeabi_ddiv>
 8006082:	f7fa fd71 	bl	8000b68 <__aeabi_d2iz>
 8006086:	9001      	str	r0, [sp, #4]
 8006088:	f7fa fa54 	bl	8000534 <__aeabi_i2d>
 800608c:	4642      	mov	r2, r8
 800608e:	464b      	mov	r3, r9
 8006090:	f7fa faba 	bl	8000608 <__aeabi_dmul>
 8006094:	4602      	mov	r2, r0
 8006096:	460b      	mov	r3, r1
 8006098:	4630      	mov	r0, r6
 800609a:	4639      	mov	r1, r7
 800609c:	f7fa f8fc 	bl	8000298 <__aeabi_dsub>
 80060a0:	9e01      	ldr	r6, [sp, #4]
 80060a2:	9f04      	ldr	r7, [sp, #16]
 80060a4:	3630      	adds	r6, #48	; 0x30
 80060a6:	f805 6b01 	strb.w	r6, [r5], #1
 80060aa:	9e00      	ldr	r6, [sp, #0]
 80060ac:	1bae      	subs	r6, r5, r6
 80060ae:	42b7      	cmp	r7, r6
 80060b0:	4602      	mov	r2, r0
 80060b2:	460b      	mov	r3, r1
 80060b4:	d134      	bne.n	8006120 <_dtoa_r+0x708>
 80060b6:	f7fa f8f1 	bl	800029c <__adddf3>
 80060ba:	4642      	mov	r2, r8
 80060bc:	464b      	mov	r3, r9
 80060be:	4606      	mov	r6, r0
 80060c0:	460f      	mov	r7, r1
 80060c2:	f7fa fd31 	bl	8000b28 <__aeabi_dcmpgt>
 80060c6:	b9c8      	cbnz	r0, 80060fc <_dtoa_r+0x6e4>
 80060c8:	4642      	mov	r2, r8
 80060ca:	464b      	mov	r3, r9
 80060cc:	4630      	mov	r0, r6
 80060ce:	4639      	mov	r1, r7
 80060d0:	f7fa fd02 	bl	8000ad8 <__aeabi_dcmpeq>
 80060d4:	b110      	cbz	r0, 80060dc <_dtoa_r+0x6c4>
 80060d6:	9b01      	ldr	r3, [sp, #4]
 80060d8:	07db      	lsls	r3, r3, #31
 80060da:	d40f      	bmi.n	80060fc <_dtoa_r+0x6e4>
 80060dc:	4651      	mov	r1, sl
 80060de:	4620      	mov	r0, r4
 80060e0:	f000 fd86 	bl	8006bf0 <_Bfree>
 80060e4:	2300      	movs	r3, #0
 80060e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80060e8:	702b      	strb	r3, [r5, #0]
 80060ea:	f10b 0301 	add.w	r3, fp, #1
 80060ee:	6013      	str	r3, [r2, #0]
 80060f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f43f ace2 	beq.w	8005abc <_dtoa_r+0xa4>
 80060f8:	601d      	str	r5, [r3, #0]
 80060fa:	e4df      	b.n	8005abc <_dtoa_r+0xa4>
 80060fc:	465f      	mov	r7, fp
 80060fe:	462b      	mov	r3, r5
 8006100:	461d      	mov	r5, r3
 8006102:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006106:	2a39      	cmp	r2, #57	; 0x39
 8006108:	d106      	bne.n	8006118 <_dtoa_r+0x700>
 800610a:	9a00      	ldr	r2, [sp, #0]
 800610c:	429a      	cmp	r2, r3
 800610e:	d1f7      	bne.n	8006100 <_dtoa_r+0x6e8>
 8006110:	9900      	ldr	r1, [sp, #0]
 8006112:	2230      	movs	r2, #48	; 0x30
 8006114:	3701      	adds	r7, #1
 8006116:	700a      	strb	r2, [r1, #0]
 8006118:	781a      	ldrb	r2, [r3, #0]
 800611a:	3201      	adds	r2, #1
 800611c:	701a      	strb	r2, [r3, #0]
 800611e:	e790      	b.n	8006042 <_dtoa_r+0x62a>
 8006120:	4ba3      	ldr	r3, [pc, #652]	; (80063b0 <_dtoa_r+0x998>)
 8006122:	2200      	movs	r2, #0
 8006124:	f7fa fa70 	bl	8000608 <__aeabi_dmul>
 8006128:	2200      	movs	r2, #0
 800612a:	2300      	movs	r3, #0
 800612c:	4606      	mov	r6, r0
 800612e:	460f      	mov	r7, r1
 8006130:	f7fa fcd2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006134:	2800      	cmp	r0, #0
 8006136:	d09e      	beq.n	8006076 <_dtoa_r+0x65e>
 8006138:	e7d0      	b.n	80060dc <_dtoa_r+0x6c4>
 800613a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800613c:	2a00      	cmp	r2, #0
 800613e:	f000 80ca 	beq.w	80062d6 <_dtoa_r+0x8be>
 8006142:	9a07      	ldr	r2, [sp, #28]
 8006144:	2a01      	cmp	r2, #1
 8006146:	f300 80ad 	bgt.w	80062a4 <_dtoa_r+0x88c>
 800614a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800614c:	2a00      	cmp	r2, #0
 800614e:	f000 80a5 	beq.w	800629c <_dtoa_r+0x884>
 8006152:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006156:	9e08      	ldr	r6, [sp, #32]
 8006158:	9d05      	ldr	r5, [sp, #20]
 800615a:	9a05      	ldr	r2, [sp, #20]
 800615c:	441a      	add	r2, r3
 800615e:	9205      	str	r2, [sp, #20]
 8006160:	9a06      	ldr	r2, [sp, #24]
 8006162:	2101      	movs	r1, #1
 8006164:	441a      	add	r2, r3
 8006166:	4620      	mov	r0, r4
 8006168:	9206      	str	r2, [sp, #24]
 800616a:	f000 fdf7 	bl	8006d5c <__i2b>
 800616e:	4607      	mov	r7, r0
 8006170:	b165      	cbz	r5, 800618c <_dtoa_r+0x774>
 8006172:	9b06      	ldr	r3, [sp, #24]
 8006174:	2b00      	cmp	r3, #0
 8006176:	dd09      	ble.n	800618c <_dtoa_r+0x774>
 8006178:	42ab      	cmp	r3, r5
 800617a:	9a05      	ldr	r2, [sp, #20]
 800617c:	bfa8      	it	ge
 800617e:	462b      	movge	r3, r5
 8006180:	1ad2      	subs	r2, r2, r3
 8006182:	9205      	str	r2, [sp, #20]
 8006184:	9a06      	ldr	r2, [sp, #24]
 8006186:	1aed      	subs	r5, r5, r3
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	9306      	str	r3, [sp, #24]
 800618c:	9b08      	ldr	r3, [sp, #32]
 800618e:	b1f3      	cbz	r3, 80061ce <_dtoa_r+0x7b6>
 8006190:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006192:	2b00      	cmp	r3, #0
 8006194:	f000 80a3 	beq.w	80062de <_dtoa_r+0x8c6>
 8006198:	2e00      	cmp	r6, #0
 800619a:	dd10      	ble.n	80061be <_dtoa_r+0x7a6>
 800619c:	4639      	mov	r1, r7
 800619e:	4632      	mov	r2, r6
 80061a0:	4620      	mov	r0, r4
 80061a2:	f000 fe9b 	bl	8006edc <__pow5mult>
 80061a6:	4652      	mov	r2, sl
 80061a8:	4601      	mov	r1, r0
 80061aa:	4607      	mov	r7, r0
 80061ac:	4620      	mov	r0, r4
 80061ae:	f000 fdeb 	bl	8006d88 <__multiply>
 80061b2:	4651      	mov	r1, sl
 80061b4:	4680      	mov	r8, r0
 80061b6:	4620      	mov	r0, r4
 80061b8:	f000 fd1a 	bl	8006bf0 <_Bfree>
 80061bc:	46c2      	mov	sl, r8
 80061be:	9b08      	ldr	r3, [sp, #32]
 80061c0:	1b9a      	subs	r2, r3, r6
 80061c2:	d004      	beq.n	80061ce <_dtoa_r+0x7b6>
 80061c4:	4651      	mov	r1, sl
 80061c6:	4620      	mov	r0, r4
 80061c8:	f000 fe88 	bl	8006edc <__pow5mult>
 80061cc:	4682      	mov	sl, r0
 80061ce:	2101      	movs	r1, #1
 80061d0:	4620      	mov	r0, r4
 80061d2:	f000 fdc3 	bl	8006d5c <__i2b>
 80061d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061d8:	2b00      	cmp	r3, #0
 80061da:	4606      	mov	r6, r0
 80061dc:	f340 8081 	ble.w	80062e2 <_dtoa_r+0x8ca>
 80061e0:	461a      	mov	r2, r3
 80061e2:	4601      	mov	r1, r0
 80061e4:	4620      	mov	r0, r4
 80061e6:	f000 fe79 	bl	8006edc <__pow5mult>
 80061ea:	9b07      	ldr	r3, [sp, #28]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	4606      	mov	r6, r0
 80061f0:	dd7a      	ble.n	80062e8 <_dtoa_r+0x8d0>
 80061f2:	f04f 0800 	mov.w	r8, #0
 80061f6:	6933      	ldr	r3, [r6, #16]
 80061f8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80061fc:	6918      	ldr	r0, [r3, #16]
 80061fe:	f000 fd5f 	bl	8006cc0 <__hi0bits>
 8006202:	f1c0 0020 	rsb	r0, r0, #32
 8006206:	9b06      	ldr	r3, [sp, #24]
 8006208:	4418      	add	r0, r3
 800620a:	f010 001f 	ands.w	r0, r0, #31
 800620e:	f000 8094 	beq.w	800633a <_dtoa_r+0x922>
 8006212:	f1c0 0320 	rsb	r3, r0, #32
 8006216:	2b04      	cmp	r3, #4
 8006218:	f340 8085 	ble.w	8006326 <_dtoa_r+0x90e>
 800621c:	9b05      	ldr	r3, [sp, #20]
 800621e:	f1c0 001c 	rsb	r0, r0, #28
 8006222:	4403      	add	r3, r0
 8006224:	9305      	str	r3, [sp, #20]
 8006226:	9b06      	ldr	r3, [sp, #24]
 8006228:	4403      	add	r3, r0
 800622a:	4405      	add	r5, r0
 800622c:	9306      	str	r3, [sp, #24]
 800622e:	9b05      	ldr	r3, [sp, #20]
 8006230:	2b00      	cmp	r3, #0
 8006232:	dd05      	ble.n	8006240 <_dtoa_r+0x828>
 8006234:	4651      	mov	r1, sl
 8006236:	461a      	mov	r2, r3
 8006238:	4620      	mov	r0, r4
 800623a:	f000 fea9 	bl	8006f90 <__lshift>
 800623e:	4682      	mov	sl, r0
 8006240:	9b06      	ldr	r3, [sp, #24]
 8006242:	2b00      	cmp	r3, #0
 8006244:	dd05      	ble.n	8006252 <_dtoa_r+0x83a>
 8006246:	4631      	mov	r1, r6
 8006248:	461a      	mov	r2, r3
 800624a:	4620      	mov	r0, r4
 800624c:	f000 fea0 	bl	8006f90 <__lshift>
 8006250:	4606      	mov	r6, r0
 8006252:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006254:	2b00      	cmp	r3, #0
 8006256:	d072      	beq.n	800633e <_dtoa_r+0x926>
 8006258:	4631      	mov	r1, r6
 800625a:	4650      	mov	r0, sl
 800625c:	f000 ff04 	bl	8007068 <__mcmp>
 8006260:	2800      	cmp	r0, #0
 8006262:	da6c      	bge.n	800633e <_dtoa_r+0x926>
 8006264:	2300      	movs	r3, #0
 8006266:	4651      	mov	r1, sl
 8006268:	220a      	movs	r2, #10
 800626a:	4620      	mov	r0, r4
 800626c:	f000 fce2 	bl	8006c34 <__multadd>
 8006270:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006272:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006276:	4682      	mov	sl, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	f000 81b0 	beq.w	80065de <_dtoa_r+0xbc6>
 800627e:	2300      	movs	r3, #0
 8006280:	4639      	mov	r1, r7
 8006282:	220a      	movs	r2, #10
 8006284:	4620      	mov	r0, r4
 8006286:	f000 fcd5 	bl	8006c34 <__multadd>
 800628a:	9b01      	ldr	r3, [sp, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	4607      	mov	r7, r0
 8006290:	f300 8096 	bgt.w	80063c0 <_dtoa_r+0x9a8>
 8006294:	9b07      	ldr	r3, [sp, #28]
 8006296:	2b02      	cmp	r3, #2
 8006298:	dc59      	bgt.n	800634e <_dtoa_r+0x936>
 800629a:	e091      	b.n	80063c0 <_dtoa_r+0x9a8>
 800629c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800629e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80062a2:	e758      	b.n	8006156 <_dtoa_r+0x73e>
 80062a4:	9b04      	ldr	r3, [sp, #16]
 80062a6:	1e5e      	subs	r6, r3, #1
 80062a8:	9b08      	ldr	r3, [sp, #32]
 80062aa:	42b3      	cmp	r3, r6
 80062ac:	bfbf      	itttt	lt
 80062ae:	9b08      	ldrlt	r3, [sp, #32]
 80062b0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80062b2:	9608      	strlt	r6, [sp, #32]
 80062b4:	1af3      	sublt	r3, r6, r3
 80062b6:	bfb4      	ite	lt
 80062b8:	18d2      	addlt	r2, r2, r3
 80062ba:	1b9e      	subge	r6, r3, r6
 80062bc:	9b04      	ldr	r3, [sp, #16]
 80062be:	bfbc      	itt	lt
 80062c0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80062c2:	2600      	movlt	r6, #0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	bfb7      	itett	lt
 80062c8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80062cc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80062d0:	1a9d      	sublt	r5, r3, r2
 80062d2:	2300      	movlt	r3, #0
 80062d4:	e741      	b.n	800615a <_dtoa_r+0x742>
 80062d6:	9e08      	ldr	r6, [sp, #32]
 80062d8:	9d05      	ldr	r5, [sp, #20]
 80062da:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80062dc:	e748      	b.n	8006170 <_dtoa_r+0x758>
 80062de:	9a08      	ldr	r2, [sp, #32]
 80062e0:	e770      	b.n	80061c4 <_dtoa_r+0x7ac>
 80062e2:	9b07      	ldr	r3, [sp, #28]
 80062e4:	2b01      	cmp	r3, #1
 80062e6:	dc19      	bgt.n	800631c <_dtoa_r+0x904>
 80062e8:	9b02      	ldr	r3, [sp, #8]
 80062ea:	b9bb      	cbnz	r3, 800631c <_dtoa_r+0x904>
 80062ec:	9b03      	ldr	r3, [sp, #12]
 80062ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062f2:	b99b      	cbnz	r3, 800631c <_dtoa_r+0x904>
 80062f4:	9b03      	ldr	r3, [sp, #12]
 80062f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062fa:	0d1b      	lsrs	r3, r3, #20
 80062fc:	051b      	lsls	r3, r3, #20
 80062fe:	b183      	cbz	r3, 8006322 <_dtoa_r+0x90a>
 8006300:	9b05      	ldr	r3, [sp, #20]
 8006302:	3301      	adds	r3, #1
 8006304:	9305      	str	r3, [sp, #20]
 8006306:	9b06      	ldr	r3, [sp, #24]
 8006308:	3301      	adds	r3, #1
 800630a:	9306      	str	r3, [sp, #24]
 800630c:	f04f 0801 	mov.w	r8, #1
 8006310:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006312:	2b00      	cmp	r3, #0
 8006314:	f47f af6f 	bne.w	80061f6 <_dtoa_r+0x7de>
 8006318:	2001      	movs	r0, #1
 800631a:	e774      	b.n	8006206 <_dtoa_r+0x7ee>
 800631c:	f04f 0800 	mov.w	r8, #0
 8006320:	e7f6      	b.n	8006310 <_dtoa_r+0x8f8>
 8006322:	4698      	mov	r8, r3
 8006324:	e7f4      	b.n	8006310 <_dtoa_r+0x8f8>
 8006326:	d082      	beq.n	800622e <_dtoa_r+0x816>
 8006328:	9a05      	ldr	r2, [sp, #20]
 800632a:	331c      	adds	r3, #28
 800632c:	441a      	add	r2, r3
 800632e:	9205      	str	r2, [sp, #20]
 8006330:	9a06      	ldr	r2, [sp, #24]
 8006332:	441a      	add	r2, r3
 8006334:	441d      	add	r5, r3
 8006336:	9206      	str	r2, [sp, #24]
 8006338:	e779      	b.n	800622e <_dtoa_r+0x816>
 800633a:	4603      	mov	r3, r0
 800633c:	e7f4      	b.n	8006328 <_dtoa_r+0x910>
 800633e:	9b04      	ldr	r3, [sp, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	dc37      	bgt.n	80063b4 <_dtoa_r+0x99c>
 8006344:	9b07      	ldr	r3, [sp, #28]
 8006346:	2b02      	cmp	r3, #2
 8006348:	dd34      	ble.n	80063b4 <_dtoa_r+0x99c>
 800634a:	9b04      	ldr	r3, [sp, #16]
 800634c:	9301      	str	r3, [sp, #4]
 800634e:	9b01      	ldr	r3, [sp, #4]
 8006350:	b963      	cbnz	r3, 800636c <_dtoa_r+0x954>
 8006352:	4631      	mov	r1, r6
 8006354:	2205      	movs	r2, #5
 8006356:	4620      	mov	r0, r4
 8006358:	f000 fc6c 	bl	8006c34 <__multadd>
 800635c:	4601      	mov	r1, r0
 800635e:	4606      	mov	r6, r0
 8006360:	4650      	mov	r0, sl
 8006362:	f000 fe81 	bl	8007068 <__mcmp>
 8006366:	2800      	cmp	r0, #0
 8006368:	f73f adbb 	bgt.w	8005ee2 <_dtoa_r+0x4ca>
 800636c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800636e:	9d00      	ldr	r5, [sp, #0]
 8006370:	ea6f 0b03 	mvn.w	fp, r3
 8006374:	f04f 0800 	mov.w	r8, #0
 8006378:	4631      	mov	r1, r6
 800637a:	4620      	mov	r0, r4
 800637c:	f000 fc38 	bl	8006bf0 <_Bfree>
 8006380:	2f00      	cmp	r7, #0
 8006382:	f43f aeab 	beq.w	80060dc <_dtoa_r+0x6c4>
 8006386:	f1b8 0f00 	cmp.w	r8, #0
 800638a:	d005      	beq.n	8006398 <_dtoa_r+0x980>
 800638c:	45b8      	cmp	r8, r7
 800638e:	d003      	beq.n	8006398 <_dtoa_r+0x980>
 8006390:	4641      	mov	r1, r8
 8006392:	4620      	mov	r0, r4
 8006394:	f000 fc2c 	bl	8006bf0 <_Bfree>
 8006398:	4639      	mov	r1, r7
 800639a:	4620      	mov	r0, r4
 800639c:	f000 fc28 	bl	8006bf0 <_Bfree>
 80063a0:	e69c      	b.n	80060dc <_dtoa_r+0x6c4>
 80063a2:	2600      	movs	r6, #0
 80063a4:	4637      	mov	r7, r6
 80063a6:	e7e1      	b.n	800636c <_dtoa_r+0x954>
 80063a8:	46bb      	mov	fp, r7
 80063aa:	4637      	mov	r7, r6
 80063ac:	e599      	b.n	8005ee2 <_dtoa_r+0x4ca>
 80063ae:	bf00      	nop
 80063b0:	40240000 	.word	0x40240000
 80063b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 80c8 	beq.w	800654c <_dtoa_r+0xb34>
 80063bc:	9b04      	ldr	r3, [sp, #16]
 80063be:	9301      	str	r3, [sp, #4]
 80063c0:	2d00      	cmp	r5, #0
 80063c2:	dd05      	ble.n	80063d0 <_dtoa_r+0x9b8>
 80063c4:	4639      	mov	r1, r7
 80063c6:	462a      	mov	r2, r5
 80063c8:	4620      	mov	r0, r4
 80063ca:	f000 fde1 	bl	8006f90 <__lshift>
 80063ce:	4607      	mov	r7, r0
 80063d0:	f1b8 0f00 	cmp.w	r8, #0
 80063d4:	d05b      	beq.n	800648e <_dtoa_r+0xa76>
 80063d6:	6879      	ldr	r1, [r7, #4]
 80063d8:	4620      	mov	r0, r4
 80063da:	f000 fbc9 	bl	8006b70 <_Balloc>
 80063de:	4605      	mov	r5, r0
 80063e0:	b928      	cbnz	r0, 80063ee <_dtoa_r+0x9d6>
 80063e2:	4b83      	ldr	r3, [pc, #524]	; (80065f0 <_dtoa_r+0xbd8>)
 80063e4:	4602      	mov	r2, r0
 80063e6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80063ea:	f7ff bb2e 	b.w	8005a4a <_dtoa_r+0x32>
 80063ee:	693a      	ldr	r2, [r7, #16]
 80063f0:	3202      	adds	r2, #2
 80063f2:	0092      	lsls	r2, r2, #2
 80063f4:	f107 010c 	add.w	r1, r7, #12
 80063f8:	300c      	adds	r0, #12
 80063fa:	f7ff fa76 	bl	80058ea <memcpy>
 80063fe:	2201      	movs	r2, #1
 8006400:	4629      	mov	r1, r5
 8006402:	4620      	mov	r0, r4
 8006404:	f000 fdc4 	bl	8006f90 <__lshift>
 8006408:	9b00      	ldr	r3, [sp, #0]
 800640a:	3301      	adds	r3, #1
 800640c:	9304      	str	r3, [sp, #16]
 800640e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006412:	4413      	add	r3, r2
 8006414:	9308      	str	r3, [sp, #32]
 8006416:	9b02      	ldr	r3, [sp, #8]
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	46b8      	mov	r8, r7
 800641e:	9306      	str	r3, [sp, #24]
 8006420:	4607      	mov	r7, r0
 8006422:	9b04      	ldr	r3, [sp, #16]
 8006424:	4631      	mov	r1, r6
 8006426:	3b01      	subs	r3, #1
 8006428:	4650      	mov	r0, sl
 800642a:	9301      	str	r3, [sp, #4]
 800642c:	f7ff fa6b 	bl	8005906 <quorem>
 8006430:	4641      	mov	r1, r8
 8006432:	9002      	str	r0, [sp, #8]
 8006434:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006438:	4650      	mov	r0, sl
 800643a:	f000 fe15 	bl	8007068 <__mcmp>
 800643e:	463a      	mov	r2, r7
 8006440:	9005      	str	r0, [sp, #20]
 8006442:	4631      	mov	r1, r6
 8006444:	4620      	mov	r0, r4
 8006446:	f000 fe2b 	bl	80070a0 <__mdiff>
 800644a:	68c2      	ldr	r2, [r0, #12]
 800644c:	4605      	mov	r5, r0
 800644e:	bb02      	cbnz	r2, 8006492 <_dtoa_r+0xa7a>
 8006450:	4601      	mov	r1, r0
 8006452:	4650      	mov	r0, sl
 8006454:	f000 fe08 	bl	8007068 <__mcmp>
 8006458:	4602      	mov	r2, r0
 800645a:	4629      	mov	r1, r5
 800645c:	4620      	mov	r0, r4
 800645e:	9209      	str	r2, [sp, #36]	; 0x24
 8006460:	f000 fbc6 	bl	8006bf0 <_Bfree>
 8006464:	9b07      	ldr	r3, [sp, #28]
 8006466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006468:	9d04      	ldr	r5, [sp, #16]
 800646a:	ea43 0102 	orr.w	r1, r3, r2
 800646e:	9b06      	ldr	r3, [sp, #24]
 8006470:	4319      	orrs	r1, r3
 8006472:	d110      	bne.n	8006496 <_dtoa_r+0xa7e>
 8006474:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006478:	d029      	beq.n	80064ce <_dtoa_r+0xab6>
 800647a:	9b05      	ldr	r3, [sp, #20]
 800647c:	2b00      	cmp	r3, #0
 800647e:	dd02      	ble.n	8006486 <_dtoa_r+0xa6e>
 8006480:	9b02      	ldr	r3, [sp, #8]
 8006482:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006486:	9b01      	ldr	r3, [sp, #4]
 8006488:	f883 9000 	strb.w	r9, [r3]
 800648c:	e774      	b.n	8006378 <_dtoa_r+0x960>
 800648e:	4638      	mov	r0, r7
 8006490:	e7ba      	b.n	8006408 <_dtoa_r+0x9f0>
 8006492:	2201      	movs	r2, #1
 8006494:	e7e1      	b.n	800645a <_dtoa_r+0xa42>
 8006496:	9b05      	ldr	r3, [sp, #20]
 8006498:	2b00      	cmp	r3, #0
 800649a:	db04      	blt.n	80064a6 <_dtoa_r+0xa8e>
 800649c:	9907      	ldr	r1, [sp, #28]
 800649e:	430b      	orrs	r3, r1
 80064a0:	9906      	ldr	r1, [sp, #24]
 80064a2:	430b      	orrs	r3, r1
 80064a4:	d120      	bne.n	80064e8 <_dtoa_r+0xad0>
 80064a6:	2a00      	cmp	r2, #0
 80064a8:	dded      	ble.n	8006486 <_dtoa_r+0xa6e>
 80064aa:	4651      	mov	r1, sl
 80064ac:	2201      	movs	r2, #1
 80064ae:	4620      	mov	r0, r4
 80064b0:	f000 fd6e 	bl	8006f90 <__lshift>
 80064b4:	4631      	mov	r1, r6
 80064b6:	4682      	mov	sl, r0
 80064b8:	f000 fdd6 	bl	8007068 <__mcmp>
 80064bc:	2800      	cmp	r0, #0
 80064be:	dc03      	bgt.n	80064c8 <_dtoa_r+0xab0>
 80064c0:	d1e1      	bne.n	8006486 <_dtoa_r+0xa6e>
 80064c2:	f019 0f01 	tst.w	r9, #1
 80064c6:	d0de      	beq.n	8006486 <_dtoa_r+0xa6e>
 80064c8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80064cc:	d1d8      	bne.n	8006480 <_dtoa_r+0xa68>
 80064ce:	9a01      	ldr	r2, [sp, #4]
 80064d0:	2339      	movs	r3, #57	; 0x39
 80064d2:	7013      	strb	r3, [r2, #0]
 80064d4:	462b      	mov	r3, r5
 80064d6:	461d      	mov	r5, r3
 80064d8:	3b01      	subs	r3, #1
 80064da:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80064de:	2a39      	cmp	r2, #57	; 0x39
 80064e0:	d06c      	beq.n	80065bc <_dtoa_r+0xba4>
 80064e2:	3201      	adds	r2, #1
 80064e4:	701a      	strb	r2, [r3, #0]
 80064e6:	e747      	b.n	8006378 <_dtoa_r+0x960>
 80064e8:	2a00      	cmp	r2, #0
 80064ea:	dd07      	ble.n	80064fc <_dtoa_r+0xae4>
 80064ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80064f0:	d0ed      	beq.n	80064ce <_dtoa_r+0xab6>
 80064f2:	9a01      	ldr	r2, [sp, #4]
 80064f4:	f109 0301 	add.w	r3, r9, #1
 80064f8:	7013      	strb	r3, [r2, #0]
 80064fa:	e73d      	b.n	8006378 <_dtoa_r+0x960>
 80064fc:	9b04      	ldr	r3, [sp, #16]
 80064fe:	9a08      	ldr	r2, [sp, #32]
 8006500:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006504:	4293      	cmp	r3, r2
 8006506:	d043      	beq.n	8006590 <_dtoa_r+0xb78>
 8006508:	4651      	mov	r1, sl
 800650a:	2300      	movs	r3, #0
 800650c:	220a      	movs	r2, #10
 800650e:	4620      	mov	r0, r4
 8006510:	f000 fb90 	bl	8006c34 <__multadd>
 8006514:	45b8      	cmp	r8, r7
 8006516:	4682      	mov	sl, r0
 8006518:	f04f 0300 	mov.w	r3, #0
 800651c:	f04f 020a 	mov.w	r2, #10
 8006520:	4641      	mov	r1, r8
 8006522:	4620      	mov	r0, r4
 8006524:	d107      	bne.n	8006536 <_dtoa_r+0xb1e>
 8006526:	f000 fb85 	bl	8006c34 <__multadd>
 800652a:	4680      	mov	r8, r0
 800652c:	4607      	mov	r7, r0
 800652e:	9b04      	ldr	r3, [sp, #16]
 8006530:	3301      	adds	r3, #1
 8006532:	9304      	str	r3, [sp, #16]
 8006534:	e775      	b.n	8006422 <_dtoa_r+0xa0a>
 8006536:	f000 fb7d 	bl	8006c34 <__multadd>
 800653a:	4639      	mov	r1, r7
 800653c:	4680      	mov	r8, r0
 800653e:	2300      	movs	r3, #0
 8006540:	220a      	movs	r2, #10
 8006542:	4620      	mov	r0, r4
 8006544:	f000 fb76 	bl	8006c34 <__multadd>
 8006548:	4607      	mov	r7, r0
 800654a:	e7f0      	b.n	800652e <_dtoa_r+0xb16>
 800654c:	9b04      	ldr	r3, [sp, #16]
 800654e:	9301      	str	r3, [sp, #4]
 8006550:	9d00      	ldr	r5, [sp, #0]
 8006552:	4631      	mov	r1, r6
 8006554:	4650      	mov	r0, sl
 8006556:	f7ff f9d6 	bl	8005906 <quorem>
 800655a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800655e:	9b00      	ldr	r3, [sp, #0]
 8006560:	f805 9b01 	strb.w	r9, [r5], #1
 8006564:	1aea      	subs	r2, r5, r3
 8006566:	9b01      	ldr	r3, [sp, #4]
 8006568:	4293      	cmp	r3, r2
 800656a:	dd07      	ble.n	800657c <_dtoa_r+0xb64>
 800656c:	4651      	mov	r1, sl
 800656e:	2300      	movs	r3, #0
 8006570:	220a      	movs	r2, #10
 8006572:	4620      	mov	r0, r4
 8006574:	f000 fb5e 	bl	8006c34 <__multadd>
 8006578:	4682      	mov	sl, r0
 800657a:	e7ea      	b.n	8006552 <_dtoa_r+0xb3a>
 800657c:	9b01      	ldr	r3, [sp, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	bfc8      	it	gt
 8006582:	461d      	movgt	r5, r3
 8006584:	9b00      	ldr	r3, [sp, #0]
 8006586:	bfd8      	it	le
 8006588:	2501      	movle	r5, #1
 800658a:	441d      	add	r5, r3
 800658c:	f04f 0800 	mov.w	r8, #0
 8006590:	4651      	mov	r1, sl
 8006592:	2201      	movs	r2, #1
 8006594:	4620      	mov	r0, r4
 8006596:	f000 fcfb 	bl	8006f90 <__lshift>
 800659a:	4631      	mov	r1, r6
 800659c:	4682      	mov	sl, r0
 800659e:	f000 fd63 	bl	8007068 <__mcmp>
 80065a2:	2800      	cmp	r0, #0
 80065a4:	dc96      	bgt.n	80064d4 <_dtoa_r+0xabc>
 80065a6:	d102      	bne.n	80065ae <_dtoa_r+0xb96>
 80065a8:	f019 0f01 	tst.w	r9, #1
 80065ac:	d192      	bne.n	80064d4 <_dtoa_r+0xabc>
 80065ae:	462b      	mov	r3, r5
 80065b0:	461d      	mov	r5, r3
 80065b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065b6:	2a30      	cmp	r2, #48	; 0x30
 80065b8:	d0fa      	beq.n	80065b0 <_dtoa_r+0xb98>
 80065ba:	e6dd      	b.n	8006378 <_dtoa_r+0x960>
 80065bc:	9a00      	ldr	r2, [sp, #0]
 80065be:	429a      	cmp	r2, r3
 80065c0:	d189      	bne.n	80064d6 <_dtoa_r+0xabe>
 80065c2:	f10b 0b01 	add.w	fp, fp, #1
 80065c6:	2331      	movs	r3, #49	; 0x31
 80065c8:	e796      	b.n	80064f8 <_dtoa_r+0xae0>
 80065ca:	4b0a      	ldr	r3, [pc, #40]	; (80065f4 <_dtoa_r+0xbdc>)
 80065cc:	f7ff ba99 	b.w	8005b02 <_dtoa_r+0xea>
 80065d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f47f aa6d 	bne.w	8005ab2 <_dtoa_r+0x9a>
 80065d8:	4b07      	ldr	r3, [pc, #28]	; (80065f8 <_dtoa_r+0xbe0>)
 80065da:	f7ff ba92 	b.w	8005b02 <_dtoa_r+0xea>
 80065de:	9b01      	ldr	r3, [sp, #4]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	dcb5      	bgt.n	8006550 <_dtoa_r+0xb38>
 80065e4:	9b07      	ldr	r3, [sp, #28]
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	f73f aeb1 	bgt.w	800634e <_dtoa_r+0x936>
 80065ec:	e7b0      	b.n	8006550 <_dtoa_r+0xb38>
 80065ee:	bf00      	nop
 80065f0:	08008204 	.word	0x08008204
 80065f4:	08008164 	.word	0x08008164
 80065f8:	08008188 	.word	0x08008188

080065fc <__ssputs_r>:
 80065fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006600:	688e      	ldr	r6, [r1, #8]
 8006602:	461f      	mov	r7, r3
 8006604:	42be      	cmp	r6, r7
 8006606:	680b      	ldr	r3, [r1, #0]
 8006608:	4682      	mov	sl, r0
 800660a:	460c      	mov	r4, r1
 800660c:	4690      	mov	r8, r2
 800660e:	d82c      	bhi.n	800666a <__ssputs_r+0x6e>
 8006610:	898a      	ldrh	r2, [r1, #12]
 8006612:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006616:	d026      	beq.n	8006666 <__ssputs_r+0x6a>
 8006618:	6965      	ldr	r5, [r4, #20]
 800661a:	6909      	ldr	r1, [r1, #16]
 800661c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006620:	eba3 0901 	sub.w	r9, r3, r1
 8006624:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006628:	1c7b      	adds	r3, r7, #1
 800662a:	444b      	add	r3, r9
 800662c:	106d      	asrs	r5, r5, #1
 800662e:	429d      	cmp	r5, r3
 8006630:	bf38      	it	cc
 8006632:	461d      	movcc	r5, r3
 8006634:	0553      	lsls	r3, r2, #21
 8006636:	d527      	bpl.n	8006688 <__ssputs_r+0x8c>
 8006638:	4629      	mov	r1, r5
 800663a:	f000 f95f 	bl	80068fc <_malloc_r>
 800663e:	4606      	mov	r6, r0
 8006640:	b360      	cbz	r0, 800669c <__ssputs_r+0xa0>
 8006642:	6921      	ldr	r1, [r4, #16]
 8006644:	464a      	mov	r2, r9
 8006646:	f7ff f950 	bl	80058ea <memcpy>
 800664a:	89a3      	ldrh	r3, [r4, #12]
 800664c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006654:	81a3      	strh	r3, [r4, #12]
 8006656:	6126      	str	r6, [r4, #16]
 8006658:	6165      	str	r5, [r4, #20]
 800665a:	444e      	add	r6, r9
 800665c:	eba5 0509 	sub.w	r5, r5, r9
 8006660:	6026      	str	r6, [r4, #0]
 8006662:	60a5      	str	r5, [r4, #8]
 8006664:	463e      	mov	r6, r7
 8006666:	42be      	cmp	r6, r7
 8006668:	d900      	bls.n	800666c <__ssputs_r+0x70>
 800666a:	463e      	mov	r6, r7
 800666c:	6820      	ldr	r0, [r4, #0]
 800666e:	4632      	mov	r2, r6
 8006670:	4641      	mov	r1, r8
 8006672:	f000 fe6b 	bl	800734c <memmove>
 8006676:	68a3      	ldr	r3, [r4, #8]
 8006678:	1b9b      	subs	r3, r3, r6
 800667a:	60a3      	str	r3, [r4, #8]
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	4433      	add	r3, r6
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	2000      	movs	r0, #0
 8006684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006688:	462a      	mov	r2, r5
 800668a:	f000 fe30 	bl	80072ee <_realloc_r>
 800668e:	4606      	mov	r6, r0
 8006690:	2800      	cmp	r0, #0
 8006692:	d1e0      	bne.n	8006656 <__ssputs_r+0x5a>
 8006694:	6921      	ldr	r1, [r4, #16]
 8006696:	4650      	mov	r0, sl
 8006698:	f000 fefc 	bl	8007494 <_free_r>
 800669c:	230c      	movs	r3, #12
 800669e:	f8ca 3000 	str.w	r3, [sl]
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066a8:	81a3      	strh	r3, [r4, #12]
 80066aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066ae:	e7e9      	b.n	8006684 <__ssputs_r+0x88>

080066b0 <_svfiprintf_r>:
 80066b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b4:	4698      	mov	r8, r3
 80066b6:	898b      	ldrh	r3, [r1, #12]
 80066b8:	061b      	lsls	r3, r3, #24
 80066ba:	b09d      	sub	sp, #116	; 0x74
 80066bc:	4607      	mov	r7, r0
 80066be:	460d      	mov	r5, r1
 80066c0:	4614      	mov	r4, r2
 80066c2:	d50e      	bpl.n	80066e2 <_svfiprintf_r+0x32>
 80066c4:	690b      	ldr	r3, [r1, #16]
 80066c6:	b963      	cbnz	r3, 80066e2 <_svfiprintf_r+0x32>
 80066c8:	2140      	movs	r1, #64	; 0x40
 80066ca:	f000 f917 	bl	80068fc <_malloc_r>
 80066ce:	6028      	str	r0, [r5, #0]
 80066d0:	6128      	str	r0, [r5, #16]
 80066d2:	b920      	cbnz	r0, 80066de <_svfiprintf_r+0x2e>
 80066d4:	230c      	movs	r3, #12
 80066d6:	603b      	str	r3, [r7, #0]
 80066d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066dc:	e0d0      	b.n	8006880 <_svfiprintf_r+0x1d0>
 80066de:	2340      	movs	r3, #64	; 0x40
 80066e0:	616b      	str	r3, [r5, #20]
 80066e2:	2300      	movs	r3, #0
 80066e4:	9309      	str	r3, [sp, #36]	; 0x24
 80066e6:	2320      	movs	r3, #32
 80066e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80066f0:	2330      	movs	r3, #48	; 0x30
 80066f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006898 <_svfiprintf_r+0x1e8>
 80066f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066fa:	f04f 0901 	mov.w	r9, #1
 80066fe:	4623      	mov	r3, r4
 8006700:	469a      	mov	sl, r3
 8006702:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006706:	b10a      	cbz	r2, 800670c <_svfiprintf_r+0x5c>
 8006708:	2a25      	cmp	r2, #37	; 0x25
 800670a:	d1f9      	bne.n	8006700 <_svfiprintf_r+0x50>
 800670c:	ebba 0b04 	subs.w	fp, sl, r4
 8006710:	d00b      	beq.n	800672a <_svfiprintf_r+0x7a>
 8006712:	465b      	mov	r3, fp
 8006714:	4622      	mov	r2, r4
 8006716:	4629      	mov	r1, r5
 8006718:	4638      	mov	r0, r7
 800671a:	f7ff ff6f 	bl	80065fc <__ssputs_r>
 800671e:	3001      	adds	r0, #1
 8006720:	f000 80a9 	beq.w	8006876 <_svfiprintf_r+0x1c6>
 8006724:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006726:	445a      	add	r2, fp
 8006728:	9209      	str	r2, [sp, #36]	; 0x24
 800672a:	f89a 3000 	ldrb.w	r3, [sl]
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 80a1 	beq.w	8006876 <_svfiprintf_r+0x1c6>
 8006734:	2300      	movs	r3, #0
 8006736:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800673a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800673e:	f10a 0a01 	add.w	sl, sl, #1
 8006742:	9304      	str	r3, [sp, #16]
 8006744:	9307      	str	r3, [sp, #28]
 8006746:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800674a:	931a      	str	r3, [sp, #104]	; 0x68
 800674c:	4654      	mov	r4, sl
 800674e:	2205      	movs	r2, #5
 8006750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006754:	4850      	ldr	r0, [pc, #320]	; (8006898 <_svfiprintf_r+0x1e8>)
 8006756:	f7f9 fd43 	bl	80001e0 <memchr>
 800675a:	9a04      	ldr	r2, [sp, #16]
 800675c:	b9d8      	cbnz	r0, 8006796 <_svfiprintf_r+0xe6>
 800675e:	06d0      	lsls	r0, r2, #27
 8006760:	bf44      	itt	mi
 8006762:	2320      	movmi	r3, #32
 8006764:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006768:	0711      	lsls	r1, r2, #28
 800676a:	bf44      	itt	mi
 800676c:	232b      	movmi	r3, #43	; 0x2b
 800676e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006772:	f89a 3000 	ldrb.w	r3, [sl]
 8006776:	2b2a      	cmp	r3, #42	; 0x2a
 8006778:	d015      	beq.n	80067a6 <_svfiprintf_r+0xf6>
 800677a:	9a07      	ldr	r2, [sp, #28]
 800677c:	4654      	mov	r4, sl
 800677e:	2000      	movs	r0, #0
 8006780:	f04f 0c0a 	mov.w	ip, #10
 8006784:	4621      	mov	r1, r4
 8006786:	f811 3b01 	ldrb.w	r3, [r1], #1
 800678a:	3b30      	subs	r3, #48	; 0x30
 800678c:	2b09      	cmp	r3, #9
 800678e:	d94d      	bls.n	800682c <_svfiprintf_r+0x17c>
 8006790:	b1b0      	cbz	r0, 80067c0 <_svfiprintf_r+0x110>
 8006792:	9207      	str	r2, [sp, #28]
 8006794:	e014      	b.n	80067c0 <_svfiprintf_r+0x110>
 8006796:	eba0 0308 	sub.w	r3, r0, r8
 800679a:	fa09 f303 	lsl.w	r3, r9, r3
 800679e:	4313      	orrs	r3, r2
 80067a0:	9304      	str	r3, [sp, #16]
 80067a2:	46a2      	mov	sl, r4
 80067a4:	e7d2      	b.n	800674c <_svfiprintf_r+0x9c>
 80067a6:	9b03      	ldr	r3, [sp, #12]
 80067a8:	1d19      	adds	r1, r3, #4
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	9103      	str	r1, [sp, #12]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	bfbb      	ittet	lt
 80067b2:	425b      	neglt	r3, r3
 80067b4:	f042 0202 	orrlt.w	r2, r2, #2
 80067b8:	9307      	strge	r3, [sp, #28]
 80067ba:	9307      	strlt	r3, [sp, #28]
 80067bc:	bfb8      	it	lt
 80067be:	9204      	strlt	r2, [sp, #16]
 80067c0:	7823      	ldrb	r3, [r4, #0]
 80067c2:	2b2e      	cmp	r3, #46	; 0x2e
 80067c4:	d10c      	bne.n	80067e0 <_svfiprintf_r+0x130>
 80067c6:	7863      	ldrb	r3, [r4, #1]
 80067c8:	2b2a      	cmp	r3, #42	; 0x2a
 80067ca:	d134      	bne.n	8006836 <_svfiprintf_r+0x186>
 80067cc:	9b03      	ldr	r3, [sp, #12]
 80067ce:	1d1a      	adds	r2, r3, #4
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	9203      	str	r2, [sp, #12]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	bfb8      	it	lt
 80067d8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80067dc:	3402      	adds	r4, #2
 80067de:	9305      	str	r3, [sp, #20]
 80067e0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80068a8 <_svfiprintf_r+0x1f8>
 80067e4:	7821      	ldrb	r1, [r4, #0]
 80067e6:	2203      	movs	r2, #3
 80067e8:	4650      	mov	r0, sl
 80067ea:	f7f9 fcf9 	bl	80001e0 <memchr>
 80067ee:	b138      	cbz	r0, 8006800 <_svfiprintf_r+0x150>
 80067f0:	9b04      	ldr	r3, [sp, #16]
 80067f2:	eba0 000a 	sub.w	r0, r0, sl
 80067f6:	2240      	movs	r2, #64	; 0x40
 80067f8:	4082      	lsls	r2, r0
 80067fa:	4313      	orrs	r3, r2
 80067fc:	3401      	adds	r4, #1
 80067fe:	9304      	str	r3, [sp, #16]
 8006800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006804:	4825      	ldr	r0, [pc, #148]	; (800689c <_svfiprintf_r+0x1ec>)
 8006806:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800680a:	2206      	movs	r2, #6
 800680c:	f7f9 fce8 	bl	80001e0 <memchr>
 8006810:	2800      	cmp	r0, #0
 8006812:	d038      	beq.n	8006886 <_svfiprintf_r+0x1d6>
 8006814:	4b22      	ldr	r3, [pc, #136]	; (80068a0 <_svfiprintf_r+0x1f0>)
 8006816:	bb1b      	cbnz	r3, 8006860 <_svfiprintf_r+0x1b0>
 8006818:	9b03      	ldr	r3, [sp, #12]
 800681a:	3307      	adds	r3, #7
 800681c:	f023 0307 	bic.w	r3, r3, #7
 8006820:	3308      	adds	r3, #8
 8006822:	9303      	str	r3, [sp, #12]
 8006824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006826:	4433      	add	r3, r6
 8006828:	9309      	str	r3, [sp, #36]	; 0x24
 800682a:	e768      	b.n	80066fe <_svfiprintf_r+0x4e>
 800682c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006830:	460c      	mov	r4, r1
 8006832:	2001      	movs	r0, #1
 8006834:	e7a6      	b.n	8006784 <_svfiprintf_r+0xd4>
 8006836:	2300      	movs	r3, #0
 8006838:	3401      	adds	r4, #1
 800683a:	9305      	str	r3, [sp, #20]
 800683c:	4619      	mov	r1, r3
 800683e:	f04f 0c0a 	mov.w	ip, #10
 8006842:	4620      	mov	r0, r4
 8006844:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006848:	3a30      	subs	r2, #48	; 0x30
 800684a:	2a09      	cmp	r2, #9
 800684c:	d903      	bls.n	8006856 <_svfiprintf_r+0x1a6>
 800684e:	2b00      	cmp	r3, #0
 8006850:	d0c6      	beq.n	80067e0 <_svfiprintf_r+0x130>
 8006852:	9105      	str	r1, [sp, #20]
 8006854:	e7c4      	b.n	80067e0 <_svfiprintf_r+0x130>
 8006856:	fb0c 2101 	mla	r1, ip, r1, r2
 800685a:	4604      	mov	r4, r0
 800685c:	2301      	movs	r3, #1
 800685e:	e7f0      	b.n	8006842 <_svfiprintf_r+0x192>
 8006860:	ab03      	add	r3, sp, #12
 8006862:	9300      	str	r3, [sp, #0]
 8006864:	462a      	mov	r2, r5
 8006866:	4b0f      	ldr	r3, [pc, #60]	; (80068a4 <_svfiprintf_r+0x1f4>)
 8006868:	a904      	add	r1, sp, #16
 800686a:	4638      	mov	r0, r7
 800686c:	f7fe fb5c 	bl	8004f28 <_printf_float>
 8006870:	1c42      	adds	r2, r0, #1
 8006872:	4606      	mov	r6, r0
 8006874:	d1d6      	bne.n	8006824 <_svfiprintf_r+0x174>
 8006876:	89ab      	ldrh	r3, [r5, #12]
 8006878:	065b      	lsls	r3, r3, #25
 800687a:	f53f af2d 	bmi.w	80066d8 <_svfiprintf_r+0x28>
 800687e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006880:	b01d      	add	sp, #116	; 0x74
 8006882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006886:	ab03      	add	r3, sp, #12
 8006888:	9300      	str	r3, [sp, #0]
 800688a:	462a      	mov	r2, r5
 800688c:	4b05      	ldr	r3, [pc, #20]	; (80068a4 <_svfiprintf_r+0x1f4>)
 800688e:	a904      	add	r1, sp, #16
 8006890:	4638      	mov	r0, r7
 8006892:	f7fe fded 	bl	8005470 <_printf_i>
 8006896:	e7eb      	b.n	8006870 <_svfiprintf_r+0x1c0>
 8006898:	08008215 	.word	0x08008215
 800689c:	0800821f 	.word	0x0800821f
 80068a0:	08004f29 	.word	0x08004f29
 80068a4:	080065fd 	.word	0x080065fd
 80068a8:	0800821b 	.word	0x0800821b

080068ac <malloc>:
 80068ac:	4b02      	ldr	r3, [pc, #8]	; (80068b8 <malloc+0xc>)
 80068ae:	4601      	mov	r1, r0
 80068b0:	6818      	ldr	r0, [r3, #0]
 80068b2:	f000 b823 	b.w	80068fc <_malloc_r>
 80068b6:	bf00      	nop
 80068b8:	20000094 	.word	0x20000094

080068bc <sbrk_aligned>:
 80068bc:	b570      	push	{r4, r5, r6, lr}
 80068be:	4e0e      	ldr	r6, [pc, #56]	; (80068f8 <sbrk_aligned+0x3c>)
 80068c0:	460c      	mov	r4, r1
 80068c2:	6831      	ldr	r1, [r6, #0]
 80068c4:	4605      	mov	r5, r0
 80068c6:	b911      	cbnz	r1, 80068ce <sbrk_aligned+0x12>
 80068c8:	f000 fd8e 	bl	80073e8 <_sbrk_r>
 80068cc:	6030      	str	r0, [r6, #0]
 80068ce:	4621      	mov	r1, r4
 80068d0:	4628      	mov	r0, r5
 80068d2:	f000 fd89 	bl	80073e8 <_sbrk_r>
 80068d6:	1c43      	adds	r3, r0, #1
 80068d8:	d00a      	beq.n	80068f0 <sbrk_aligned+0x34>
 80068da:	1cc4      	adds	r4, r0, #3
 80068dc:	f024 0403 	bic.w	r4, r4, #3
 80068e0:	42a0      	cmp	r0, r4
 80068e2:	d007      	beq.n	80068f4 <sbrk_aligned+0x38>
 80068e4:	1a21      	subs	r1, r4, r0
 80068e6:	4628      	mov	r0, r5
 80068e8:	f000 fd7e 	bl	80073e8 <_sbrk_r>
 80068ec:	3001      	adds	r0, #1
 80068ee:	d101      	bne.n	80068f4 <sbrk_aligned+0x38>
 80068f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80068f4:	4620      	mov	r0, r4
 80068f6:	bd70      	pop	{r4, r5, r6, pc}
 80068f8:	20000590 	.word	0x20000590

080068fc <_malloc_r>:
 80068fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006900:	1ccd      	adds	r5, r1, #3
 8006902:	f025 0503 	bic.w	r5, r5, #3
 8006906:	3508      	adds	r5, #8
 8006908:	2d0c      	cmp	r5, #12
 800690a:	bf38      	it	cc
 800690c:	250c      	movcc	r5, #12
 800690e:	2d00      	cmp	r5, #0
 8006910:	4607      	mov	r7, r0
 8006912:	db01      	blt.n	8006918 <_malloc_r+0x1c>
 8006914:	42a9      	cmp	r1, r5
 8006916:	d905      	bls.n	8006924 <_malloc_r+0x28>
 8006918:	230c      	movs	r3, #12
 800691a:	603b      	str	r3, [r7, #0]
 800691c:	2600      	movs	r6, #0
 800691e:	4630      	mov	r0, r6
 8006920:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006924:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80069f8 <_malloc_r+0xfc>
 8006928:	f000 f916 	bl	8006b58 <__malloc_lock>
 800692c:	f8d8 3000 	ldr.w	r3, [r8]
 8006930:	461c      	mov	r4, r3
 8006932:	bb5c      	cbnz	r4, 800698c <_malloc_r+0x90>
 8006934:	4629      	mov	r1, r5
 8006936:	4638      	mov	r0, r7
 8006938:	f7ff ffc0 	bl	80068bc <sbrk_aligned>
 800693c:	1c43      	adds	r3, r0, #1
 800693e:	4604      	mov	r4, r0
 8006940:	d155      	bne.n	80069ee <_malloc_r+0xf2>
 8006942:	f8d8 4000 	ldr.w	r4, [r8]
 8006946:	4626      	mov	r6, r4
 8006948:	2e00      	cmp	r6, #0
 800694a:	d145      	bne.n	80069d8 <_malloc_r+0xdc>
 800694c:	2c00      	cmp	r4, #0
 800694e:	d048      	beq.n	80069e2 <_malloc_r+0xe6>
 8006950:	6823      	ldr	r3, [r4, #0]
 8006952:	4631      	mov	r1, r6
 8006954:	4638      	mov	r0, r7
 8006956:	eb04 0903 	add.w	r9, r4, r3
 800695a:	f000 fd45 	bl	80073e8 <_sbrk_r>
 800695e:	4581      	cmp	r9, r0
 8006960:	d13f      	bne.n	80069e2 <_malloc_r+0xe6>
 8006962:	6821      	ldr	r1, [r4, #0]
 8006964:	1a6d      	subs	r5, r5, r1
 8006966:	4629      	mov	r1, r5
 8006968:	4638      	mov	r0, r7
 800696a:	f7ff ffa7 	bl	80068bc <sbrk_aligned>
 800696e:	3001      	adds	r0, #1
 8006970:	d037      	beq.n	80069e2 <_malloc_r+0xe6>
 8006972:	6823      	ldr	r3, [r4, #0]
 8006974:	442b      	add	r3, r5
 8006976:	6023      	str	r3, [r4, #0]
 8006978:	f8d8 3000 	ldr.w	r3, [r8]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d038      	beq.n	80069f2 <_malloc_r+0xf6>
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	42a2      	cmp	r2, r4
 8006984:	d12b      	bne.n	80069de <_malloc_r+0xe2>
 8006986:	2200      	movs	r2, #0
 8006988:	605a      	str	r2, [r3, #4]
 800698a:	e00f      	b.n	80069ac <_malloc_r+0xb0>
 800698c:	6822      	ldr	r2, [r4, #0]
 800698e:	1b52      	subs	r2, r2, r5
 8006990:	d41f      	bmi.n	80069d2 <_malloc_r+0xd6>
 8006992:	2a0b      	cmp	r2, #11
 8006994:	d917      	bls.n	80069c6 <_malloc_r+0xca>
 8006996:	1961      	adds	r1, r4, r5
 8006998:	42a3      	cmp	r3, r4
 800699a:	6025      	str	r5, [r4, #0]
 800699c:	bf18      	it	ne
 800699e:	6059      	strne	r1, [r3, #4]
 80069a0:	6863      	ldr	r3, [r4, #4]
 80069a2:	bf08      	it	eq
 80069a4:	f8c8 1000 	streq.w	r1, [r8]
 80069a8:	5162      	str	r2, [r4, r5]
 80069aa:	604b      	str	r3, [r1, #4]
 80069ac:	4638      	mov	r0, r7
 80069ae:	f104 060b 	add.w	r6, r4, #11
 80069b2:	f000 f8d7 	bl	8006b64 <__malloc_unlock>
 80069b6:	f026 0607 	bic.w	r6, r6, #7
 80069ba:	1d23      	adds	r3, r4, #4
 80069bc:	1af2      	subs	r2, r6, r3
 80069be:	d0ae      	beq.n	800691e <_malloc_r+0x22>
 80069c0:	1b9b      	subs	r3, r3, r6
 80069c2:	50a3      	str	r3, [r4, r2]
 80069c4:	e7ab      	b.n	800691e <_malloc_r+0x22>
 80069c6:	42a3      	cmp	r3, r4
 80069c8:	6862      	ldr	r2, [r4, #4]
 80069ca:	d1dd      	bne.n	8006988 <_malloc_r+0x8c>
 80069cc:	f8c8 2000 	str.w	r2, [r8]
 80069d0:	e7ec      	b.n	80069ac <_malloc_r+0xb0>
 80069d2:	4623      	mov	r3, r4
 80069d4:	6864      	ldr	r4, [r4, #4]
 80069d6:	e7ac      	b.n	8006932 <_malloc_r+0x36>
 80069d8:	4634      	mov	r4, r6
 80069da:	6876      	ldr	r6, [r6, #4]
 80069dc:	e7b4      	b.n	8006948 <_malloc_r+0x4c>
 80069de:	4613      	mov	r3, r2
 80069e0:	e7cc      	b.n	800697c <_malloc_r+0x80>
 80069e2:	230c      	movs	r3, #12
 80069e4:	603b      	str	r3, [r7, #0]
 80069e6:	4638      	mov	r0, r7
 80069e8:	f000 f8bc 	bl	8006b64 <__malloc_unlock>
 80069ec:	e797      	b.n	800691e <_malloc_r+0x22>
 80069ee:	6025      	str	r5, [r4, #0]
 80069f0:	e7dc      	b.n	80069ac <_malloc_r+0xb0>
 80069f2:	605b      	str	r3, [r3, #4]
 80069f4:	deff      	udf	#255	; 0xff
 80069f6:	bf00      	nop
 80069f8:	2000058c 	.word	0x2000058c

080069fc <__sflush_r>:
 80069fc:	898a      	ldrh	r2, [r1, #12]
 80069fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a02:	4605      	mov	r5, r0
 8006a04:	0710      	lsls	r0, r2, #28
 8006a06:	460c      	mov	r4, r1
 8006a08:	d458      	bmi.n	8006abc <__sflush_r+0xc0>
 8006a0a:	684b      	ldr	r3, [r1, #4]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	dc05      	bgt.n	8006a1c <__sflush_r+0x20>
 8006a10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	dc02      	bgt.n	8006a1c <__sflush_r+0x20>
 8006a16:	2000      	movs	r0, #0
 8006a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a1e:	2e00      	cmp	r6, #0
 8006a20:	d0f9      	beq.n	8006a16 <__sflush_r+0x1a>
 8006a22:	2300      	movs	r3, #0
 8006a24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a28:	682f      	ldr	r7, [r5, #0]
 8006a2a:	6a21      	ldr	r1, [r4, #32]
 8006a2c:	602b      	str	r3, [r5, #0]
 8006a2e:	d032      	beq.n	8006a96 <__sflush_r+0x9a>
 8006a30:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a32:	89a3      	ldrh	r3, [r4, #12]
 8006a34:	075a      	lsls	r2, r3, #29
 8006a36:	d505      	bpl.n	8006a44 <__sflush_r+0x48>
 8006a38:	6863      	ldr	r3, [r4, #4]
 8006a3a:	1ac0      	subs	r0, r0, r3
 8006a3c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a3e:	b10b      	cbz	r3, 8006a44 <__sflush_r+0x48>
 8006a40:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a42:	1ac0      	subs	r0, r0, r3
 8006a44:	2300      	movs	r3, #0
 8006a46:	4602      	mov	r2, r0
 8006a48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a4a:	6a21      	ldr	r1, [r4, #32]
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	47b0      	blx	r6
 8006a50:	1c43      	adds	r3, r0, #1
 8006a52:	89a3      	ldrh	r3, [r4, #12]
 8006a54:	d106      	bne.n	8006a64 <__sflush_r+0x68>
 8006a56:	6829      	ldr	r1, [r5, #0]
 8006a58:	291d      	cmp	r1, #29
 8006a5a:	d82b      	bhi.n	8006ab4 <__sflush_r+0xb8>
 8006a5c:	4a29      	ldr	r2, [pc, #164]	; (8006b04 <__sflush_r+0x108>)
 8006a5e:	410a      	asrs	r2, r1
 8006a60:	07d6      	lsls	r6, r2, #31
 8006a62:	d427      	bmi.n	8006ab4 <__sflush_r+0xb8>
 8006a64:	2200      	movs	r2, #0
 8006a66:	6062      	str	r2, [r4, #4]
 8006a68:	04d9      	lsls	r1, r3, #19
 8006a6a:	6922      	ldr	r2, [r4, #16]
 8006a6c:	6022      	str	r2, [r4, #0]
 8006a6e:	d504      	bpl.n	8006a7a <__sflush_r+0x7e>
 8006a70:	1c42      	adds	r2, r0, #1
 8006a72:	d101      	bne.n	8006a78 <__sflush_r+0x7c>
 8006a74:	682b      	ldr	r3, [r5, #0]
 8006a76:	b903      	cbnz	r3, 8006a7a <__sflush_r+0x7e>
 8006a78:	6560      	str	r0, [r4, #84]	; 0x54
 8006a7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a7c:	602f      	str	r7, [r5, #0]
 8006a7e:	2900      	cmp	r1, #0
 8006a80:	d0c9      	beq.n	8006a16 <__sflush_r+0x1a>
 8006a82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a86:	4299      	cmp	r1, r3
 8006a88:	d002      	beq.n	8006a90 <__sflush_r+0x94>
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	f000 fd02 	bl	8007494 <_free_r>
 8006a90:	2000      	movs	r0, #0
 8006a92:	6360      	str	r0, [r4, #52]	; 0x34
 8006a94:	e7c0      	b.n	8006a18 <__sflush_r+0x1c>
 8006a96:	2301      	movs	r3, #1
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b0      	blx	r6
 8006a9c:	1c41      	adds	r1, r0, #1
 8006a9e:	d1c8      	bne.n	8006a32 <__sflush_r+0x36>
 8006aa0:	682b      	ldr	r3, [r5, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d0c5      	beq.n	8006a32 <__sflush_r+0x36>
 8006aa6:	2b1d      	cmp	r3, #29
 8006aa8:	d001      	beq.n	8006aae <__sflush_r+0xb2>
 8006aaa:	2b16      	cmp	r3, #22
 8006aac:	d101      	bne.n	8006ab2 <__sflush_r+0xb6>
 8006aae:	602f      	str	r7, [r5, #0]
 8006ab0:	e7b1      	b.n	8006a16 <__sflush_r+0x1a>
 8006ab2:	89a3      	ldrh	r3, [r4, #12]
 8006ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ab8:	81a3      	strh	r3, [r4, #12]
 8006aba:	e7ad      	b.n	8006a18 <__sflush_r+0x1c>
 8006abc:	690f      	ldr	r7, [r1, #16]
 8006abe:	2f00      	cmp	r7, #0
 8006ac0:	d0a9      	beq.n	8006a16 <__sflush_r+0x1a>
 8006ac2:	0793      	lsls	r3, r2, #30
 8006ac4:	680e      	ldr	r6, [r1, #0]
 8006ac6:	bf08      	it	eq
 8006ac8:	694b      	ldreq	r3, [r1, #20]
 8006aca:	600f      	str	r7, [r1, #0]
 8006acc:	bf18      	it	ne
 8006ace:	2300      	movne	r3, #0
 8006ad0:	eba6 0807 	sub.w	r8, r6, r7
 8006ad4:	608b      	str	r3, [r1, #8]
 8006ad6:	f1b8 0f00 	cmp.w	r8, #0
 8006ada:	dd9c      	ble.n	8006a16 <__sflush_r+0x1a>
 8006adc:	6a21      	ldr	r1, [r4, #32]
 8006ade:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006ae0:	4643      	mov	r3, r8
 8006ae2:	463a      	mov	r2, r7
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	47b0      	blx	r6
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	dc06      	bgt.n	8006afa <__sflush_r+0xfe>
 8006aec:	89a3      	ldrh	r3, [r4, #12]
 8006aee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006af2:	81a3      	strh	r3, [r4, #12]
 8006af4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006af8:	e78e      	b.n	8006a18 <__sflush_r+0x1c>
 8006afa:	4407      	add	r7, r0
 8006afc:	eba8 0800 	sub.w	r8, r8, r0
 8006b00:	e7e9      	b.n	8006ad6 <__sflush_r+0xda>
 8006b02:	bf00      	nop
 8006b04:	dfbffffe 	.word	0xdfbffffe

08006b08 <_fflush_r>:
 8006b08:	b538      	push	{r3, r4, r5, lr}
 8006b0a:	690b      	ldr	r3, [r1, #16]
 8006b0c:	4605      	mov	r5, r0
 8006b0e:	460c      	mov	r4, r1
 8006b10:	b913      	cbnz	r3, 8006b18 <_fflush_r+0x10>
 8006b12:	2500      	movs	r5, #0
 8006b14:	4628      	mov	r0, r5
 8006b16:	bd38      	pop	{r3, r4, r5, pc}
 8006b18:	b118      	cbz	r0, 8006b22 <_fflush_r+0x1a>
 8006b1a:	6a03      	ldr	r3, [r0, #32]
 8006b1c:	b90b      	cbnz	r3, 8006b22 <_fflush_r+0x1a>
 8006b1e:	f7fe fe75 	bl	800580c <__sinit>
 8006b22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d0f3      	beq.n	8006b12 <_fflush_r+0xa>
 8006b2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b2c:	07d0      	lsls	r0, r2, #31
 8006b2e:	d404      	bmi.n	8006b3a <_fflush_r+0x32>
 8006b30:	0599      	lsls	r1, r3, #22
 8006b32:	d402      	bmi.n	8006b3a <_fflush_r+0x32>
 8006b34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b36:	f7fe fed6 	bl	80058e6 <__retarget_lock_acquire_recursive>
 8006b3a:	4628      	mov	r0, r5
 8006b3c:	4621      	mov	r1, r4
 8006b3e:	f7ff ff5d 	bl	80069fc <__sflush_r>
 8006b42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b44:	07da      	lsls	r2, r3, #31
 8006b46:	4605      	mov	r5, r0
 8006b48:	d4e4      	bmi.n	8006b14 <_fflush_r+0xc>
 8006b4a:	89a3      	ldrh	r3, [r4, #12]
 8006b4c:	059b      	lsls	r3, r3, #22
 8006b4e:	d4e1      	bmi.n	8006b14 <_fflush_r+0xc>
 8006b50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b52:	f7fe fec9 	bl	80058e8 <__retarget_lock_release_recursive>
 8006b56:	e7dd      	b.n	8006b14 <_fflush_r+0xc>

08006b58 <__malloc_lock>:
 8006b58:	4801      	ldr	r0, [pc, #4]	; (8006b60 <__malloc_lock+0x8>)
 8006b5a:	f7fe bec4 	b.w	80058e6 <__retarget_lock_acquire_recursive>
 8006b5e:	bf00      	nop
 8006b60:	20000588 	.word	0x20000588

08006b64 <__malloc_unlock>:
 8006b64:	4801      	ldr	r0, [pc, #4]	; (8006b6c <__malloc_unlock+0x8>)
 8006b66:	f7fe bebf 	b.w	80058e8 <__retarget_lock_release_recursive>
 8006b6a:	bf00      	nop
 8006b6c:	20000588 	.word	0x20000588

08006b70 <_Balloc>:
 8006b70:	b570      	push	{r4, r5, r6, lr}
 8006b72:	69c6      	ldr	r6, [r0, #28]
 8006b74:	4604      	mov	r4, r0
 8006b76:	460d      	mov	r5, r1
 8006b78:	b976      	cbnz	r6, 8006b98 <_Balloc+0x28>
 8006b7a:	2010      	movs	r0, #16
 8006b7c:	f7ff fe96 	bl	80068ac <malloc>
 8006b80:	4602      	mov	r2, r0
 8006b82:	61e0      	str	r0, [r4, #28]
 8006b84:	b920      	cbnz	r0, 8006b90 <_Balloc+0x20>
 8006b86:	4b18      	ldr	r3, [pc, #96]	; (8006be8 <_Balloc+0x78>)
 8006b88:	4818      	ldr	r0, [pc, #96]	; (8006bec <_Balloc+0x7c>)
 8006b8a:	216b      	movs	r1, #107	; 0x6b
 8006b8c:	f000 fc4e 	bl	800742c <__assert_func>
 8006b90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b94:	6006      	str	r6, [r0, #0]
 8006b96:	60c6      	str	r6, [r0, #12]
 8006b98:	69e6      	ldr	r6, [r4, #28]
 8006b9a:	68f3      	ldr	r3, [r6, #12]
 8006b9c:	b183      	cbz	r3, 8006bc0 <_Balloc+0x50>
 8006b9e:	69e3      	ldr	r3, [r4, #28]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ba6:	b9b8      	cbnz	r0, 8006bd8 <_Balloc+0x68>
 8006ba8:	2101      	movs	r1, #1
 8006baa:	fa01 f605 	lsl.w	r6, r1, r5
 8006bae:	1d72      	adds	r2, r6, #5
 8006bb0:	0092      	lsls	r2, r2, #2
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	f000 fc58 	bl	8007468 <_calloc_r>
 8006bb8:	b160      	cbz	r0, 8006bd4 <_Balloc+0x64>
 8006bba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006bbe:	e00e      	b.n	8006bde <_Balloc+0x6e>
 8006bc0:	2221      	movs	r2, #33	; 0x21
 8006bc2:	2104      	movs	r1, #4
 8006bc4:	4620      	mov	r0, r4
 8006bc6:	f000 fc4f 	bl	8007468 <_calloc_r>
 8006bca:	69e3      	ldr	r3, [r4, #28]
 8006bcc:	60f0      	str	r0, [r6, #12]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d1e4      	bne.n	8006b9e <_Balloc+0x2e>
 8006bd4:	2000      	movs	r0, #0
 8006bd6:	bd70      	pop	{r4, r5, r6, pc}
 8006bd8:	6802      	ldr	r2, [r0, #0]
 8006bda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006bde:	2300      	movs	r3, #0
 8006be0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006be4:	e7f7      	b.n	8006bd6 <_Balloc+0x66>
 8006be6:	bf00      	nop
 8006be8:	08008195 	.word	0x08008195
 8006bec:	08008226 	.word	0x08008226

08006bf0 <_Bfree>:
 8006bf0:	b570      	push	{r4, r5, r6, lr}
 8006bf2:	69c6      	ldr	r6, [r0, #28]
 8006bf4:	4605      	mov	r5, r0
 8006bf6:	460c      	mov	r4, r1
 8006bf8:	b976      	cbnz	r6, 8006c18 <_Bfree+0x28>
 8006bfa:	2010      	movs	r0, #16
 8006bfc:	f7ff fe56 	bl	80068ac <malloc>
 8006c00:	4602      	mov	r2, r0
 8006c02:	61e8      	str	r0, [r5, #28]
 8006c04:	b920      	cbnz	r0, 8006c10 <_Bfree+0x20>
 8006c06:	4b09      	ldr	r3, [pc, #36]	; (8006c2c <_Bfree+0x3c>)
 8006c08:	4809      	ldr	r0, [pc, #36]	; (8006c30 <_Bfree+0x40>)
 8006c0a:	218f      	movs	r1, #143	; 0x8f
 8006c0c:	f000 fc0e 	bl	800742c <__assert_func>
 8006c10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c14:	6006      	str	r6, [r0, #0]
 8006c16:	60c6      	str	r6, [r0, #12]
 8006c18:	b13c      	cbz	r4, 8006c2a <_Bfree+0x3a>
 8006c1a:	69eb      	ldr	r3, [r5, #28]
 8006c1c:	6862      	ldr	r2, [r4, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c24:	6021      	str	r1, [r4, #0]
 8006c26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c2a:	bd70      	pop	{r4, r5, r6, pc}
 8006c2c:	08008195 	.word	0x08008195
 8006c30:	08008226 	.word	0x08008226

08006c34 <__multadd>:
 8006c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c38:	690d      	ldr	r5, [r1, #16]
 8006c3a:	4607      	mov	r7, r0
 8006c3c:	460c      	mov	r4, r1
 8006c3e:	461e      	mov	r6, r3
 8006c40:	f101 0c14 	add.w	ip, r1, #20
 8006c44:	2000      	movs	r0, #0
 8006c46:	f8dc 3000 	ldr.w	r3, [ip]
 8006c4a:	b299      	uxth	r1, r3
 8006c4c:	fb02 6101 	mla	r1, r2, r1, r6
 8006c50:	0c1e      	lsrs	r6, r3, #16
 8006c52:	0c0b      	lsrs	r3, r1, #16
 8006c54:	fb02 3306 	mla	r3, r2, r6, r3
 8006c58:	b289      	uxth	r1, r1
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c60:	4285      	cmp	r5, r0
 8006c62:	f84c 1b04 	str.w	r1, [ip], #4
 8006c66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c6a:	dcec      	bgt.n	8006c46 <__multadd+0x12>
 8006c6c:	b30e      	cbz	r6, 8006cb2 <__multadd+0x7e>
 8006c6e:	68a3      	ldr	r3, [r4, #8]
 8006c70:	42ab      	cmp	r3, r5
 8006c72:	dc19      	bgt.n	8006ca8 <__multadd+0x74>
 8006c74:	6861      	ldr	r1, [r4, #4]
 8006c76:	4638      	mov	r0, r7
 8006c78:	3101      	adds	r1, #1
 8006c7a:	f7ff ff79 	bl	8006b70 <_Balloc>
 8006c7e:	4680      	mov	r8, r0
 8006c80:	b928      	cbnz	r0, 8006c8e <__multadd+0x5a>
 8006c82:	4602      	mov	r2, r0
 8006c84:	4b0c      	ldr	r3, [pc, #48]	; (8006cb8 <__multadd+0x84>)
 8006c86:	480d      	ldr	r0, [pc, #52]	; (8006cbc <__multadd+0x88>)
 8006c88:	21ba      	movs	r1, #186	; 0xba
 8006c8a:	f000 fbcf 	bl	800742c <__assert_func>
 8006c8e:	6922      	ldr	r2, [r4, #16]
 8006c90:	3202      	adds	r2, #2
 8006c92:	f104 010c 	add.w	r1, r4, #12
 8006c96:	0092      	lsls	r2, r2, #2
 8006c98:	300c      	adds	r0, #12
 8006c9a:	f7fe fe26 	bl	80058ea <memcpy>
 8006c9e:	4621      	mov	r1, r4
 8006ca0:	4638      	mov	r0, r7
 8006ca2:	f7ff ffa5 	bl	8006bf0 <_Bfree>
 8006ca6:	4644      	mov	r4, r8
 8006ca8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006cac:	3501      	adds	r5, #1
 8006cae:	615e      	str	r6, [r3, #20]
 8006cb0:	6125      	str	r5, [r4, #16]
 8006cb2:	4620      	mov	r0, r4
 8006cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cb8:	08008204 	.word	0x08008204
 8006cbc:	08008226 	.word	0x08008226

08006cc0 <__hi0bits>:
 8006cc0:	0c03      	lsrs	r3, r0, #16
 8006cc2:	041b      	lsls	r3, r3, #16
 8006cc4:	b9d3      	cbnz	r3, 8006cfc <__hi0bits+0x3c>
 8006cc6:	0400      	lsls	r0, r0, #16
 8006cc8:	2310      	movs	r3, #16
 8006cca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006cce:	bf04      	itt	eq
 8006cd0:	0200      	lsleq	r0, r0, #8
 8006cd2:	3308      	addeq	r3, #8
 8006cd4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006cd8:	bf04      	itt	eq
 8006cda:	0100      	lsleq	r0, r0, #4
 8006cdc:	3304      	addeq	r3, #4
 8006cde:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006ce2:	bf04      	itt	eq
 8006ce4:	0080      	lsleq	r0, r0, #2
 8006ce6:	3302      	addeq	r3, #2
 8006ce8:	2800      	cmp	r0, #0
 8006cea:	db05      	blt.n	8006cf8 <__hi0bits+0x38>
 8006cec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006cf0:	f103 0301 	add.w	r3, r3, #1
 8006cf4:	bf08      	it	eq
 8006cf6:	2320      	moveq	r3, #32
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	4770      	bx	lr
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	e7e4      	b.n	8006cca <__hi0bits+0xa>

08006d00 <__lo0bits>:
 8006d00:	6803      	ldr	r3, [r0, #0]
 8006d02:	f013 0207 	ands.w	r2, r3, #7
 8006d06:	d00c      	beq.n	8006d22 <__lo0bits+0x22>
 8006d08:	07d9      	lsls	r1, r3, #31
 8006d0a:	d422      	bmi.n	8006d52 <__lo0bits+0x52>
 8006d0c:	079a      	lsls	r2, r3, #30
 8006d0e:	bf49      	itett	mi
 8006d10:	085b      	lsrmi	r3, r3, #1
 8006d12:	089b      	lsrpl	r3, r3, #2
 8006d14:	6003      	strmi	r3, [r0, #0]
 8006d16:	2201      	movmi	r2, #1
 8006d18:	bf5c      	itt	pl
 8006d1a:	6003      	strpl	r3, [r0, #0]
 8006d1c:	2202      	movpl	r2, #2
 8006d1e:	4610      	mov	r0, r2
 8006d20:	4770      	bx	lr
 8006d22:	b299      	uxth	r1, r3
 8006d24:	b909      	cbnz	r1, 8006d2a <__lo0bits+0x2a>
 8006d26:	0c1b      	lsrs	r3, r3, #16
 8006d28:	2210      	movs	r2, #16
 8006d2a:	b2d9      	uxtb	r1, r3
 8006d2c:	b909      	cbnz	r1, 8006d32 <__lo0bits+0x32>
 8006d2e:	3208      	adds	r2, #8
 8006d30:	0a1b      	lsrs	r3, r3, #8
 8006d32:	0719      	lsls	r1, r3, #28
 8006d34:	bf04      	itt	eq
 8006d36:	091b      	lsreq	r3, r3, #4
 8006d38:	3204      	addeq	r2, #4
 8006d3a:	0799      	lsls	r1, r3, #30
 8006d3c:	bf04      	itt	eq
 8006d3e:	089b      	lsreq	r3, r3, #2
 8006d40:	3202      	addeq	r2, #2
 8006d42:	07d9      	lsls	r1, r3, #31
 8006d44:	d403      	bmi.n	8006d4e <__lo0bits+0x4e>
 8006d46:	085b      	lsrs	r3, r3, #1
 8006d48:	f102 0201 	add.w	r2, r2, #1
 8006d4c:	d003      	beq.n	8006d56 <__lo0bits+0x56>
 8006d4e:	6003      	str	r3, [r0, #0]
 8006d50:	e7e5      	b.n	8006d1e <__lo0bits+0x1e>
 8006d52:	2200      	movs	r2, #0
 8006d54:	e7e3      	b.n	8006d1e <__lo0bits+0x1e>
 8006d56:	2220      	movs	r2, #32
 8006d58:	e7e1      	b.n	8006d1e <__lo0bits+0x1e>
	...

08006d5c <__i2b>:
 8006d5c:	b510      	push	{r4, lr}
 8006d5e:	460c      	mov	r4, r1
 8006d60:	2101      	movs	r1, #1
 8006d62:	f7ff ff05 	bl	8006b70 <_Balloc>
 8006d66:	4602      	mov	r2, r0
 8006d68:	b928      	cbnz	r0, 8006d76 <__i2b+0x1a>
 8006d6a:	4b05      	ldr	r3, [pc, #20]	; (8006d80 <__i2b+0x24>)
 8006d6c:	4805      	ldr	r0, [pc, #20]	; (8006d84 <__i2b+0x28>)
 8006d6e:	f240 1145 	movw	r1, #325	; 0x145
 8006d72:	f000 fb5b 	bl	800742c <__assert_func>
 8006d76:	2301      	movs	r3, #1
 8006d78:	6144      	str	r4, [r0, #20]
 8006d7a:	6103      	str	r3, [r0, #16]
 8006d7c:	bd10      	pop	{r4, pc}
 8006d7e:	bf00      	nop
 8006d80:	08008204 	.word	0x08008204
 8006d84:	08008226 	.word	0x08008226

08006d88 <__multiply>:
 8006d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	4691      	mov	r9, r2
 8006d8e:	690a      	ldr	r2, [r1, #16]
 8006d90:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d94:	429a      	cmp	r2, r3
 8006d96:	bfb8      	it	lt
 8006d98:	460b      	movlt	r3, r1
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	bfbc      	itt	lt
 8006d9e:	464c      	movlt	r4, r9
 8006da0:	4699      	movlt	r9, r3
 8006da2:	6927      	ldr	r7, [r4, #16]
 8006da4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006da8:	68a3      	ldr	r3, [r4, #8]
 8006daa:	6861      	ldr	r1, [r4, #4]
 8006dac:	eb07 060a 	add.w	r6, r7, sl
 8006db0:	42b3      	cmp	r3, r6
 8006db2:	b085      	sub	sp, #20
 8006db4:	bfb8      	it	lt
 8006db6:	3101      	addlt	r1, #1
 8006db8:	f7ff feda 	bl	8006b70 <_Balloc>
 8006dbc:	b930      	cbnz	r0, 8006dcc <__multiply+0x44>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	4b44      	ldr	r3, [pc, #272]	; (8006ed4 <__multiply+0x14c>)
 8006dc2:	4845      	ldr	r0, [pc, #276]	; (8006ed8 <__multiply+0x150>)
 8006dc4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006dc8:	f000 fb30 	bl	800742c <__assert_func>
 8006dcc:	f100 0514 	add.w	r5, r0, #20
 8006dd0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006dd4:	462b      	mov	r3, r5
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	4543      	cmp	r3, r8
 8006dda:	d321      	bcc.n	8006e20 <__multiply+0x98>
 8006ddc:	f104 0314 	add.w	r3, r4, #20
 8006de0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006de4:	f109 0314 	add.w	r3, r9, #20
 8006de8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006dec:	9202      	str	r2, [sp, #8]
 8006dee:	1b3a      	subs	r2, r7, r4
 8006df0:	3a15      	subs	r2, #21
 8006df2:	f022 0203 	bic.w	r2, r2, #3
 8006df6:	3204      	adds	r2, #4
 8006df8:	f104 0115 	add.w	r1, r4, #21
 8006dfc:	428f      	cmp	r7, r1
 8006dfe:	bf38      	it	cc
 8006e00:	2204      	movcc	r2, #4
 8006e02:	9201      	str	r2, [sp, #4]
 8006e04:	9a02      	ldr	r2, [sp, #8]
 8006e06:	9303      	str	r3, [sp, #12]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d80c      	bhi.n	8006e26 <__multiply+0x9e>
 8006e0c:	2e00      	cmp	r6, #0
 8006e0e:	dd03      	ble.n	8006e18 <__multiply+0x90>
 8006e10:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d05b      	beq.n	8006ed0 <__multiply+0x148>
 8006e18:	6106      	str	r6, [r0, #16]
 8006e1a:	b005      	add	sp, #20
 8006e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e20:	f843 2b04 	str.w	r2, [r3], #4
 8006e24:	e7d8      	b.n	8006dd8 <__multiply+0x50>
 8006e26:	f8b3 a000 	ldrh.w	sl, [r3]
 8006e2a:	f1ba 0f00 	cmp.w	sl, #0
 8006e2e:	d024      	beq.n	8006e7a <__multiply+0xf2>
 8006e30:	f104 0e14 	add.w	lr, r4, #20
 8006e34:	46a9      	mov	r9, r5
 8006e36:	f04f 0c00 	mov.w	ip, #0
 8006e3a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006e3e:	f8d9 1000 	ldr.w	r1, [r9]
 8006e42:	fa1f fb82 	uxth.w	fp, r2
 8006e46:	b289      	uxth	r1, r1
 8006e48:	fb0a 110b 	mla	r1, sl, fp, r1
 8006e4c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006e50:	f8d9 2000 	ldr.w	r2, [r9]
 8006e54:	4461      	add	r1, ip
 8006e56:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e5a:	fb0a c20b 	mla	r2, sl, fp, ip
 8006e5e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006e62:	b289      	uxth	r1, r1
 8006e64:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006e68:	4577      	cmp	r7, lr
 8006e6a:	f849 1b04 	str.w	r1, [r9], #4
 8006e6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006e72:	d8e2      	bhi.n	8006e3a <__multiply+0xb2>
 8006e74:	9a01      	ldr	r2, [sp, #4]
 8006e76:	f845 c002 	str.w	ip, [r5, r2]
 8006e7a:	9a03      	ldr	r2, [sp, #12]
 8006e7c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006e80:	3304      	adds	r3, #4
 8006e82:	f1b9 0f00 	cmp.w	r9, #0
 8006e86:	d021      	beq.n	8006ecc <__multiply+0x144>
 8006e88:	6829      	ldr	r1, [r5, #0]
 8006e8a:	f104 0c14 	add.w	ip, r4, #20
 8006e8e:	46ae      	mov	lr, r5
 8006e90:	f04f 0a00 	mov.w	sl, #0
 8006e94:	f8bc b000 	ldrh.w	fp, [ip]
 8006e98:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006e9c:	fb09 220b 	mla	r2, r9, fp, r2
 8006ea0:	4452      	add	r2, sl
 8006ea2:	b289      	uxth	r1, r1
 8006ea4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006ea8:	f84e 1b04 	str.w	r1, [lr], #4
 8006eac:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006eb0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006eb4:	f8be 1000 	ldrh.w	r1, [lr]
 8006eb8:	fb09 110a 	mla	r1, r9, sl, r1
 8006ebc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006ec0:	4567      	cmp	r7, ip
 8006ec2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ec6:	d8e5      	bhi.n	8006e94 <__multiply+0x10c>
 8006ec8:	9a01      	ldr	r2, [sp, #4]
 8006eca:	50a9      	str	r1, [r5, r2]
 8006ecc:	3504      	adds	r5, #4
 8006ece:	e799      	b.n	8006e04 <__multiply+0x7c>
 8006ed0:	3e01      	subs	r6, #1
 8006ed2:	e79b      	b.n	8006e0c <__multiply+0x84>
 8006ed4:	08008204 	.word	0x08008204
 8006ed8:	08008226 	.word	0x08008226

08006edc <__pow5mult>:
 8006edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ee0:	4615      	mov	r5, r2
 8006ee2:	f012 0203 	ands.w	r2, r2, #3
 8006ee6:	4606      	mov	r6, r0
 8006ee8:	460f      	mov	r7, r1
 8006eea:	d007      	beq.n	8006efc <__pow5mult+0x20>
 8006eec:	4c25      	ldr	r4, [pc, #148]	; (8006f84 <__pow5mult+0xa8>)
 8006eee:	3a01      	subs	r2, #1
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006ef6:	f7ff fe9d 	bl	8006c34 <__multadd>
 8006efa:	4607      	mov	r7, r0
 8006efc:	10ad      	asrs	r5, r5, #2
 8006efe:	d03d      	beq.n	8006f7c <__pow5mult+0xa0>
 8006f00:	69f4      	ldr	r4, [r6, #28]
 8006f02:	b97c      	cbnz	r4, 8006f24 <__pow5mult+0x48>
 8006f04:	2010      	movs	r0, #16
 8006f06:	f7ff fcd1 	bl	80068ac <malloc>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	61f0      	str	r0, [r6, #28]
 8006f0e:	b928      	cbnz	r0, 8006f1c <__pow5mult+0x40>
 8006f10:	4b1d      	ldr	r3, [pc, #116]	; (8006f88 <__pow5mult+0xac>)
 8006f12:	481e      	ldr	r0, [pc, #120]	; (8006f8c <__pow5mult+0xb0>)
 8006f14:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006f18:	f000 fa88 	bl	800742c <__assert_func>
 8006f1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f20:	6004      	str	r4, [r0, #0]
 8006f22:	60c4      	str	r4, [r0, #12]
 8006f24:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006f28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f2c:	b94c      	cbnz	r4, 8006f42 <__pow5mult+0x66>
 8006f2e:	f240 2171 	movw	r1, #625	; 0x271
 8006f32:	4630      	mov	r0, r6
 8006f34:	f7ff ff12 	bl	8006d5c <__i2b>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f3e:	4604      	mov	r4, r0
 8006f40:	6003      	str	r3, [r0, #0]
 8006f42:	f04f 0900 	mov.w	r9, #0
 8006f46:	07eb      	lsls	r3, r5, #31
 8006f48:	d50a      	bpl.n	8006f60 <__pow5mult+0x84>
 8006f4a:	4639      	mov	r1, r7
 8006f4c:	4622      	mov	r2, r4
 8006f4e:	4630      	mov	r0, r6
 8006f50:	f7ff ff1a 	bl	8006d88 <__multiply>
 8006f54:	4639      	mov	r1, r7
 8006f56:	4680      	mov	r8, r0
 8006f58:	4630      	mov	r0, r6
 8006f5a:	f7ff fe49 	bl	8006bf0 <_Bfree>
 8006f5e:	4647      	mov	r7, r8
 8006f60:	106d      	asrs	r5, r5, #1
 8006f62:	d00b      	beq.n	8006f7c <__pow5mult+0xa0>
 8006f64:	6820      	ldr	r0, [r4, #0]
 8006f66:	b938      	cbnz	r0, 8006f78 <__pow5mult+0x9c>
 8006f68:	4622      	mov	r2, r4
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f7ff ff0b 	bl	8006d88 <__multiply>
 8006f72:	6020      	str	r0, [r4, #0]
 8006f74:	f8c0 9000 	str.w	r9, [r0]
 8006f78:	4604      	mov	r4, r0
 8006f7a:	e7e4      	b.n	8006f46 <__pow5mult+0x6a>
 8006f7c:	4638      	mov	r0, r7
 8006f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f82:	bf00      	nop
 8006f84:	08008370 	.word	0x08008370
 8006f88:	08008195 	.word	0x08008195
 8006f8c:	08008226 	.word	0x08008226

08006f90 <__lshift>:
 8006f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f94:	460c      	mov	r4, r1
 8006f96:	6849      	ldr	r1, [r1, #4]
 8006f98:	6923      	ldr	r3, [r4, #16]
 8006f9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006f9e:	68a3      	ldr	r3, [r4, #8]
 8006fa0:	4607      	mov	r7, r0
 8006fa2:	4691      	mov	r9, r2
 8006fa4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006fa8:	f108 0601 	add.w	r6, r8, #1
 8006fac:	42b3      	cmp	r3, r6
 8006fae:	db0b      	blt.n	8006fc8 <__lshift+0x38>
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	f7ff fddd 	bl	8006b70 <_Balloc>
 8006fb6:	4605      	mov	r5, r0
 8006fb8:	b948      	cbnz	r0, 8006fce <__lshift+0x3e>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	4b28      	ldr	r3, [pc, #160]	; (8007060 <__lshift+0xd0>)
 8006fbe:	4829      	ldr	r0, [pc, #164]	; (8007064 <__lshift+0xd4>)
 8006fc0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006fc4:	f000 fa32 	bl	800742c <__assert_func>
 8006fc8:	3101      	adds	r1, #1
 8006fca:	005b      	lsls	r3, r3, #1
 8006fcc:	e7ee      	b.n	8006fac <__lshift+0x1c>
 8006fce:	2300      	movs	r3, #0
 8006fd0:	f100 0114 	add.w	r1, r0, #20
 8006fd4:	f100 0210 	add.w	r2, r0, #16
 8006fd8:	4618      	mov	r0, r3
 8006fda:	4553      	cmp	r3, sl
 8006fdc:	db33      	blt.n	8007046 <__lshift+0xb6>
 8006fde:	6920      	ldr	r0, [r4, #16]
 8006fe0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006fe4:	f104 0314 	add.w	r3, r4, #20
 8006fe8:	f019 091f 	ands.w	r9, r9, #31
 8006fec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ff0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ff4:	d02b      	beq.n	800704e <__lshift+0xbe>
 8006ff6:	f1c9 0e20 	rsb	lr, r9, #32
 8006ffa:	468a      	mov	sl, r1
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	6818      	ldr	r0, [r3, #0]
 8007000:	fa00 f009 	lsl.w	r0, r0, r9
 8007004:	4310      	orrs	r0, r2
 8007006:	f84a 0b04 	str.w	r0, [sl], #4
 800700a:	f853 2b04 	ldr.w	r2, [r3], #4
 800700e:	459c      	cmp	ip, r3
 8007010:	fa22 f20e 	lsr.w	r2, r2, lr
 8007014:	d8f3      	bhi.n	8006ffe <__lshift+0x6e>
 8007016:	ebac 0304 	sub.w	r3, ip, r4
 800701a:	3b15      	subs	r3, #21
 800701c:	f023 0303 	bic.w	r3, r3, #3
 8007020:	3304      	adds	r3, #4
 8007022:	f104 0015 	add.w	r0, r4, #21
 8007026:	4584      	cmp	ip, r0
 8007028:	bf38      	it	cc
 800702a:	2304      	movcc	r3, #4
 800702c:	50ca      	str	r2, [r1, r3]
 800702e:	b10a      	cbz	r2, 8007034 <__lshift+0xa4>
 8007030:	f108 0602 	add.w	r6, r8, #2
 8007034:	3e01      	subs	r6, #1
 8007036:	4638      	mov	r0, r7
 8007038:	612e      	str	r6, [r5, #16]
 800703a:	4621      	mov	r1, r4
 800703c:	f7ff fdd8 	bl	8006bf0 <_Bfree>
 8007040:	4628      	mov	r0, r5
 8007042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007046:	f842 0f04 	str.w	r0, [r2, #4]!
 800704a:	3301      	adds	r3, #1
 800704c:	e7c5      	b.n	8006fda <__lshift+0x4a>
 800704e:	3904      	subs	r1, #4
 8007050:	f853 2b04 	ldr.w	r2, [r3], #4
 8007054:	f841 2f04 	str.w	r2, [r1, #4]!
 8007058:	459c      	cmp	ip, r3
 800705a:	d8f9      	bhi.n	8007050 <__lshift+0xc0>
 800705c:	e7ea      	b.n	8007034 <__lshift+0xa4>
 800705e:	bf00      	nop
 8007060:	08008204 	.word	0x08008204
 8007064:	08008226 	.word	0x08008226

08007068 <__mcmp>:
 8007068:	b530      	push	{r4, r5, lr}
 800706a:	6902      	ldr	r2, [r0, #16]
 800706c:	690c      	ldr	r4, [r1, #16]
 800706e:	1b12      	subs	r2, r2, r4
 8007070:	d10e      	bne.n	8007090 <__mcmp+0x28>
 8007072:	f100 0314 	add.w	r3, r0, #20
 8007076:	3114      	adds	r1, #20
 8007078:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800707c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007080:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007084:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007088:	42a5      	cmp	r5, r4
 800708a:	d003      	beq.n	8007094 <__mcmp+0x2c>
 800708c:	d305      	bcc.n	800709a <__mcmp+0x32>
 800708e:	2201      	movs	r2, #1
 8007090:	4610      	mov	r0, r2
 8007092:	bd30      	pop	{r4, r5, pc}
 8007094:	4283      	cmp	r3, r0
 8007096:	d3f3      	bcc.n	8007080 <__mcmp+0x18>
 8007098:	e7fa      	b.n	8007090 <__mcmp+0x28>
 800709a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800709e:	e7f7      	b.n	8007090 <__mcmp+0x28>

080070a0 <__mdiff>:
 80070a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070a4:	460c      	mov	r4, r1
 80070a6:	4606      	mov	r6, r0
 80070a8:	4611      	mov	r1, r2
 80070aa:	4620      	mov	r0, r4
 80070ac:	4690      	mov	r8, r2
 80070ae:	f7ff ffdb 	bl	8007068 <__mcmp>
 80070b2:	1e05      	subs	r5, r0, #0
 80070b4:	d110      	bne.n	80070d8 <__mdiff+0x38>
 80070b6:	4629      	mov	r1, r5
 80070b8:	4630      	mov	r0, r6
 80070ba:	f7ff fd59 	bl	8006b70 <_Balloc>
 80070be:	b930      	cbnz	r0, 80070ce <__mdiff+0x2e>
 80070c0:	4b3a      	ldr	r3, [pc, #232]	; (80071ac <__mdiff+0x10c>)
 80070c2:	4602      	mov	r2, r0
 80070c4:	f240 2137 	movw	r1, #567	; 0x237
 80070c8:	4839      	ldr	r0, [pc, #228]	; (80071b0 <__mdiff+0x110>)
 80070ca:	f000 f9af 	bl	800742c <__assert_func>
 80070ce:	2301      	movs	r3, #1
 80070d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80070d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070d8:	bfa4      	itt	ge
 80070da:	4643      	movge	r3, r8
 80070dc:	46a0      	movge	r8, r4
 80070de:	4630      	mov	r0, r6
 80070e0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80070e4:	bfa6      	itte	ge
 80070e6:	461c      	movge	r4, r3
 80070e8:	2500      	movge	r5, #0
 80070ea:	2501      	movlt	r5, #1
 80070ec:	f7ff fd40 	bl	8006b70 <_Balloc>
 80070f0:	b920      	cbnz	r0, 80070fc <__mdiff+0x5c>
 80070f2:	4b2e      	ldr	r3, [pc, #184]	; (80071ac <__mdiff+0x10c>)
 80070f4:	4602      	mov	r2, r0
 80070f6:	f240 2145 	movw	r1, #581	; 0x245
 80070fa:	e7e5      	b.n	80070c8 <__mdiff+0x28>
 80070fc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007100:	6926      	ldr	r6, [r4, #16]
 8007102:	60c5      	str	r5, [r0, #12]
 8007104:	f104 0914 	add.w	r9, r4, #20
 8007108:	f108 0514 	add.w	r5, r8, #20
 800710c:	f100 0e14 	add.w	lr, r0, #20
 8007110:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007114:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007118:	f108 0210 	add.w	r2, r8, #16
 800711c:	46f2      	mov	sl, lr
 800711e:	2100      	movs	r1, #0
 8007120:	f859 3b04 	ldr.w	r3, [r9], #4
 8007124:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007128:	fa11 f88b 	uxtah	r8, r1, fp
 800712c:	b299      	uxth	r1, r3
 800712e:	0c1b      	lsrs	r3, r3, #16
 8007130:	eba8 0801 	sub.w	r8, r8, r1
 8007134:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007138:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800713c:	fa1f f888 	uxth.w	r8, r8
 8007140:	1419      	asrs	r1, r3, #16
 8007142:	454e      	cmp	r6, r9
 8007144:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007148:	f84a 3b04 	str.w	r3, [sl], #4
 800714c:	d8e8      	bhi.n	8007120 <__mdiff+0x80>
 800714e:	1b33      	subs	r3, r6, r4
 8007150:	3b15      	subs	r3, #21
 8007152:	f023 0303 	bic.w	r3, r3, #3
 8007156:	3304      	adds	r3, #4
 8007158:	3415      	adds	r4, #21
 800715a:	42a6      	cmp	r6, r4
 800715c:	bf38      	it	cc
 800715e:	2304      	movcc	r3, #4
 8007160:	441d      	add	r5, r3
 8007162:	4473      	add	r3, lr
 8007164:	469e      	mov	lr, r3
 8007166:	462e      	mov	r6, r5
 8007168:	4566      	cmp	r6, ip
 800716a:	d30e      	bcc.n	800718a <__mdiff+0xea>
 800716c:	f10c 0203 	add.w	r2, ip, #3
 8007170:	1b52      	subs	r2, r2, r5
 8007172:	f022 0203 	bic.w	r2, r2, #3
 8007176:	3d03      	subs	r5, #3
 8007178:	45ac      	cmp	ip, r5
 800717a:	bf38      	it	cc
 800717c:	2200      	movcc	r2, #0
 800717e:	4413      	add	r3, r2
 8007180:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007184:	b17a      	cbz	r2, 80071a6 <__mdiff+0x106>
 8007186:	6107      	str	r7, [r0, #16]
 8007188:	e7a4      	b.n	80070d4 <__mdiff+0x34>
 800718a:	f856 8b04 	ldr.w	r8, [r6], #4
 800718e:	fa11 f288 	uxtah	r2, r1, r8
 8007192:	1414      	asrs	r4, r2, #16
 8007194:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007198:	b292      	uxth	r2, r2
 800719a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800719e:	f84e 2b04 	str.w	r2, [lr], #4
 80071a2:	1421      	asrs	r1, r4, #16
 80071a4:	e7e0      	b.n	8007168 <__mdiff+0xc8>
 80071a6:	3f01      	subs	r7, #1
 80071a8:	e7ea      	b.n	8007180 <__mdiff+0xe0>
 80071aa:	bf00      	nop
 80071ac:	08008204 	.word	0x08008204
 80071b0:	08008226 	.word	0x08008226

080071b4 <__d2b>:
 80071b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80071b8:	460f      	mov	r7, r1
 80071ba:	2101      	movs	r1, #1
 80071bc:	ec59 8b10 	vmov	r8, r9, d0
 80071c0:	4616      	mov	r6, r2
 80071c2:	f7ff fcd5 	bl	8006b70 <_Balloc>
 80071c6:	4604      	mov	r4, r0
 80071c8:	b930      	cbnz	r0, 80071d8 <__d2b+0x24>
 80071ca:	4602      	mov	r2, r0
 80071cc:	4b24      	ldr	r3, [pc, #144]	; (8007260 <__d2b+0xac>)
 80071ce:	4825      	ldr	r0, [pc, #148]	; (8007264 <__d2b+0xb0>)
 80071d0:	f240 310f 	movw	r1, #783	; 0x30f
 80071d4:	f000 f92a 	bl	800742c <__assert_func>
 80071d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80071dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071e0:	bb2d      	cbnz	r5, 800722e <__d2b+0x7a>
 80071e2:	9301      	str	r3, [sp, #4]
 80071e4:	f1b8 0300 	subs.w	r3, r8, #0
 80071e8:	d026      	beq.n	8007238 <__d2b+0x84>
 80071ea:	4668      	mov	r0, sp
 80071ec:	9300      	str	r3, [sp, #0]
 80071ee:	f7ff fd87 	bl	8006d00 <__lo0bits>
 80071f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071f6:	b1e8      	cbz	r0, 8007234 <__d2b+0x80>
 80071f8:	f1c0 0320 	rsb	r3, r0, #32
 80071fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007200:	430b      	orrs	r3, r1
 8007202:	40c2      	lsrs	r2, r0
 8007204:	6163      	str	r3, [r4, #20]
 8007206:	9201      	str	r2, [sp, #4]
 8007208:	9b01      	ldr	r3, [sp, #4]
 800720a:	61a3      	str	r3, [r4, #24]
 800720c:	2b00      	cmp	r3, #0
 800720e:	bf14      	ite	ne
 8007210:	2202      	movne	r2, #2
 8007212:	2201      	moveq	r2, #1
 8007214:	6122      	str	r2, [r4, #16]
 8007216:	b1bd      	cbz	r5, 8007248 <__d2b+0x94>
 8007218:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800721c:	4405      	add	r5, r0
 800721e:	603d      	str	r5, [r7, #0]
 8007220:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007224:	6030      	str	r0, [r6, #0]
 8007226:	4620      	mov	r0, r4
 8007228:	b003      	add	sp, #12
 800722a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800722e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007232:	e7d6      	b.n	80071e2 <__d2b+0x2e>
 8007234:	6161      	str	r1, [r4, #20]
 8007236:	e7e7      	b.n	8007208 <__d2b+0x54>
 8007238:	a801      	add	r0, sp, #4
 800723a:	f7ff fd61 	bl	8006d00 <__lo0bits>
 800723e:	9b01      	ldr	r3, [sp, #4]
 8007240:	6163      	str	r3, [r4, #20]
 8007242:	3020      	adds	r0, #32
 8007244:	2201      	movs	r2, #1
 8007246:	e7e5      	b.n	8007214 <__d2b+0x60>
 8007248:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800724c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007250:	6038      	str	r0, [r7, #0]
 8007252:	6918      	ldr	r0, [r3, #16]
 8007254:	f7ff fd34 	bl	8006cc0 <__hi0bits>
 8007258:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800725c:	e7e2      	b.n	8007224 <__d2b+0x70>
 800725e:	bf00      	nop
 8007260:	08008204 	.word	0x08008204
 8007264:	08008226 	.word	0x08008226

08007268 <__sread>:
 8007268:	b510      	push	{r4, lr}
 800726a:	460c      	mov	r4, r1
 800726c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007270:	f000 f8a8 	bl	80073c4 <_read_r>
 8007274:	2800      	cmp	r0, #0
 8007276:	bfab      	itete	ge
 8007278:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800727a:	89a3      	ldrhlt	r3, [r4, #12]
 800727c:	181b      	addge	r3, r3, r0
 800727e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007282:	bfac      	ite	ge
 8007284:	6563      	strge	r3, [r4, #84]	; 0x54
 8007286:	81a3      	strhlt	r3, [r4, #12]
 8007288:	bd10      	pop	{r4, pc}

0800728a <__swrite>:
 800728a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800728e:	461f      	mov	r7, r3
 8007290:	898b      	ldrh	r3, [r1, #12]
 8007292:	05db      	lsls	r3, r3, #23
 8007294:	4605      	mov	r5, r0
 8007296:	460c      	mov	r4, r1
 8007298:	4616      	mov	r6, r2
 800729a:	d505      	bpl.n	80072a8 <__swrite+0x1e>
 800729c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072a0:	2302      	movs	r3, #2
 80072a2:	2200      	movs	r2, #0
 80072a4:	f000 f87c 	bl	80073a0 <_lseek_r>
 80072a8:	89a3      	ldrh	r3, [r4, #12]
 80072aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072b2:	81a3      	strh	r3, [r4, #12]
 80072b4:	4632      	mov	r2, r6
 80072b6:	463b      	mov	r3, r7
 80072b8:	4628      	mov	r0, r5
 80072ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072be:	f000 b8a3 	b.w	8007408 <_write_r>

080072c2 <__sseek>:
 80072c2:	b510      	push	{r4, lr}
 80072c4:	460c      	mov	r4, r1
 80072c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ca:	f000 f869 	bl	80073a0 <_lseek_r>
 80072ce:	1c43      	adds	r3, r0, #1
 80072d0:	89a3      	ldrh	r3, [r4, #12]
 80072d2:	bf15      	itete	ne
 80072d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80072d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80072da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80072de:	81a3      	strheq	r3, [r4, #12]
 80072e0:	bf18      	it	ne
 80072e2:	81a3      	strhne	r3, [r4, #12]
 80072e4:	bd10      	pop	{r4, pc}

080072e6 <__sclose>:
 80072e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ea:	f000 b849 	b.w	8007380 <_close_r>

080072ee <_realloc_r>:
 80072ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072f2:	4680      	mov	r8, r0
 80072f4:	4614      	mov	r4, r2
 80072f6:	460e      	mov	r6, r1
 80072f8:	b921      	cbnz	r1, 8007304 <_realloc_r+0x16>
 80072fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072fe:	4611      	mov	r1, r2
 8007300:	f7ff bafc 	b.w	80068fc <_malloc_r>
 8007304:	b92a      	cbnz	r2, 8007312 <_realloc_r+0x24>
 8007306:	f000 f8c5 	bl	8007494 <_free_r>
 800730a:	4625      	mov	r5, r4
 800730c:	4628      	mov	r0, r5
 800730e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007312:	f000 f91d 	bl	8007550 <_malloc_usable_size_r>
 8007316:	4284      	cmp	r4, r0
 8007318:	4607      	mov	r7, r0
 800731a:	d802      	bhi.n	8007322 <_realloc_r+0x34>
 800731c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007320:	d812      	bhi.n	8007348 <_realloc_r+0x5a>
 8007322:	4621      	mov	r1, r4
 8007324:	4640      	mov	r0, r8
 8007326:	f7ff fae9 	bl	80068fc <_malloc_r>
 800732a:	4605      	mov	r5, r0
 800732c:	2800      	cmp	r0, #0
 800732e:	d0ed      	beq.n	800730c <_realloc_r+0x1e>
 8007330:	42bc      	cmp	r4, r7
 8007332:	4622      	mov	r2, r4
 8007334:	4631      	mov	r1, r6
 8007336:	bf28      	it	cs
 8007338:	463a      	movcs	r2, r7
 800733a:	f7fe fad6 	bl	80058ea <memcpy>
 800733e:	4631      	mov	r1, r6
 8007340:	4640      	mov	r0, r8
 8007342:	f000 f8a7 	bl	8007494 <_free_r>
 8007346:	e7e1      	b.n	800730c <_realloc_r+0x1e>
 8007348:	4635      	mov	r5, r6
 800734a:	e7df      	b.n	800730c <_realloc_r+0x1e>

0800734c <memmove>:
 800734c:	4288      	cmp	r0, r1
 800734e:	b510      	push	{r4, lr}
 8007350:	eb01 0402 	add.w	r4, r1, r2
 8007354:	d902      	bls.n	800735c <memmove+0x10>
 8007356:	4284      	cmp	r4, r0
 8007358:	4623      	mov	r3, r4
 800735a:	d807      	bhi.n	800736c <memmove+0x20>
 800735c:	1e43      	subs	r3, r0, #1
 800735e:	42a1      	cmp	r1, r4
 8007360:	d008      	beq.n	8007374 <memmove+0x28>
 8007362:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007366:	f803 2f01 	strb.w	r2, [r3, #1]!
 800736a:	e7f8      	b.n	800735e <memmove+0x12>
 800736c:	4402      	add	r2, r0
 800736e:	4601      	mov	r1, r0
 8007370:	428a      	cmp	r2, r1
 8007372:	d100      	bne.n	8007376 <memmove+0x2a>
 8007374:	bd10      	pop	{r4, pc}
 8007376:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800737a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800737e:	e7f7      	b.n	8007370 <memmove+0x24>

08007380 <_close_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4d06      	ldr	r5, [pc, #24]	; (800739c <_close_r+0x1c>)
 8007384:	2300      	movs	r3, #0
 8007386:	4604      	mov	r4, r0
 8007388:	4608      	mov	r0, r1
 800738a:	602b      	str	r3, [r5, #0]
 800738c:	f7fa fb9b 	bl	8001ac6 <_close>
 8007390:	1c43      	adds	r3, r0, #1
 8007392:	d102      	bne.n	800739a <_close_r+0x1a>
 8007394:	682b      	ldr	r3, [r5, #0]
 8007396:	b103      	cbz	r3, 800739a <_close_r+0x1a>
 8007398:	6023      	str	r3, [r4, #0]
 800739a:	bd38      	pop	{r3, r4, r5, pc}
 800739c:	20000594 	.word	0x20000594

080073a0 <_lseek_r>:
 80073a0:	b538      	push	{r3, r4, r5, lr}
 80073a2:	4d07      	ldr	r5, [pc, #28]	; (80073c0 <_lseek_r+0x20>)
 80073a4:	4604      	mov	r4, r0
 80073a6:	4608      	mov	r0, r1
 80073a8:	4611      	mov	r1, r2
 80073aa:	2200      	movs	r2, #0
 80073ac:	602a      	str	r2, [r5, #0]
 80073ae:	461a      	mov	r2, r3
 80073b0:	f7fa fbb0 	bl	8001b14 <_lseek>
 80073b4:	1c43      	adds	r3, r0, #1
 80073b6:	d102      	bne.n	80073be <_lseek_r+0x1e>
 80073b8:	682b      	ldr	r3, [r5, #0]
 80073ba:	b103      	cbz	r3, 80073be <_lseek_r+0x1e>
 80073bc:	6023      	str	r3, [r4, #0]
 80073be:	bd38      	pop	{r3, r4, r5, pc}
 80073c0:	20000594 	.word	0x20000594

080073c4 <_read_r>:
 80073c4:	b538      	push	{r3, r4, r5, lr}
 80073c6:	4d07      	ldr	r5, [pc, #28]	; (80073e4 <_read_r+0x20>)
 80073c8:	4604      	mov	r4, r0
 80073ca:	4608      	mov	r0, r1
 80073cc:	4611      	mov	r1, r2
 80073ce:	2200      	movs	r2, #0
 80073d0:	602a      	str	r2, [r5, #0]
 80073d2:	461a      	mov	r2, r3
 80073d4:	f7fa fb3e 	bl	8001a54 <_read>
 80073d8:	1c43      	adds	r3, r0, #1
 80073da:	d102      	bne.n	80073e2 <_read_r+0x1e>
 80073dc:	682b      	ldr	r3, [r5, #0]
 80073de:	b103      	cbz	r3, 80073e2 <_read_r+0x1e>
 80073e0:	6023      	str	r3, [r4, #0]
 80073e2:	bd38      	pop	{r3, r4, r5, pc}
 80073e4:	20000594 	.word	0x20000594

080073e8 <_sbrk_r>:
 80073e8:	b538      	push	{r3, r4, r5, lr}
 80073ea:	4d06      	ldr	r5, [pc, #24]	; (8007404 <_sbrk_r+0x1c>)
 80073ec:	2300      	movs	r3, #0
 80073ee:	4604      	mov	r4, r0
 80073f0:	4608      	mov	r0, r1
 80073f2:	602b      	str	r3, [r5, #0]
 80073f4:	f7fa fb9c 	bl	8001b30 <_sbrk>
 80073f8:	1c43      	adds	r3, r0, #1
 80073fa:	d102      	bne.n	8007402 <_sbrk_r+0x1a>
 80073fc:	682b      	ldr	r3, [r5, #0]
 80073fe:	b103      	cbz	r3, 8007402 <_sbrk_r+0x1a>
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	bd38      	pop	{r3, r4, r5, pc}
 8007404:	20000594 	.word	0x20000594

08007408 <_write_r>:
 8007408:	b538      	push	{r3, r4, r5, lr}
 800740a:	4d07      	ldr	r5, [pc, #28]	; (8007428 <_write_r+0x20>)
 800740c:	4604      	mov	r4, r0
 800740e:	4608      	mov	r0, r1
 8007410:	4611      	mov	r1, r2
 8007412:	2200      	movs	r2, #0
 8007414:	602a      	str	r2, [r5, #0]
 8007416:	461a      	mov	r2, r3
 8007418:	f7fa fb39 	bl	8001a8e <_write>
 800741c:	1c43      	adds	r3, r0, #1
 800741e:	d102      	bne.n	8007426 <_write_r+0x1e>
 8007420:	682b      	ldr	r3, [r5, #0]
 8007422:	b103      	cbz	r3, 8007426 <_write_r+0x1e>
 8007424:	6023      	str	r3, [r4, #0]
 8007426:	bd38      	pop	{r3, r4, r5, pc}
 8007428:	20000594 	.word	0x20000594

0800742c <__assert_func>:
 800742c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800742e:	4614      	mov	r4, r2
 8007430:	461a      	mov	r2, r3
 8007432:	4b09      	ldr	r3, [pc, #36]	; (8007458 <__assert_func+0x2c>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4605      	mov	r5, r0
 8007438:	68d8      	ldr	r0, [r3, #12]
 800743a:	b14c      	cbz	r4, 8007450 <__assert_func+0x24>
 800743c:	4b07      	ldr	r3, [pc, #28]	; (800745c <__assert_func+0x30>)
 800743e:	9100      	str	r1, [sp, #0]
 8007440:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007444:	4906      	ldr	r1, [pc, #24]	; (8007460 <__assert_func+0x34>)
 8007446:	462b      	mov	r3, r5
 8007448:	f000 f88a 	bl	8007560 <fiprintf>
 800744c:	f000 f8a7 	bl	800759e <abort>
 8007450:	4b04      	ldr	r3, [pc, #16]	; (8007464 <__assert_func+0x38>)
 8007452:	461c      	mov	r4, r3
 8007454:	e7f3      	b.n	800743e <__assert_func+0x12>
 8007456:	bf00      	nop
 8007458:	20000094 	.word	0x20000094
 800745c:	08008487 	.word	0x08008487
 8007460:	08008494 	.word	0x08008494
 8007464:	080084c2 	.word	0x080084c2

08007468 <_calloc_r>:
 8007468:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800746a:	fba1 2402 	umull	r2, r4, r1, r2
 800746e:	b94c      	cbnz	r4, 8007484 <_calloc_r+0x1c>
 8007470:	4611      	mov	r1, r2
 8007472:	9201      	str	r2, [sp, #4]
 8007474:	f7ff fa42 	bl	80068fc <_malloc_r>
 8007478:	9a01      	ldr	r2, [sp, #4]
 800747a:	4605      	mov	r5, r0
 800747c:	b930      	cbnz	r0, 800748c <_calloc_r+0x24>
 800747e:	4628      	mov	r0, r5
 8007480:	b003      	add	sp, #12
 8007482:	bd30      	pop	{r4, r5, pc}
 8007484:	220c      	movs	r2, #12
 8007486:	6002      	str	r2, [r0, #0]
 8007488:	2500      	movs	r5, #0
 800748a:	e7f8      	b.n	800747e <_calloc_r+0x16>
 800748c:	4621      	mov	r1, r4
 800748e:	f7fe f9f3 	bl	8005878 <memset>
 8007492:	e7f4      	b.n	800747e <_calloc_r+0x16>

08007494 <_free_r>:
 8007494:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007496:	2900      	cmp	r1, #0
 8007498:	d044      	beq.n	8007524 <_free_r+0x90>
 800749a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800749e:	9001      	str	r0, [sp, #4]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f1a1 0404 	sub.w	r4, r1, #4
 80074a6:	bfb8      	it	lt
 80074a8:	18e4      	addlt	r4, r4, r3
 80074aa:	f7ff fb55 	bl	8006b58 <__malloc_lock>
 80074ae:	4a1e      	ldr	r2, [pc, #120]	; (8007528 <_free_r+0x94>)
 80074b0:	9801      	ldr	r0, [sp, #4]
 80074b2:	6813      	ldr	r3, [r2, #0]
 80074b4:	b933      	cbnz	r3, 80074c4 <_free_r+0x30>
 80074b6:	6063      	str	r3, [r4, #4]
 80074b8:	6014      	str	r4, [r2, #0]
 80074ba:	b003      	add	sp, #12
 80074bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074c0:	f7ff bb50 	b.w	8006b64 <__malloc_unlock>
 80074c4:	42a3      	cmp	r3, r4
 80074c6:	d908      	bls.n	80074da <_free_r+0x46>
 80074c8:	6825      	ldr	r5, [r4, #0]
 80074ca:	1961      	adds	r1, r4, r5
 80074cc:	428b      	cmp	r3, r1
 80074ce:	bf01      	itttt	eq
 80074d0:	6819      	ldreq	r1, [r3, #0]
 80074d2:	685b      	ldreq	r3, [r3, #4]
 80074d4:	1949      	addeq	r1, r1, r5
 80074d6:	6021      	streq	r1, [r4, #0]
 80074d8:	e7ed      	b.n	80074b6 <_free_r+0x22>
 80074da:	461a      	mov	r2, r3
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	b10b      	cbz	r3, 80074e4 <_free_r+0x50>
 80074e0:	42a3      	cmp	r3, r4
 80074e2:	d9fa      	bls.n	80074da <_free_r+0x46>
 80074e4:	6811      	ldr	r1, [r2, #0]
 80074e6:	1855      	adds	r5, r2, r1
 80074e8:	42a5      	cmp	r5, r4
 80074ea:	d10b      	bne.n	8007504 <_free_r+0x70>
 80074ec:	6824      	ldr	r4, [r4, #0]
 80074ee:	4421      	add	r1, r4
 80074f0:	1854      	adds	r4, r2, r1
 80074f2:	42a3      	cmp	r3, r4
 80074f4:	6011      	str	r1, [r2, #0]
 80074f6:	d1e0      	bne.n	80074ba <_free_r+0x26>
 80074f8:	681c      	ldr	r4, [r3, #0]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	6053      	str	r3, [r2, #4]
 80074fe:	440c      	add	r4, r1
 8007500:	6014      	str	r4, [r2, #0]
 8007502:	e7da      	b.n	80074ba <_free_r+0x26>
 8007504:	d902      	bls.n	800750c <_free_r+0x78>
 8007506:	230c      	movs	r3, #12
 8007508:	6003      	str	r3, [r0, #0]
 800750a:	e7d6      	b.n	80074ba <_free_r+0x26>
 800750c:	6825      	ldr	r5, [r4, #0]
 800750e:	1961      	adds	r1, r4, r5
 8007510:	428b      	cmp	r3, r1
 8007512:	bf04      	itt	eq
 8007514:	6819      	ldreq	r1, [r3, #0]
 8007516:	685b      	ldreq	r3, [r3, #4]
 8007518:	6063      	str	r3, [r4, #4]
 800751a:	bf04      	itt	eq
 800751c:	1949      	addeq	r1, r1, r5
 800751e:	6021      	streq	r1, [r4, #0]
 8007520:	6054      	str	r4, [r2, #4]
 8007522:	e7ca      	b.n	80074ba <_free_r+0x26>
 8007524:	b003      	add	sp, #12
 8007526:	bd30      	pop	{r4, r5, pc}
 8007528:	2000058c 	.word	0x2000058c

0800752c <__ascii_mbtowc>:
 800752c:	b082      	sub	sp, #8
 800752e:	b901      	cbnz	r1, 8007532 <__ascii_mbtowc+0x6>
 8007530:	a901      	add	r1, sp, #4
 8007532:	b142      	cbz	r2, 8007546 <__ascii_mbtowc+0x1a>
 8007534:	b14b      	cbz	r3, 800754a <__ascii_mbtowc+0x1e>
 8007536:	7813      	ldrb	r3, [r2, #0]
 8007538:	600b      	str	r3, [r1, #0]
 800753a:	7812      	ldrb	r2, [r2, #0]
 800753c:	1e10      	subs	r0, r2, #0
 800753e:	bf18      	it	ne
 8007540:	2001      	movne	r0, #1
 8007542:	b002      	add	sp, #8
 8007544:	4770      	bx	lr
 8007546:	4610      	mov	r0, r2
 8007548:	e7fb      	b.n	8007542 <__ascii_mbtowc+0x16>
 800754a:	f06f 0001 	mvn.w	r0, #1
 800754e:	e7f8      	b.n	8007542 <__ascii_mbtowc+0x16>

08007550 <_malloc_usable_size_r>:
 8007550:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007554:	1f18      	subs	r0, r3, #4
 8007556:	2b00      	cmp	r3, #0
 8007558:	bfbc      	itt	lt
 800755a:	580b      	ldrlt	r3, [r1, r0]
 800755c:	18c0      	addlt	r0, r0, r3
 800755e:	4770      	bx	lr

08007560 <fiprintf>:
 8007560:	b40e      	push	{r1, r2, r3}
 8007562:	b503      	push	{r0, r1, lr}
 8007564:	4601      	mov	r1, r0
 8007566:	ab03      	add	r3, sp, #12
 8007568:	4805      	ldr	r0, [pc, #20]	; (8007580 <fiprintf+0x20>)
 800756a:	f853 2b04 	ldr.w	r2, [r3], #4
 800756e:	6800      	ldr	r0, [r0, #0]
 8007570:	9301      	str	r3, [sp, #4]
 8007572:	f000 f845 	bl	8007600 <_vfiprintf_r>
 8007576:	b002      	add	sp, #8
 8007578:	f85d eb04 	ldr.w	lr, [sp], #4
 800757c:	b003      	add	sp, #12
 800757e:	4770      	bx	lr
 8007580:	20000094 	.word	0x20000094

08007584 <__ascii_wctomb>:
 8007584:	b149      	cbz	r1, 800759a <__ascii_wctomb+0x16>
 8007586:	2aff      	cmp	r2, #255	; 0xff
 8007588:	bf85      	ittet	hi
 800758a:	238a      	movhi	r3, #138	; 0x8a
 800758c:	6003      	strhi	r3, [r0, #0]
 800758e:	700a      	strbls	r2, [r1, #0]
 8007590:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007594:	bf98      	it	ls
 8007596:	2001      	movls	r0, #1
 8007598:	4770      	bx	lr
 800759a:	4608      	mov	r0, r1
 800759c:	4770      	bx	lr

0800759e <abort>:
 800759e:	b508      	push	{r3, lr}
 80075a0:	2006      	movs	r0, #6
 80075a2:	f000 fa89 	bl	8007ab8 <raise>
 80075a6:	2001      	movs	r0, #1
 80075a8:	f7fa fa4a 	bl	8001a40 <_exit>

080075ac <__sfputc_r>:
 80075ac:	6893      	ldr	r3, [r2, #8]
 80075ae:	3b01      	subs	r3, #1
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	b410      	push	{r4}
 80075b4:	6093      	str	r3, [r2, #8]
 80075b6:	da08      	bge.n	80075ca <__sfputc_r+0x1e>
 80075b8:	6994      	ldr	r4, [r2, #24]
 80075ba:	42a3      	cmp	r3, r4
 80075bc:	db01      	blt.n	80075c2 <__sfputc_r+0x16>
 80075be:	290a      	cmp	r1, #10
 80075c0:	d103      	bne.n	80075ca <__sfputc_r+0x1e>
 80075c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075c6:	f000 b935 	b.w	8007834 <__swbuf_r>
 80075ca:	6813      	ldr	r3, [r2, #0]
 80075cc:	1c58      	adds	r0, r3, #1
 80075ce:	6010      	str	r0, [r2, #0]
 80075d0:	7019      	strb	r1, [r3, #0]
 80075d2:	4608      	mov	r0, r1
 80075d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075d8:	4770      	bx	lr

080075da <__sfputs_r>:
 80075da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075dc:	4606      	mov	r6, r0
 80075de:	460f      	mov	r7, r1
 80075e0:	4614      	mov	r4, r2
 80075e2:	18d5      	adds	r5, r2, r3
 80075e4:	42ac      	cmp	r4, r5
 80075e6:	d101      	bne.n	80075ec <__sfputs_r+0x12>
 80075e8:	2000      	movs	r0, #0
 80075ea:	e007      	b.n	80075fc <__sfputs_r+0x22>
 80075ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075f0:	463a      	mov	r2, r7
 80075f2:	4630      	mov	r0, r6
 80075f4:	f7ff ffda 	bl	80075ac <__sfputc_r>
 80075f8:	1c43      	adds	r3, r0, #1
 80075fa:	d1f3      	bne.n	80075e4 <__sfputs_r+0xa>
 80075fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007600 <_vfiprintf_r>:
 8007600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007604:	460d      	mov	r5, r1
 8007606:	b09d      	sub	sp, #116	; 0x74
 8007608:	4614      	mov	r4, r2
 800760a:	4698      	mov	r8, r3
 800760c:	4606      	mov	r6, r0
 800760e:	b118      	cbz	r0, 8007618 <_vfiprintf_r+0x18>
 8007610:	6a03      	ldr	r3, [r0, #32]
 8007612:	b90b      	cbnz	r3, 8007618 <_vfiprintf_r+0x18>
 8007614:	f7fe f8fa 	bl	800580c <__sinit>
 8007618:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800761a:	07d9      	lsls	r1, r3, #31
 800761c:	d405      	bmi.n	800762a <_vfiprintf_r+0x2a>
 800761e:	89ab      	ldrh	r3, [r5, #12]
 8007620:	059a      	lsls	r2, r3, #22
 8007622:	d402      	bmi.n	800762a <_vfiprintf_r+0x2a>
 8007624:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007626:	f7fe f95e 	bl	80058e6 <__retarget_lock_acquire_recursive>
 800762a:	89ab      	ldrh	r3, [r5, #12]
 800762c:	071b      	lsls	r3, r3, #28
 800762e:	d501      	bpl.n	8007634 <_vfiprintf_r+0x34>
 8007630:	692b      	ldr	r3, [r5, #16]
 8007632:	b99b      	cbnz	r3, 800765c <_vfiprintf_r+0x5c>
 8007634:	4629      	mov	r1, r5
 8007636:	4630      	mov	r0, r6
 8007638:	f000 f93a 	bl	80078b0 <__swsetup_r>
 800763c:	b170      	cbz	r0, 800765c <_vfiprintf_r+0x5c>
 800763e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007640:	07dc      	lsls	r4, r3, #31
 8007642:	d504      	bpl.n	800764e <_vfiprintf_r+0x4e>
 8007644:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007648:	b01d      	add	sp, #116	; 0x74
 800764a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800764e:	89ab      	ldrh	r3, [r5, #12]
 8007650:	0598      	lsls	r0, r3, #22
 8007652:	d4f7      	bmi.n	8007644 <_vfiprintf_r+0x44>
 8007654:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007656:	f7fe f947 	bl	80058e8 <__retarget_lock_release_recursive>
 800765a:	e7f3      	b.n	8007644 <_vfiprintf_r+0x44>
 800765c:	2300      	movs	r3, #0
 800765e:	9309      	str	r3, [sp, #36]	; 0x24
 8007660:	2320      	movs	r3, #32
 8007662:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007666:	f8cd 800c 	str.w	r8, [sp, #12]
 800766a:	2330      	movs	r3, #48	; 0x30
 800766c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007820 <_vfiprintf_r+0x220>
 8007670:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007674:	f04f 0901 	mov.w	r9, #1
 8007678:	4623      	mov	r3, r4
 800767a:	469a      	mov	sl, r3
 800767c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007680:	b10a      	cbz	r2, 8007686 <_vfiprintf_r+0x86>
 8007682:	2a25      	cmp	r2, #37	; 0x25
 8007684:	d1f9      	bne.n	800767a <_vfiprintf_r+0x7a>
 8007686:	ebba 0b04 	subs.w	fp, sl, r4
 800768a:	d00b      	beq.n	80076a4 <_vfiprintf_r+0xa4>
 800768c:	465b      	mov	r3, fp
 800768e:	4622      	mov	r2, r4
 8007690:	4629      	mov	r1, r5
 8007692:	4630      	mov	r0, r6
 8007694:	f7ff ffa1 	bl	80075da <__sfputs_r>
 8007698:	3001      	adds	r0, #1
 800769a:	f000 80a9 	beq.w	80077f0 <_vfiprintf_r+0x1f0>
 800769e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076a0:	445a      	add	r2, fp
 80076a2:	9209      	str	r2, [sp, #36]	; 0x24
 80076a4:	f89a 3000 	ldrb.w	r3, [sl]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f000 80a1 	beq.w	80077f0 <_vfiprintf_r+0x1f0>
 80076ae:	2300      	movs	r3, #0
 80076b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076b8:	f10a 0a01 	add.w	sl, sl, #1
 80076bc:	9304      	str	r3, [sp, #16]
 80076be:	9307      	str	r3, [sp, #28]
 80076c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076c4:	931a      	str	r3, [sp, #104]	; 0x68
 80076c6:	4654      	mov	r4, sl
 80076c8:	2205      	movs	r2, #5
 80076ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ce:	4854      	ldr	r0, [pc, #336]	; (8007820 <_vfiprintf_r+0x220>)
 80076d0:	f7f8 fd86 	bl	80001e0 <memchr>
 80076d4:	9a04      	ldr	r2, [sp, #16]
 80076d6:	b9d8      	cbnz	r0, 8007710 <_vfiprintf_r+0x110>
 80076d8:	06d1      	lsls	r1, r2, #27
 80076da:	bf44      	itt	mi
 80076dc:	2320      	movmi	r3, #32
 80076de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076e2:	0713      	lsls	r3, r2, #28
 80076e4:	bf44      	itt	mi
 80076e6:	232b      	movmi	r3, #43	; 0x2b
 80076e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076ec:	f89a 3000 	ldrb.w	r3, [sl]
 80076f0:	2b2a      	cmp	r3, #42	; 0x2a
 80076f2:	d015      	beq.n	8007720 <_vfiprintf_r+0x120>
 80076f4:	9a07      	ldr	r2, [sp, #28]
 80076f6:	4654      	mov	r4, sl
 80076f8:	2000      	movs	r0, #0
 80076fa:	f04f 0c0a 	mov.w	ip, #10
 80076fe:	4621      	mov	r1, r4
 8007700:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007704:	3b30      	subs	r3, #48	; 0x30
 8007706:	2b09      	cmp	r3, #9
 8007708:	d94d      	bls.n	80077a6 <_vfiprintf_r+0x1a6>
 800770a:	b1b0      	cbz	r0, 800773a <_vfiprintf_r+0x13a>
 800770c:	9207      	str	r2, [sp, #28]
 800770e:	e014      	b.n	800773a <_vfiprintf_r+0x13a>
 8007710:	eba0 0308 	sub.w	r3, r0, r8
 8007714:	fa09 f303 	lsl.w	r3, r9, r3
 8007718:	4313      	orrs	r3, r2
 800771a:	9304      	str	r3, [sp, #16]
 800771c:	46a2      	mov	sl, r4
 800771e:	e7d2      	b.n	80076c6 <_vfiprintf_r+0xc6>
 8007720:	9b03      	ldr	r3, [sp, #12]
 8007722:	1d19      	adds	r1, r3, #4
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	9103      	str	r1, [sp, #12]
 8007728:	2b00      	cmp	r3, #0
 800772a:	bfbb      	ittet	lt
 800772c:	425b      	neglt	r3, r3
 800772e:	f042 0202 	orrlt.w	r2, r2, #2
 8007732:	9307      	strge	r3, [sp, #28]
 8007734:	9307      	strlt	r3, [sp, #28]
 8007736:	bfb8      	it	lt
 8007738:	9204      	strlt	r2, [sp, #16]
 800773a:	7823      	ldrb	r3, [r4, #0]
 800773c:	2b2e      	cmp	r3, #46	; 0x2e
 800773e:	d10c      	bne.n	800775a <_vfiprintf_r+0x15a>
 8007740:	7863      	ldrb	r3, [r4, #1]
 8007742:	2b2a      	cmp	r3, #42	; 0x2a
 8007744:	d134      	bne.n	80077b0 <_vfiprintf_r+0x1b0>
 8007746:	9b03      	ldr	r3, [sp, #12]
 8007748:	1d1a      	adds	r2, r3, #4
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	9203      	str	r2, [sp, #12]
 800774e:	2b00      	cmp	r3, #0
 8007750:	bfb8      	it	lt
 8007752:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007756:	3402      	adds	r4, #2
 8007758:	9305      	str	r3, [sp, #20]
 800775a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007830 <_vfiprintf_r+0x230>
 800775e:	7821      	ldrb	r1, [r4, #0]
 8007760:	2203      	movs	r2, #3
 8007762:	4650      	mov	r0, sl
 8007764:	f7f8 fd3c 	bl	80001e0 <memchr>
 8007768:	b138      	cbz	r0, 800777a <_vfiprintf_r+0x17a>
 800776a:	9b04      	ldr	r3, [sp, #16]
 800776c:	eba0 000a 	sub.w	r0, r0, sl
 8007770:	2240      	movs	r2, #64	; 0x40
 8007772:	4082      	lsls	r2, r0
 8007774:	4313      	orrs	r3, r2
 8007776:	3401      	adds	r4, #1
 8007778:	9304      	str	r3, [sp, #16]
 800777a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800777e:	4829      	ldr	r0, [pc, #164]	; (8007824 <_vfiprintf_r+0x224>)
 8007780:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007784:	2206      	movs	r2, #6
 8007786:	f7f8 fd2b 	bl	80001e0 <memchr>
 800778a:	2800      	cmp	r0, #0
 800778c:	d03f      	beq.n	800780e <_vfiprintf_r+0x20e>
 800778e:	4b26      	ldr	r3, [pc, #152]	; (8007828 <_vfiprintf_r+0x228>)
 8007790:	bb1b      	cbnz	r3, 80077da <_vfiprintf_r+0x1da>
 8007792:	9b03      	ldr	r3, [sp, #12]
 8007794:	3307      	adds	r3, #7
 8007796:	f023 0307 	bic.w	r3, r3, #7
 800779a:	3308      	adds	r3, #8
 800779c:	9303      	str	r3, [sp, #12]
 800779e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a0:	443b      	add	r3, r7
 80077a2:	9309      	str	r3, [sp, #36]	; 0x24
 80077a4:	e768      	b.n	8007678 <_vfiprintf_r+0x78>
 80077a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80077aa:	460c      	mov	r4, r1
 80077ac:	2001      	movs	r0, #1
 80077ae:	e7a6      	b.n	80076fe <_vfiprintf_r+0xfe>
 80077b0:	2300      	movs	r3, #0
 80077b2:	3401      	adds	r4, #1
 80077b4:	9305      	str	r3, [sp, #20]
 80077b6:	4619      	mov	r1, r3
 80077b8:	f04f 0c0a 	mov.w	ip, #10
 80077bc:	4620      	mov	r0, r4
 80077be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077c2:	3a30      	subs	r2, #48	; 0x30
 80077c4:	2a09      	cmp	r2, #9
 80077c6:	d903      	bls.n	80077d0 <_vfiprintf_r+0x1d0>
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d0c6      	beq.n	800775a <_vfiprintf_r+0x15a>
 80077cc:	9105      	str	r1, [sp, #20]
 80077ce:	e7c4      	b.n	800775a <_vfiprintf_r+0x15a>
 80077d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80077d4:	4604      	mov	r4, r0
 80077d6:	2301      	movs	r3, #1
 80077d8:	e7f0      	b.n	80077bc <_vfiprintf_r+0x1bc>
 80077da:	ab03      	add	r3, sp, #12
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	462a      	mov	r2, r5
 80077e0:	4b12      	ldr	r3, [pc, #72]	; (800782c <_vfiprintf_r+0x22c>)
 80077e2:	a904      	add	r1, sp, #16
 80077e4:	4630      	mov	r0, r6
 80077e6:	f7fd fb9f 	bl	8004f28 <_printf_float>
 80077ea:	4607      	mov	r7, r0
 80077ec:	1c78      	adds	r0, r7, #1
 80077ee:	d1d6      	bne.n	800779e <_vfiprintf_r+0x19e>
 80077f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077f2:	07d9      	lsls	r1, r3, #31
 80077f4:	d405      	bmi.n	8007802 <_vfiprintf_r+0x202>
 80077f6:	89ab      	ldrh	r3, [r5, #12]
 80077f8:	059a      	lsls	r2, r3, #22
 80077fa:	d402      	bmi.n	8007802 <_vfiprintf_r+0x202>
 80077fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077fe:	f7fe f873 	bl	80058e8 <__retarget_lock_release_recursive>
 8007802:	89ab      	ldrh	r3, [r5, #12]
 8007804:	065b      	lsls	r3, r3, #25
 8007806:	f53f af1d 	bmi.w	8007644 <_vfiprintf_r+0x44>
 800780a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800780c:	e71c      	b.n	8007648 <_vfiprintf_r+0x48>
 800780e:	ab03      	add	r3, sp, #12
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	462a      	mov	r2, r5
 8007814:	4b05      	ldr	r3, [pc, #20]	; (800782c <_vfiprintf_r+0x22c>)
 8007816:	a904      	add	r1, sp, #16
 8007818:	4630      	mov	r0, r6
 800781a:	f7fd fe29 	bl	8005470 <_printf_i>
 800781e:	e7e4      	b.n	80077ea <_vfiprintf_r+0x1ea>
 8007820:	08008215 	.word	0x08008215
 8007824:	0800821f 	.word	0x0800821f
 8007828:	08004f29 	.word	0x08004f29
 800782c:	080075db 	.word	0x080075db
 8007830:	0800821b 	.word	0x0800821b

08007834 <__swbuf_r>:
 8007834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007836:	460e      	mov	r6, r1
 8007838:	4614      	mov	r4, r2
 800783a:	4605      	mov	r5, r0
 800783c:	b118      	cbz	r0, 8007846 <__swbuf_r+0x12>
 800783e:	6a03      	ldr	r3, [r0, #32]
 8007840:	b90b      	cbnz	r3, 8007846 <__swbuf_r+0x12>
 8007842:	f7fd ffe3 	bl	800580c <__sinit>
 8007846:	69a3      	ldr	r3, [r4, #24]
 8007848:	60a3      	str	r3, [r4, #8]
 800784a:	89a3      	ldrh	r3, [r4, #12]
 800784c:	071a      	lsls	r2, r3, #28
 800784e:	d525      	bpl.n	800789c <__swbuf_r+0x68>
 8007850:	6923      	ldr	r3, [r4, #16]
 8007852:	b31b      	cbz	r3, 800789c <__swbuf_r+0x68>
 8007854:	6823      	ldr	r3, [r4, #0]
 8007856:	6922      	ldr	r2, [r4, #16]
 8007858:	1a98      	subs	r0, r3, r2
 800785a:	6963      	ldr	r3, [r4, #20]
 800785c:	b2f6      	uxtb	r6, r6
 800785e:	4283      	cmp	r3, r0
 8007860:	4637      	mov	r7, r6
 8007862:	dc04      	bgt.n	800786e <__swbuf_r+0x3a>
 8007864:	4621      	mov	r1, r4
 8007866:	4628      	mov	r0, r5
 8007868:	f7ff f94e 	bl	8006b08 <_fflush_r>
 800786c:	b9e0      	cbnz	r0, 80078a8 <__swbuf_r+0x74>
 800786e:	68a3      	ldr	r3, [r4, #8]
 8007870:	3b01      	subs	r3, #1
 8007872:	60a3      	str	r3, [r4, #8]
 8007874:	6823      	ldr	r3, [r4, #0]
 8007876:	1c5a      	adds	r2, r3, #1
 8007878:	6022      	str	r2, [r4, #0]
 800787a:	701e      	strb	r6, [r3, #0]
 800787c:	6962      	ldr	r2, [r4, #20]
 800787e:	1c43      	adds	r3, r0, #1
 8007880:	429a      	cmp	r2, r3
 8007882:	d004      	beq.n	800788e <__swbuf_r+0x5a>
 8007884:	89a3      	ldrh	r3, [r4, #12]
 8007886:	07db      	lsls	r3, r3, #31
 8007888:	d506      	bpl.n	8007898 <__swbuf_r+0x64>
 800788a:	2e0a      	cmp	r6, #10
 800788c:	d104      	bne.n	8007898 <__swbuf_r+0x64>
 800788e:	4621      	mov	r1, r4
 8007890:	4628      	mov	r0, r5
 8007892:	f7ff f939 	bl	8006b08 <_fflush_r>
 8007896:	b938      	cbnz	r0, 80078a8 <__swbuf_r+0x74>
 8007898:	4638      	mov	r0, r7
 800789a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800789c:	4621      	mov	r1, r4
 800789e:	4628      	mov	r0, r5
 80078a0:	f000 f806 	bl	80078b0 <__swsetup_r>
 80078a4:	2800      	cmp	r0, #0
 80078a6:	d0d5      	beq.n	8007854 <__swbuf_r+0x20>
 80078a8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80078ac:	e7f4      	b.n	8007898 <__swbuf_r+0x64>
	...

080078b0 <__swsetup_r>:
 80078b0:	b538      	push	{r3, r4, r5, lr}
 80078b2:	4b2a      	ldr	r3, [pc, #168]	; (800795c <__swsetup_r+0xac>)
 80078b4:	4605      	mov	r5, r0
 80078b6:	6818      	ldr	r0, [r3, #0]
 80078b8:	460c      	mov	r4, r1
 80078ba:	b118      	cbz	r0, 80078c4 <__swsetup_r+0x14>
 80078bc:	6a03      	ldr	r3, [r0, #32]
 80078be:	b90b      	cbnz	r3, 80078c4 <__swsetup_r+0x14>
 80078c0:	f7fd ffa4 	bl	800580c <__sinit>
 80078c4:	89a3      	ldrh	r3, [r4, #12]
 80078c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078ca:	0718      	lsls	r0, r3, #28
 80078cc:	d422      	bmi.n	8007914 <__swsetup_r+0x64>
 80078ce:	06d9      	lsls	r1, r3, #27
 80078d0:	d407      	bmi.n	80078e2 <__swsetup_r+0x32>
 80078d2:	2309      	movs	r3, #9
 80078d4:	602b      	str	r3, [r5, #0]
 80078d6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80078da:	81a3      	strh	r3, [r4, #12]
 80078dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078e0:	e034      	b.n	800794c <__swsetup_r+0x9c>
 80078e2:	0758      	lsls	r0, r3, #29
 80078e4:	d512      	bpl.n	800790c <__swsetup_r+0x5c>
 80078e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078e8:	b141      	cbz	r1, 80078fc <__swsetup_r+0x4c>
 80078ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078ee:	4299      	cmp	r1, r3
 80078f0:	d002      	beq.n	80078f8 <__swsetup_r+0x48>
 80078f2:	4628      	mov	r0, r5
 80078f4:	f7ff fdce 	bl	8007494 <_free_r>
 80078f8:	2300      	movs	r3, #0
 80078fa:	6363      	str	r3, [r4, #52]	; 0x34
 80078fc:	89a3      	ldrh	r3, [r4, #12]
 80078fe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007902:	81a3      	strh	r3, [r4, #12]
 8007904:	2300      	movs	r3, #0
 8007906:	6063      	str	r3, [r4, #4]
 8007908:	6923      	ldr	r3, [r4, #16]
 800790a:	6023      	str	r3, [r4, #0]
 800790c:	89a3      	ldrh	r3, [r4, #12]
 800790e:	f043 0308 	orr.w	r3, r3, #8
 8007912:	81a3      	strh	r3, [r4, #12]
 8007914:	6923      	ldr	r3, [r4, #16]
 8007916:	b94b      	cbnz	r3, 800792c <__swsetup_r+0x7c>
 8007918:	89a3      	ldrh	r3, [r4, #12]
 800791a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800791e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007922:	d003      	beq.n	800792c <__swsetup_r+0x7c>
 8007924:	4621      	mov	r1, r4
 8007926:	4628      	mov	r0, r5
 8007928:	f000 f840 	bl	80079ac <__smakebuf_r>
 800792c:	89a0      	ldrh	r0, [r4, #12]
 800792e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007932:	f010 0301 	ands.w	r3, r0, #1
 8007936:	d00a      	beq.n	800794e <__swsetup_r+0x9e>
 8007938:	2300      	movs	r3, #0
 800793a:	60a3      	str	r3, [r4, #8]
 800793c:	6963      	ldr	r3, [r4, #20]
 800793e:	425b      	negs	r3, r3
 8007940:	61a3      	str	r3, [r4, #24]
 8007942:	6923      	ldr	r3, [r4, #16]
 8007944:	b943      	cbnz	r3, 8007958 <__swsetup_r+0xa8>
 8007946:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800794a:	d1c4      	bne.n	80078d6 <__swsetup_r+0x26>
 800794c:	bd38      	pop	{r3, r4, r5, pc}
 800794e:	0781      	lsls	r1, r0, #30
 8007950:	bf58      	it	pl
 8007952:	6963      	ldrpl	r3, [r4, #20]
 8007954:	60a3      	str	r3, [r4, #8]
 8007956:	e7f4      	b.n	8007942 <__swsetup_r+0x92>
 8007958:	2000      	movs	r0, #0
 800795a:	e7f7      	b.n	800794c <__swsetup_r+0x9c>
 800795c:	20000094 	.word	0x20000094

08007960 <__swhatbuf_r>:
 8007960:	b570      	push	{r4, r5, r6, lr}
 8007962:	460c      	mov	r4, r1
 8007964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007968:	2900      	cmp	r1, #0
 800796a:	b096      	sub	sp, #88	; 0x58
 800796c:	4615      	mov	r5, r2
 800796e:	461e      	mov	r6, r3
 8007970:	da0d      	bge.n	800798e <__swhatbuf_r+0x2e>
 8007972:	89a3      	ldrh	r3, [r4, #12]
 8007974:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007978:	f04f 0100 	mov.w	r1, #0
 800797c:	bf0c      	ite	eq
 800797e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007982:	2340      	movne	r3, #64	; 0x40
 8007984:	2000      	movs	r0, #0
 8007986:	6031      	str	r1, [r6, #0]
 8007988:	602b      	str	r3, [r5, #0]
 800798a:	b016      	add	sp, #88	; 0x58
 800798c:	bd70      	pop	{r4, r5, r6, pc}
 800798e:	466a      	mov	r2, sp
 8007990:	f000 f848 	bl	8007a24 <_fstat_r>
 8007994:	2800      	cmp	r0, #0
 8007996:	dbec      	blt.n	8007972 <__swhatbuf_r+0x12>
 8007998:	9901      	ldr	r1, [sp, #4]
 800799a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800799e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80079a2:	4259      	negs	r1, r3
 80079a4:	4159      	adcs	r1, r3
 80079a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079aa:	e7eb      	b.n	8007984 <__swhatbuf_r+0x24>

080079ac <__smakebuf_r>:
 80079ac:	898b      	ldrh	r3, [r1, #12]
 80079ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079b0:	079d      	lsls	r5, r3, #30
 80079b2:	4606      	mov	r6, r0
 80079b4:	460c      	mov	r4, r1
 80079b6:	d507      	bpl.n	80079c8 <__smakebuf_r+0x1c>
 80079b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079bc:	6023      	str	r3, [r4, #0]
 80079be:	6123      	str	r3, [r4, #16]
 80079c0:	2301      	movs	r3, #1
 80079c2:	6163      	str	r3, [r4, #20]
 80079c4:	b002      	add	sp, #8
 80079c6:	bd70      	pop	{r4, r5, r6, pc}
 80079c8:	ab01      	add	r3, sp, #4
 80079ca:	466a      	mov	r2, sp
 80079cc:	f7ff ffc8 	bl	8007960 <__swhatbuf_r>
 80079d0:	9900      	ldr	r1, [sp, #0]
 80079d2:	4605      	mov	r5, r0
 80079d4:	4630      	mov	r0, r6
 80079d6:	f7fe ff91 	bl	80068fc <_malloc_r>
 80079da:	b948      	cbnz	r0, 80079f0 <__smakebuf_r+0x44>
 80079dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079e0:	059a      	lsls	r2, r3, #22
 80079e2:	d4ef      	bmi.n	80079c4 <__smakebuf_r+0x18>
 80079e4:	f023 0303 	bic.w	r3, r3, #3
 80079e8:	f043 0302 	orr.w	r3, r3, #2
 80079ec:	81a3      	strh	r3, [r4, #12]
 80079ee:	e7e3      	b.n	80079b8 <__smakebuf_r+0xc>
 80079f0:	89a3      	ldrh	r3, [r4, #12]
 80079f2:	6020      	str	r0, [r4, #0]
 80079f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079f8:	81a3      	strh	r3, [r4, #12]
 80079fa:	9b00      	ldr	r3, [sp, #0]
 80079fc:	6163      	str	r3, [r4, #20]
 80079fe:	9b01      	ldr	r3, [sp, #4]
 8007a00:	6120      	str	r0, [r4, #16]
 8007a02:	b15b      	cbz	r3, 8007a1c <__smakebuf_r+0x70>
 8007a04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a08:	4630      	mov	r0, r6
 8007a0a:	f000 f81d 	bl	8007a48 <_isatty_r>
 8007a0e:	b128      	cbz	r0, 8007a1c <__smakebuf_r+0x70>
 8007a10:	89a3      	ldrh	r3, [r4, #12]
 8007a12:	f023 0303 	bic.w	r3, r3, #3
 8007a16:	f043 0301 	orr.w	r3, r3, #1
 8007a1a:	81a3      	strh	r3, [r4, #12]
 8007a1c:	89a3      	ldrh	r3, [r4, #12]
 8007a1e:	431d      	orrs	r5, r3
 8007a20:	81a5      	strh	r5, [r4, #12]
 8007a22:	e7cf      	b.n	80079c4 <__smakebuf_r+0x18>

08007a24 <_fstat_r>:
 8007a24:	b538      	push	{r3, r4, r5, lr}
 8007a26:	4d07      	ldr	r5, [pc, #28]	; (8007a44 <_fstat_r+0x20>)
 8007a28:	2300      	movs	r3, #0
 8007a2a:	4604      	mov	r4, r0
 8007a2c:	4608      	mov	r0, r1
 8007a2e:	4611      	mov	r1, r2
 8007a30:	602b      	str	r3, [r5, #0]
 8007a32:	f7fa f854 	bl	8001ade <_fstat>
 8007a36:	1c43      	adds	r3, r0, #1
 8007a38:	d102      	bne.n	8007a40 <_fstat_r+0x1c>
 8007a3a:	682b      	ldr	r3, [r5, #0]
 8007a3c:	b103      	cbz	r3, 8007a40 <_fstat_r+0x1c>
 8007a3e:	6023      	str	r3, [r4, #0]
 8007a40:	bd38      	pop	{r3, r4, r5, pc}
 8007a42:	bf00      	nop
 8007a44:	20000594 	.word	0x20000594

08007a48 <_isatty_r>:
 8007a48:	b538      	push	{r3, r4, r5, lr}
 8007a4a:	4d06      	ldr	r5, [pc, #24]	; (8007a64 <_isatty_r+0x1c>)
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	4604      	mov	r4, r0
 8007a50:	4608      	mov	r0, r1
 8007a52:	602b      	str	r3, [r5, #0]
 8007a54:	f7fa f853 	bl	8001afe <_isatty>
 8007a58:	1c43      	adds	r3, r0, #1
 8007a5a:	d102      	bne.n	8007a62 <_isatty_r+0x1a>
 8007a5c:	682b      	ldr	r3, [r5, #0]
 8007a5e:	b103      	cbz	r3, 8007a62 <_isatty_r+0x1a>
 8007a60:	6023      	str	r3, [r4, #0]
 8007a62:	bd38      	pop	{r3, r4, r5, pc}
 8007a64:	20000594 	.word	0x20000594

08007a68 <_raise_r>:
 8007a68:	291f      	cmp	r1, #31
 8007a6a:	b538      	push	{r3, r4, r5, lr}
 8007a6c:	4604      	mov	r4, r0
 8007a6e:	460d      	mov	r5, r1
 8007a70:	d904      	bls.n	8007a7c <_raise_r+0x14>
 8007a72:	2316      	movs	r3, #22
 8007a74:	6003      	str	r3, [r0, #0]
 8007a76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a7a:	bd38      	pop	{r3, r4, r5, pc}
 8007a7c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007a7e:	b112      	cbz	r2, 8007a86 <_raise_r+0x1e>
 8007a80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a84:	b94b      	cbnz	r3, 8007a9a <_raise_r+0x32>
 8007a86:	4620      	mov	r0, r4
 8007a88:	f000 f830 	bl	8007aec <_getpid_r>
 8007a8c:	462a      	mov	r2, r5
 8007a8e:	4601      	mov	r1, r0
 8007a90:	4620      	mov	r0, r4
 8007a92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a96:	f000 b817 	b.w	8007ac8 <_kill_r>
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d00a      	beq.n	8007ab4 <_raise_r+0x4c>
 8007a9e:	1c59      	adds	r1, r3, #1
 8007aa0:	d103      	bne.n	8007aaa <_raise_r+0x42>
 8007aa2:	2316      	movs	r3, #22
 8007aa4:	6003      	str	r3, [r0, #0]
 8007aa6:	2001      	movs	r0, #1
 8007aa8:	e7e7      	b.n	8007a7a <_raise_r+0x12>
 8007aaa:	2400      	movs	r4, #0
 8007aac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007ab0:	4628      	mov	r0, r5
 8007ab2:	4798      	blx	r3
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	e7e0      	b.n	8007a7a <_raise_r+0x12>

08007ab8 <raise>:
 8007ab8:	4b02      	ldr	r3, [pc, #8]	; (8007ac4 <raise+0xc>)
 8007aba:	4601      	mov	r1, r0
 8007abc:	6818      	ldr	r0, [r3, #0]
 8007abe:	f7ff bfd3 	b.w	8007a68 <_raise_r>
 8007ac2:	bf00      	nop
 8007ac4:	20000094 	.word	0x20000094

08007ac8 <_kill_r>:
 8007ac8:	b538      	push	{r3, r4, r5, lr}
 8007aca:	4d07      	ldr	r5, [pc, #28]	; (8007ae8 <_kill_r+0x20>)
 8007acc:	2300      	movs	r3, #0
 8007ace:	4604      	mov	r4, r0
 8007ad0:	4608      	mov	r0, r1
 8007ad2:	4611      	mov	r1, r2
 8007ad4:	602b      	str	r3, [r5, #0]
 8007ad6:	f7f9 ffa3 	bl	8001a20 <_kill>
 8007ada:	1c43      	adds	r3, r0, #1
 8007adc:	d102      	bne.n	8007ae4 <_kill_r+0x1c>
 8007ade:	682b      	ldr	r3, [r5, #0]
 8007ae0:	b103      	cbz	r3, 8007ae4 <_kill_r+0x1c>
 8007ae2:	6023      	str	r3, [r4, #0]
 8007ae4:	bd38      	pop	{r3, r4, r5, pc}
 8007ae6:	bf00      	nop
 8007ae8:	20000594 	.word	0x20000594

08007aec <_getpid_r>:
 8007aec:	f7f9 bf90 	b.w	8001a10 <_getpid>

08007af0 <log>:
 8007af0:	b538      	push	{r3, r4, r5, lr}
 8007af2:	ed2d 8b02 	vpush	{d8}
 8007af6:	ec55 4b10 	vmov	r4, r5, d0
 8007afa:	f000 f841 	bl	8007b80 <__ieee754_log>
 8007afe:	4622      	mov	r2, r4
 8007b00:	462b      	mov	r3, r5
 8007b02:	4620      	mov	r0, r4
 8007b04:	4629      	mov	r1, r5
 8007b06:	eeb0 8a40 	vmov.f32	s16, s0
 8007b0a:	eef0 8a60 	vmov.f32	s17, s1
 8007b0e:	f7f9 f815 	bl	8000b3c <__aeabi_dcmpun>
 8007b12:	b998      	cbnz	r0, 8007b3c <log+0x4c>
 8007b14:	2200      	movs	r2, #0
 8007b16:	2300      	movs	r3, #0
 8007b18:	4620      	mov	r0, r4
 8007b1a:	4629      	mov	r1, r5
 8007b1c:	f7f9 f804 	bl	8000b28 <__aeabi_dcmpgt>
 8007b20:	b960      	cbnz	r0, 8007b3c <log+0x4c>
 8007b22:	2200      	movs	r2, #0
 8007b24:	2300      	movs	r3, #0
 8007b26:	4620      	mov	r0, r4
 8007b28:	4629      	mov	r1, r5
 8007b2a:	f7f8 ffd5 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b2e:	b160      	cbz	r0, 8007b4a <log+0x5a>
 8007b30:	f7fd feae 	bl	8005890 <__errno>
 8007b34:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8007b60 <log+0x70>
 8007b38:	2322      	movs	r3, #34	; 0x22
 8007b3a:	6003      	str	r3, [r0, #0]
 8007b3c:	eeb0 0a48 	vmov.f32	s0, s16
 8007b40:	eef0 0a68 	vmov.f32	s1, s17
 8007b44:	ecbd 8b02 	vpop	{d8}
 8007b48:	bd38      	pop	{r3, r4, r5, pc}
 8007b4a:	f7fd fea1 	bl	8005890 <__errno>
 8007b4e:	ecbd 8b02 	vpop	{d8}
 8007b52:	2321      	movs	r3, #33	; 0x21
 8007b54:	6003      	str	r3, [r0, #0]
 8007b56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b5a:	4803      	ldr	r0, [pc, #12]	; (8007b68 <log+0x78>)
 8007b5c:	f000 b808 	b.w	8007b70 <nan>
 8007b60:	00000000 	.word	0x00000000
 8007b64:	fff00000 	.word	0xfff00000
 8007b68:	080084c2 	.word	0x080084c2
 8007b6c:	00000000 	.word	0x00000000

08007b70 <nan>:
 8007b70:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007b78 <nan+0x8>
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	00000000 	.word	0x00000000
 8007b7c:	7ff80000 	.word	0x7ff80000

08007b80 <__ieee754_log>:
 8007b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b84:	ec51 0b10 	vmov	r0, r1, d0
 8007b88:	ed2d 8b04 	vpush	{d8-d9}
 8007b8c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007b90:	b083      	sub	sp, #12
 8007b92:	460d      	mov	r5, r1
 8007b94:	da29      	bge.n	8007bea <__ieee754_log+0x6a>
 8007b96:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007b9a:	4303      	orrs	r3, r0
 8007b9c:	ee10 2a10 	vmov	r2, s0
 8007ba0:	d10c      	bne.n	8007bbc <__ieee754_log+0x3c>
 8007ba2:	49cf      	ldr	r1, [pc, #828]	; (8007ee0 <__ieee754_log+0x360>)
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	2000      	movs	r0, #0
 8007baa:	f7f8 fe57 	bl	800085c <__aeabi_ddiv>
 8007bae:	ec41 0b10 	vmov	d0, r0, r1
 8007bb2:	b003      	add	sp, #12
 8007bb4:	ecbd 8b04 	vpop	{d8-d9}
 8007bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bbc:	2900      	cmp	r1, #0
 8007bbe:	da05      	bge.n	8007bcc <__ieee754_log+0x4c>
 8007bc0:	460b      	mov	r3, r1
 8007bc2:	f7f8 fb69 	bl	8000298 <__aeabi_dsub>
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	2300      	movs	r3, #0
 8007bca:	e7ee      	b.n	8007baa <__ieee754_log+0x2a>
 8007bcc:	4bc5      	ldr	r3, [pc, #788]	; (8007ee4 <__ieee754_log+0x364>)
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f7f8 fd1a 	bl	8000608 <__aeabi_dmul>
 8007bd4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8007bd8:	460d      	mov	r5, r1
 8007bda:	4ac3      	ldr	r2, [pc, #780]	; (8007ee8 <__ieee754_log+0x368>)
 8007bdc:	4295      	cmp	r5, r2
 8007bde:	dd06      	ble.n	8007bee <__ieee754_log+0x6e>
 8007be0:	4602      	mov	r2, r0
 8007be2:	460b      	mov	r3, r1
 8007be4:	f7f8 fb5a 	bl	800029c <__adddf3>
 8007be8:	e7e1      	b.n	8007bae <__ieee754_log+0x2e>
 8007bea:	2300      	movs	r3, #0
 8007bec:	e7f5      	b.n	8007bda <__ieee754_log+0x5a>
 8007bee:	152c      	asrs	r4, r5, #20
 8007bf0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007bf4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8007bf8:	441c      	add	r4, r3
 8007bfa:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8007bfe:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8007c02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c06:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8007c0a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8007c0e:	ea42 0105 	orr.w	r1, r2, r5
 8007c12:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8007c16:	2200      	movs	r2, #0
 8007c18:	4bb4      	ldr	r3, [pc, #720]	; (8007eec <__ieee754_log+0x36c>)
 8007c1a:	f7f8 fb3d 	bl	8000298 <__aeabi_dsub>
 8007c1e:	1cab      	adds	r3, r5, #2
 8007c20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c24:	2b02      	cmp	r3, #2
 8007c26:	4682      	mov	sl, r0
 8007c28:	468b      	mov	fp, r1
 8007c2a:	f04f 0200 	mov.w	r2, #0
 8007c2e:	dc53      	bgt.n	8007cd8 <__ieee754_log+0x158>
 8007c30:	2300      	movs	r3, #0
 8007c32:	f7f8 ff51 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c36:	b1d0      	cbz	r0, 8007c6e <__ieee754_log+0xee>
 8007c38:	2c00      	cmp	r4, #0
 8007c3a:	f000 8122 	beq.w	8007e82 <__ieee754_log+0x302>
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f7f8 fc78 	bl	8000534 <__aeabi_i2d>
 8007c44:	a390      	add	r3, pc, #576	; (adr r3, 8007e88 <__ieee754_log+0x308>)
 8007c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4a:	4606      	mov	r6, r0
 8007c4c:	460f      	mov	r7, r1
 8007c4e:	f7f8 fcdb 	bl	8000608 <__aeabi_dmul>
 8007c52:	a38f      	add	r3, pc, #572	; (adr r3, 8007e90 <__ieee754_log+0x310>)
 8007c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c58:	4604      	mov	r4, r0
 8007c5a:	460d      	mov	r5, r1
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	4639      	mov	r1, r7
 8007c60:	f7f8 fcd2 	bl	8000608 <__aeabi_dmul>
 8007c64:	4602      	mov	r2, r0
 8007c66:	460b      	mov	r3, r1
 8007c68:	4620      	mov	r0, r4
 8007c6a:	4629      	mov	r1, r5
 8007c6c:	e7ba      	b.n	8007be4 <__ieee754_log+0x64>
 8007c6e:	a38a      	add	r3, pc, #552	; (adr r3, 8007e98 <__ieee754_log+0x318>)
 8007c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c74:	4650      	mov	r0, sl
 8007c76:	4659      	mov	r1, fp
 8007c78:	f7f8 fcc6 	bl	8000608 <__aeabi_dmul>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	460b      	mov	r3, r1
 8007c80:	2000      	movs	r0, #0
 8007c82:	499b      	ldr	r1, [pc, #620]	; (8007ef0 <__ieee754_log+0x370>)
 8007c84:	f7f8 fb08 	bl	8000298 <__aeabi_dsub>
 8007c88:	4652      	mov	r2, sl
 8007c8a:	4606      	mov	r6, r0
 8007c8c:	460f      	mov	r7, r1
 8007c8e:	465b      	mov	r3, fp
 8007c90:	4650      	mov	r0, sl
 8007c92:	4659      	mov	r1, fp
 8007c94:	f7f8 fcb8 	bl	8000608 <__aeabi_dmul>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	4630      	mov	r0, r6
 8007c9e:	4639      	mov	r1, r7
 8007ca0:	f7f8 fcb2 	bl	8000608 <__aeabi_dmul>
 8007ca4:	4606      	mov	r6, r0
 8007ca6:	460f      	mov	r7, r1
 8007ca8:	b914      	cbnz	r4, 8007cb0 <__ieee754_log+0x130>
 8007caa:	4632      	mov	r2, r6
 8007cac:	463b      	mov	r3, r7
 8007cae:	e0a2      	b.n	8007df6 <__ieee754_log+0x276>
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	f7f8 fc3f 	bl	8000534 <__aeabi_i2d>
 8007cb6:	a374      	add	r3, pc, #464	; (adr r3, 8007e88 <__ieee754_log+0x308>)
 8007cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cbc:	4680      	mov	r8, r0
 8007cbe:	4689      	mov	r9, r1
 8007cc0:	f7f8 fca2 	bl	8000608 <__aeabi_dmul>
 8007cc4:	a372      	add	r3, pc, #456	; (adr r3, 8007e90 <__ieee754_log+0x310>)
 8007cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cca:	4604      	mov	r4, r0
 8007ccc:	460d      	mov	r5, r1
 8007cce:	4640      	mov	r0, r8
 8007cd0:	4649      	mov	r1, r9
 8007cd2:	f7f8 fc99 	bl	8000608 <__aeabi_dmul>
 8007cd6:	e0a7      	b.n	8007e28 <__ieee754_log+0x2a8>
 8007cd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007cdc:	f7f8 fade 	bl	800029c <__adddf3>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	460b      	mov	r3, r1
 8007ce4:	4650      	mov	r0, sl
 8007ce6:	4659      	mov	r1, fp
 8007ce8:	f7f8 fdb8 	bl	800085c <__aeabi_ddiv>
 8007cec:	ec41 0b18 	vmov	d8, r0, r1
 8007cf0:	4620      	mov	r0, r4
 8007cf2:	f7f8 fc1f 	bl	8000534 <__aeabi_i2d>
 8007cf6:	ec53 2b18 	vmov	r2, r3, d8
 8007cfa:	ec41 0b19 	vmov	d9, r0, r1
 8007cfe:	ec51 0b18 	vmov	r0, r1, d8
 8007d02:	f7f8 fc81 	bl	8000608 <__aeabi_dmul>
 8007d06:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8007d0a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8007d0e:	9301      	str	r3, [sp, #4]
 8007d10:	4602      	mov	r2, r0
 8007d12:	460b      	mov	r3, r1
 8007d14:	4680      	mov	r8, r0
 8007d16:	4689      	mov	r9, r1
 8007d18:	f7f8 fc76 	bl	8000608 <__aeabi_dmul>
 8007d1c:	a360      	add	r3, pc, #384	; (adr r3, 8007ea0 <__ieee754_log+0x320>)
 8007d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d22:	4606      	mov	r6, r0
 8007d24:	460f      	mov	r7, r1
 8007d26:	f7f8 fc6f 	bl	8000608 <__aeabi_dmul>
 8007d2a:	a35f      	add	r3, pc, #380	; (adr r3, 8007ea8 <__ieee754_log+0x328>)
 8007d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d30:	f7f8 fab4 	bl	800029c <__adddf3>
 8007d34:	4632      	mov	r2, r6
 8007d36:	463b      	mov	r3, r7
 8007d38:	f7f8 fc66 	bl	8000608 <__aeabi_dmul>
 8007d3c:	a35c      	add	r3, pc, #368	; (adr r3, 8007eb0 <__ieee754_log+0x330>)
 8007d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d42:	f7f8 faab 	bl	800029c <__adddf3>
 8007d46:	4632      	mov	r2, r6
 8007d48:	463b      	mov	r3, r7
 8007d4a:	f7f8 fc5d 	bl	8000608 <__aeabi_dmul>
 8007d4e:	a35a      	add	r3, pc, #360	; (adr r3, 8007eb8 <__ieee754_log+0x338>)
 8007d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d54:	f7f8 faa2 	bl	800029c <__adddf3>
 8007d58:	4642      	mov	r2, r8
 8007d5a:	464b      	mov	r3, r9
 8007d5c:	f7f8 fc54 	bl	8000608 <__aeabi_dmul>
 8007d60:	a357      	add	r3, pc, #348	; (adr r3, 8007ec0 <__ieee754_log+0x340>)
 8007d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d66:	4680      	mov	r8, r0
 8007d68:	4689      	mov	r9, r1
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	4639      	mov	r1, r7
 8007d6e:	f7f8 fc4b 	bl	8000608 <__aeabi_dmul>
 8007d72:	a355      	add	r3, pc, #340	; (adr r3, 8007ec8 <__ieee754_log+0x348>)
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	f7f8 fa90 	bl	800029c <__adddf3>
 8007d7c:	4632      	mov	r2, r6
 8007d7e:	463b      	mov	r3, r7
 8007d80:	f7f8 fc42 	bl	8000608 <__aeabi_dmul>
 8007d84:	a352      	add	r3, pc, #328	; (adr r3, 8007ed0 <__ieee754_log+0x350>)
 8007d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8a:	f7f8 fa87 	bl	800029c <__adddf3>
 8007d8e:	4632      	mov	r2, r6
 8007d90:	463b      	mov	r3, r7
 8007d92:	f7f8 fc39 	bl	8000608 <__aeabi_dmul>
 8007d96:	460b      	mov	r3, r1
 8007d98:	4602      	mov	r2, r0
 8007d9a:	4649      	mov	r1, r9
 8007d9c:	4640      	mov	r0, r8
 8007d9e:	f7f8 fa7d 	bl	800029c <__adddf3>
 8007da2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8007da6:	9b01      	ldr	r3, [sp, #4]
 8007da8:	3551      	adds	r5, #81	; 0x51
 8007daa:	431d      	orrs	r5, r3
 8007dac:	2d00      	cmp	r5, #0
 8007dae:	4680      	mov	r8, r0
 8007db0:	4689      	mov	r9, r1
 8007db2:	dd48      	ble.n	8007e46 <__ieee754_log+0x2c6>
 8007db4:	4b4e      	ldr	r3, [pc, #312]	; (8007ef0 <__ieee754_log+0x370>)
 8007db6:	2200      	movs	r2, #0
 8007db8:	4650      	mov	r0, sl
 8007dba:	4659      	mov	r1, fp
 8007dbc:	f7f8 fc24 	bl	8000608 <__aeabi_dmul>
 8007dc0:	4652      	mov	r2, sl
 8007dc2:	465b      	mov	r3, fp
 8007dc4:	f7f8 fc20 	bl	8000608 <__aeabi_dmul>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4606      	mov	r6, r0
 8007dce:	460f      	mov	r7, r1
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	4649      	mov	r1, r9
 8007dd4:	f7f8 fa62 	bl	800029c <__adddf3>
 8007dd8:	ec53 2b18 	vmov	r2, r3, d8
 8007ddc:	f7f8 fc14 	bl	8000608 <__aeabi_dmul>
 8007de0:	4680      	mov	r8, r0
 8007de2:	4689      	mov	r9, r1
 8007de4:	b964      	cbnz	r4, 8007e00 <__ieee754_log+0x280>
 8007de6:	4602      	mov	r2, r0
 8007de8:	460b      	mov	r3, r1
 8007dea:	4630      	mov	r0, r6
 8007dec:	4639      	mov	r1, r7
 8007dee:	f7f8 fa53 	bl	8000298 <__aeabi_dsub>
 8007df2:	4602      	mov	r2, r0
 8007df4:	460b      	mov	r3, r1
 8007df6:	4650      	mov	r0, sl
 8007df8:	4659      	mov	r1, fp
 8007dfa:	f7f8 fa4d 	bl	8000298 <__aeabi_dsub>
 8007dfe:	e6d6      	b.n	8007bae <__ieee754_log+0x2e>
 8007e00:	a321      	add	r3, pc, #132	; (adr r3, 8007e88 <__ieee754_log+0x308>)
 8007e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e06:	ec51 0b19 	vmov	r0, r1, d9
 8007e0a:	f7f8 fbfd 	bl	8000608 <__aeabi_dmul>
 8007e0e:	a320      	add	r3, pc, #128	; (adr r3, 8007e90 <__ieee754_log+0x310>)
 8007e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e14:	4604      	mov	r4, r0
 8007e16:	460d      	mov	r5, r1
 8007e18:	ec51 0b19 	vmov	r0, r1, d9
 8007e1c:	f7f8 fbf4 	bl	8000608 <__aeabi_dmul>
 8007e20:	4642      	mov	r2, r8
 8007e22:	464b      	mov	r3, r9
 8007e24:	f7f8 fa3a 	bl	800029c <__adddf3>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	4630      	mov	r0, r6
 8007e2e:	4639      	mov	r1, r7
 8007e30:	f7f8 fa32 	bl	8000298 <__aeabi_dsub>
 8007e34:	4652      	mov	r2, sl
 8007e36:	465b      	mov	r3, fp
 8007e38:	f7f8 fa2e 	bl	8000298 <__aeabi_dsub>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	460b      	mov	r3, r1
 8007e40:	4620      	mov	r0, r4
 8007e42:	4629      	mov	r1, r5
 8007e44:	e7d9      	b.n	8007dfa <__ieee754_log+0x27a>
 8007e46:	4602      	mov	r2, r0
 8007e48:	460b      	mov	r3, r1
 8007e4a:	4650      	mov	r0, sl
 8007e4c:	4659      	mov	r1, fp
 8007e4e:	f7f8 fa23 	bl	8000298 <__aeabi_dsub>
 8007e52:	ec53 2b18 	vmov	r2, r3, d8
 8007e56:	f7f8 fbd7 	bl	8000608 <__aeabi_dmul>
 8007e5a:	4606      	mov	r6, r0
 8007e5c:	460f      	mov	r7, r1
 8007e5e:	2c00      	cmp	r4, #0
 8007e60:	f43f af23 	beq.w	8007caa <__ieee754_log+0x12a>
 8007e64:	a308      	add	r3, pc, #32	; (adr r3, 8007e88 <__ieee754_log+0x308>)
 8007e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6a:	ec51 0b19 	vmov	r0, r1, d9
 8007e6e:	f7f8 fbcb 	bl	8000608 <__aeabi_dmul>
 8007e72:	a307      	add	r3, pc, #28	; (adr r3, 8007e90 <__ieee754_log+0x310>)
 8007e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e78:	4604      	mov	r4, r0
 8007e7a:	460d      	mov	r5, r1
 8007e7c:	ec51 0b19 	vmov	r0, r1, d9
 8007e80:	e727      	b.n	8007cd2 <__ieee754_log+0x152>
 8007e82:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8007ed8 <__ieee754_log+0x358>
 8007e86:	e694      	b.n	8007bb2 <__ieee754_log+0x32>
 8007e88:	fee00000 	.word	0xfee00000
 8007e8c:	3fe62e42 	.word	0x3fe62e42
 8007e90:	35793c76 	.word	0x35793c76
 8007e94:	3dea39ef 	.word	0x3dea39ef
 8007e98:	55555555 	.word	0x55555555
 8007e9c:	3fd55555 	.word	0x3fd55555
 8007ea0:	df3e5244 	.word	0xdf3e5244
 8007ea4:	3fc2f112 	.word	0x3fc2f112
 8007ea8:	96cb03de 	.word	0x96cb03de
 8007eac:	3fc74664 	.word	0x3fc74664
 8007eb0:	94229359 	.word	0x94229359
 8007eb4:	3fd24924 	.word	0x3fd24924
 8007eb8:	55555593 	.word	0x55555593
 8007ebc:	3fe55555 	.word	0x3fe55555
 8007ec0:	d078c69f 	.word	0xd078c69f
 8007ec4:	3fc39a09 	.word	0x3fc39a09
 8007ec8:	1d8e78af 	.word	0x1d8e78af
 8007ecc:	3fcc71c5 	.word	0x3fcc71c5
 8007ed0:	9997fa04 	.word	0x9997fa04
 8007ed4:	3fd99999 	.word	0x3fd99999
	...
 8007ee0:	c3500000 	.word	0xc3500000
 8007ee4:	43500000 	.word	0x43500000
 8007ee8:	7fefffff 	.word	0x7fefffff
 8007eec:	3ff00000 	.word	0x3ff00000
 8007ef0:	3fe00000 	.word	0x3fe00000

08007ef4 <_init>:
 8007ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ef6:	bf00      	nop
 8007ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007efa:	bc08      	pop	{r3}
 8007efc:	469e      	mov	lr, r3
 8007efe:	4770      	bx	lr

08007f00 <_fini>:
 8007f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f02:	bf00      	nop
 8007f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f06:	bc08      	pop	{r3}
 8007f08:	469e      	mov	lr, r3
 8007f0a:	4770      	bx	lr
