   1              	 .syntax unified
   2              	 .cpu cortex-m3
   3              	 .fpu softvfp
   4              	 .eabi_attribute 20,1
   5              	 .eabi_attribute 21,1
   6              	 .eabi_attribute 23,3
   7              	 .eabi_attribute 24,1
   8              	 .eabi_attribute 25,1
   9              	 .eabi_attribute 26,1
  10              	 .eabi_attribute 30,1
  11              	 .eabi_attribute 34,1
  12              	 .eabi_attribute 18,4
  13              	 .thumb
  14              	 .file "lpc17xx_uart.c"
  15              	 .text
  16              	.Ltext0:
  17              	 .cfi_sections .debug_frame
  18              	 .global __aeabi_uldivmod
  19              	 .section .text.UART_Init,"ax",%progbits
  20              	 .align 2
  21              	 .global UART_Init
  22              	 .thumb
  23              	 .thumb_func
  25              	UART_Init:
  26              	.LFB56:
  27              	 .file 1 "src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c"
   1:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /**********************************************************************
   2:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * $Id$		lpc17xx_uart.c			2011-06-06
   3:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *//**
   4:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @file		lpc17xx_uart.c
   5:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @brief	Contains all functions support for UART firmware library
   6:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 			on LPC17xx
   7:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @version	3.1
   8:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @date		06. June. 2011
   9:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @author	NXP MCU SW Application Team
  10:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *
  11:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * Copyright(C) 2011, NXP Semiconductor
  12:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * All rights reserved.
  13:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *
  14:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** ***********************************************************************
  15:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * Software that is described herein is for illustrative purposes only
  16:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * which provides customers with programming information regarding the
  17:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * products. This software is supplied "AS IS" without any warranties.
  18:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * NXP Semiconductors assumes no responsibility or liability for the
  19:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * use of the software, conveys no license or title under any patent,
  20:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * copyright, or mask work right to the product. NXP Semiconductors
  21:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * reserves the right to make changes in the software without
  22:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * notification. NXP Semiconductors also make no representation or
  23:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * warranty that such application will be suitable for the specified
  24:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * use without further testing or modification.
  25:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** **********************************************************************/
  26:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  27:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* Peripheral group ----------------------------------------------------------- */
  28:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /** @addtogroup UART
  29:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @{
  30:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  */
  31:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  32:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* Includes ------------------------------------------------------------------- */
  33:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #include "lpc17xx_uart.h"
  34:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #include "lpc17xx_clkpwr.h"
  35:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  36:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* If this source file built with example, the LPC17xx FW library configuration
  37:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * file in each example directory ("lpc17xx_libcfg.h") must be included,
  38:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * otherwise the default FW library configuration file must be included instead
  39:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  */
  40:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef __BUILD_WITH_EXAMPLE__
  41:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #include "lpc17xx_libcfg.h"
  42:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #else
  43:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #include "lpc17xx_libcfg_default.h"
  44:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif /* __BUILD_WITH_EXAMPLE__ */
  45:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  46:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  47:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART
  48:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  49:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* Private Functions ---------------------------------------------------------- */
  50:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  51:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** static Status uart_set_divisors(LPC_UART_TypeDef *UARTx, uint32_t baudrate);
  52:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  53:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  54:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
  55:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Determines best dividers to get a target clock rate
  56:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	Pointer to selected UART peripheral, should be:
  57:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART0: UART0 peripheral
  58:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
  59:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
  60:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
  61:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	baudrate Desired UART baud rate.
  62:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		Error status, could be:
  63:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- SUCCESS
  64:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- ERROR
  65:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
  66:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** static Status uart_set_divisors(LPC_UART_TypeDef *UARTx, uint32_t baudrate)
  67:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
  68:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	Status errorStatus = ERROR;
  69:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  70:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t uClk;
  71:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t d, m, bestd, bestm, tmp;
  72:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint64_t best_divisor, divisor;
  73:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t current_error, best_error;
  74:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t recalcbaud;
  75:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  76:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	/* get UART block clock */
  77:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx == LPC_UART0)
  78:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
  79:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART0);
  80:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
  81:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else if (UARTx == (LPC_UART_TypeDef *)LPC_UART1)
  82:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
  83:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART1);
  84:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
  85:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else if (UARTx == LPC_UART2)
  86:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
  87:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART2);
  88:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
  89:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else if (UARTx == LPC_UART3)
  90:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
  91:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART3);
  92:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
  93:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  94:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
  95:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// uClk = uClk >> 4; /* div by 16 */
  96:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	/* In the Uart IP block, baud rate is calculated using FDR and DLL-DLM registers
  97:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	* The formula is :
  98:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	* BaudRate= uClk * (mulFracDiv/(mulFracDiv+dividerAddFracDiv) / (16 * (DLL)
  99:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	* It involves floating point calculations. That's the reason the formulae are adjusted with
 100:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	* Multiply and divide method.*/
 101:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	/* The value of mulFracDiv and dividerAddFracDiv should comply to the following expressions:
 102:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	* 0 < mulFracDiv <= 15, 0 <= dividerAddFracDiv <= 15 */
 103:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	best_error = 0xFFFFFFFF; /* Worst case */
 104:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	bestd = 0;
 105:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	bestm = 0;
 106:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	best_divisor = 0;
 107:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	for (m = 1 ; m <= 15 ;m++)
 108:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 109:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		for (d = 0 ; d < m ; d++)
 110:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 111:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  divisor = ((uint64_t)uClk<<28)*m/(baudrate*(m+d));
 112:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  current_error = divisor & 0xFFFFFFFF;
 113:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 114:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  tmp = divisor>>32;
 115:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 116:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  /* Adjust error */
 117:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  if(current_error > ((uint32_t)1<<31)){
 118:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			current_error = -current_error;
 119:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp++;
 120:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 121:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 122:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  if(tmp<1 || tmp>65536) /* Out of range */
 123:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  continue;
 124:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 125:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  if( current_error < best_error){
 126:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			best_error = current_error;
 127:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			best_divisor = tmp;
 128:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			bestd = d;
 129:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			bestm = m;
 130:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if(best_error == 0) break;
 131:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 132:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		} /* end of inner for loop */
 133:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 134:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (best_error == 0)
 135:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  break;
 136:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	} /* end of outer for loop  */
 137:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 138:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if(best_divisor == 0) return ERROR; /* can not find best match */
 139:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 140:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	recalcbaud = (uClk>>4) * bestm/(best_divisor * (bestm + bestd));
 141:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 142:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	/* reuse best_error to evaluate baud error*/
 143:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if(baudrate>recalcbaud) best_error = baudrate - recalcbaud;
 144:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else best_error = recalcbaud -baudrate;
 145:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 146:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	best_error = best_error * 100 / baudrate;
 147:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 148:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (best_error < UART_ACCEPTED_BAUDRATE_ERROR)
 149:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 150:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 151:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			{
 152:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->LCR |= UART_LCR_DLAB_EN;
 153:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/DLM = UART_LOAD_DLM(best_divisor);
 154:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/DLL = UART_LOAD_DLL(best_divisor);
 155:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				/* Then reset DLAB bit */
 156:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->LCR &= (~UART_LCR_DLAB_EN) & UART_LCR_BITMASK;
 157:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->FDR = (UART_FDR_MULVAL(bestm) \
 158:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 						| UART_FDR_DIVADDVAL(bestd)) & UART_FDR_BITMASK;
 159:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 160:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			else
 161:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			{
 162:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->LCR |= UART_LCR_DLAB_EN;
 163:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->/*DLIER.*/DLM = UART_LOAD_DLM(best_divisor);
 164:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->/*RBTHDLR.*/DLL = UART_LOAD_DLL(best_divisor);
 165:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				/* Then reset DLAB bit */
 166:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->LCR &= (~UART_LCR_DLAB_EN) & UART_LCR_BITMASK;
 167:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->FDR = (UART_FDR_MULVAL(bestm) \
 168:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 						| UART_FDR_DIVADDVAL(bestd)) & UART_FDR_BITMASK;
 169:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 170:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			errorStatus = SUCCESS;
 171:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 172:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 173:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		return errorStatus;
 174:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 175:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 176:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* End of Private Functions ---------------------------------------------------- */
 177:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 178:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 179:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* Public Functions ----------------------------------------------------------- */
 180:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /** @addtogroup UART_Public_Functions
 181:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @{
 182:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  */
 183:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* UART Init/DeInit functions -------------------------------------------------*/
 184:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /********************************************************************//**
 185:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Initializes the UARTx peripheral according to the specified
 186:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *               parameters in the UART_ConfigStruct.
 187:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 188:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 189:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 190:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 191:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 192:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UART_ConfigStruct Pointer to a UART_CFG_Type structure
 193:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *                    that contains the configuration information for the
 194:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *                    specified UART peripheral.
 195:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		None
 196:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *********************************************************************/
 197:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_Init(LPC_UART_TypeDef *UARTx, UART_CFG_Type *UART_ConfigStruct)
 198:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
  28              	 .loc 1 198 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	.LVL0:
  33 0000 2DE9F04F 	 push {r4,r5,r6,r7,r8,r9,sl,fp,lr}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 36
  36              	 .cfi_offset 14,-4
  37              	 .cfi_offset 11,-8
  38              	 .cfi_offset 10,-12
  39              	 .cfi_offset 9,-16
  40              	 .cfi_offset 8,-20
  41              	 .cfi_offset 7,-24
  42              	 .cfi_offset 6,-28
  43              	 .cfi_offset 5,-32
  44              	 .cfi_offset 4,-36
  45 0004 8DB0     	 sub sp,sp,#52
  46              	.LCFI1:
  47              	 .cfi_def_cfa_offset 88
  48 0006 0690     	 str r0,[sp,#24]
  49 0008 0A91     	 str r1,[sp,#40]
 199:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t tmp;
 200:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 201:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// For debug mode
 202:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
  50              	 .loc 1 202 0
  51 000a 4FF44043 	 mov r3,#49152
  52 000e C4F20003 	 movt r3,16384
  53 0012 4FF00002 	 mov r2,#0
  54 0016 C4F20102 	 movt r2,16385
  55 001a 821A     	 subs r2,r0,r2
  56 001c 18BF     	 it ne
  57 001e 0122     	 movne r2,#1
  58 0020 9842     	 cmp r0,r3
  59 0022 0CBF     	 ite eq
  60 0024 0023     	 moveq r3,#0
  61 0026 02F00103 	 andne r3,r2,#1
  62 002a C3B1     	 cbz r3,.L2
  63              	 .loc 1 202 0 is_stmt 0 discriminator 1
  64 002c 4FF40043 	 mov r3,#32768
  65 0030 C4F20903 	 movt r3,16393
  66 0034 4FF44042 	 mov r2,#49152
  67 0038 C4F20902 	 movt r2,16393
  68 003c 821A     	 subs r2,r0,r2
  69 003e 18BF     	 it ne
  70 0040 0122     	 movne r2,#1
  71 0042 9842     	 cmp r0,r3
  72 0044 0CBF     	 ite eq
  73 0046 0023     	 moveq r3,#0
  74 0048 02F00103 	 andne r3,r2,#1
  75 004c 3BB1     	 cbz r3,.L2
  76              	 .loc 1 202 0 discriminator 2
  77 004e 40F20000 	 movw r0,#:lower16:.LC0
  78              	.LVL1:
  79 0052 C0F20000 	 movt r0,#:upper16:.LC0
  80 0056 4FF0CA01 	 mov r1,#202
  81              	.LVL2:
  82 005a FFF7FEFF 	 bl check_failed
  83              	.L2:
 203:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART_DATABIT(UART_ConfigStruct->Databits));
  84              	 .loc 1 203 0 is_stmt 1
  85 005e 0A9C     	 ldr r4,[sp,#40]
  86 0060 6379     	 ldrb r3,[r4,#5]
  87 0062 032B     	 cmp r3,#3
  88 0064 07D9     	 bls .L3
  89              	 .loc 1 203 0 is_stmt 0 discriminator 1
  90 0066 40F20000 	 movw r0,#:lower16:.LC0
  91 006a C0F20000 	 movt r0,#:upper16:.LC0
  92 006e 4FF0CB01 	 mov r1,#203
  93 0072 FFF7FEFF 	 bl check_failed
  94              	.L3:
 204:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART_STOPBIT(UART_ConfigStruct->Stopbits));
  95              	 .loc 1 204 0 is_stmt 1
  96 0076 0A9C     	 ldr r4,[sp,#40]
  97 0078 A379     	 ldrb r3,[r4,#6]
  98 007a 012B     	 cmp r3,#1
  99 007c 07D9     	 bls .L4
 100              	 .loc 1 204 0 is_stmt 0 discriminator 1
 101 007e 40F20000 	 movw r0,#:lower16:.LC0
 102 0082 C0F20000 	 movt r0,#:upper16:.LC0
 103 0086 4FF0CC01 	 mov r1,#204
 104 008a FFF7FEFF 	 bl check_failed
 105              	.L4:
 205:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART_PARITY(UART_ConfigStruct->Parity));
 106              	 .loc 1 205 0 is_stmt 1
 107 008e 0A9C     	 ldr r4,[sp,#40]
 108 0090 2379     	 ldrb r3,[r4,#4]
 109 0092 042B     	 cmp r3,#4
 110 0094 07D9     	 bls .L5
 111              	 .loc 1 205 0 is_stmt 0 discriminator 1
 112 0096 40F20000 	 movw r0,#:lower16:.LC0
 113 009a C0F20000 	 movt r0,#:upper16:.LC0
 114 009e 4FF0CD01 	 mov r1,#205
 115 00a2 FFF7FEFF 	 bl check_failed
 116              	.L5:
 206:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 207:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART0
 208:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if(UARTx == LPC_UART0)
 117              	 .loc 1 208 0 is_stmt 1
 118 00a6 4FF44043 	 mov r3,#49152
 119 00aa C4F20003 	 movt r3,16384
 120 00ae 069C     	 ldr r4,[sp,#24]
 121 00b0 9C42     	 cmp r4,r3
 122 00b2 06D1     	 bne .L6
 209:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 210:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 211:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, ENABLE);
 123              	 .loc 1 211 0
 124 00b4 4FF00800 	 mov r0,#8
 125 00b8 4FF00101 	 mov r1,#1
 126 00bc FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 127 00c0 1BE0     	 b .L7
 128              	.L6:
 212:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 213:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif
 214:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 215:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART1
 216:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if(((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 129              	 .loc 1 216 0
 130 00c2 4FF00003 	 mov r3,#0
 131 00c6 C4F20103 	 movt r3,16385
 132 00ca 069C     	 ldr r4,[sp,#24]
 133 00cc 9C42     	 cmp r4,r3
 134 00ce 06D1     	 bne .L8
 217:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 218:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 219:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, ENABLE);
 135              	 .loc 1 219 0
 136 00d0 4FF01000 	 mov r0,#16
 137 00d4 4FF00101 	 mov r1,#1
 138 00d8 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 139 00dc 1BE0     	 b .L9
 140              	.L8:
 220:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 221:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif
 222:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 223:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART2
 224:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if(UARTx == LPC_UART2)
 141              	 .loc 1 224 0
 142 00de 4FF40043 	 mov r3,#32768
 143 00e2 C4F20903 	 movt r3,16393
 144 00e6 069C     	 ldr r4,[sp,#24]
 145 00e8 9C42     	 cmp r4,r3
 146 00ea 06D1     	 bne .L7
 225:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 226:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 227:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, ENABLE);
 147              	 .loc 1 227 0
 148 00ec 4FF08070 	 mov r0,#16777216
 149 00f0 4FF00101 	 mov r1,#1
 150 00f4 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 151 00f8 46E0     	 b .L10
 152              	.L7:
 228:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 229:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif
 230:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 231:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART3
 232:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if(UARTx == LPC_UART3)
 153              	 .loc 1 232 0
 154 00fa 4FF44043 	 mov r3,#49152
 155 00fe C4F20903 	 movt r3,16393
 156 0102 069C     	 ldr r4,[sp,#24]
 157 0104 9C42     	 cmp r4,r3
 158 0106 06D1     	 bne .L9
 233:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 234:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 235:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, ENABLE);
 159              	 .loc 1 235 0
 160 0108 4FF00070 	 mov r0,#33554432
 161 010c 4FF00101 	 mov r1,#1
 162 0110 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 163 0114 38E0     	 b .L10
 164              	.L9:
 236:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 237:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif
 238:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 239:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 165              	 .loc 1 239 0
 166 0116 4FF00003 	 mov r3,#0
 167 011a C4F20103 	 movt r3,16385
 168 011e 069C     	 ldr r4,[sp,#24]
 169 0120 9C42     	 cmp r4,r3
 170 0122 31D1     	 bne .L10
 240:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 241:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* FIFOs are empty */
 242:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = ( UART_FCR_FIFO_EN \
 171              	 .loc 1 242 0
 172 0124 4FF00003 	 mov r3,#0
 173 0128 C4F20103 	 movt r3,16385
 174 012c 4FF00702 	 mov r2,#7
 175 0130 1A72     	 strb r2,[r3,#8]
 243:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				| UART_FCR_RX_RS | UART_FCR_TX_RS);
 244:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Disable FIFO
 245:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = 0;
 176              	 .loc 1 245 0
 177 0132 4FF00002 	 mov r2,#0
 178 0136 1A72     	 strb r2,[r3,#8]
 246:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 247:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Dummy reading
 248:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (((LPC_UART1_TypeDef *)UARTx)->LSR & UART_LSR_RDR)
 179              	 .loc 1 248 0
 180 0138 1B7D     	 ldrb r3,[r3,#20]
 181 013a 13F0010F 	 tst r3,#1
 182 013e 07D0     	 beq .L11
 249:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 250:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = ((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/RBR;
 183              	 .loc 1 250 0
 184 0140 1346     	 mov r3,r2
 185 0142 C4F20103 	 movt r3,16385
 186              	.L52:
 187 0146 1A78     	 ldrb r2,[r3,#0]
 248:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (((LPC_UART1_TypeDef *)UARTx)->LSR & UART_LSR_RDR)
 188              	 .loc 1 248 0
 189 0148 1A7D     	 ldrb r2,[r3,#20]
 190 014a 12F0010F 	 tst r2,#1
 191 014e FAD1     	 bne .L52
 192              	.LVL3:
 193              	.L11:
 251:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 252:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 253:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->TER = UART_TER_TXEN;
 194              	 .loc 1 253 0
 195 0150 4FF08003 	 mov r3,#128
 196 0154 069C     	 ldr r4,[sp,#24]
 197 0156 84F83030 	 strb r3,[r4,#48]
 198 015a 2246     	 mov r2,r4
 199              	.L13:
 254:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Wait for current transmit complete
 255:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (!(((LPC_UART1_TypeDef *)UARTx)->LSR & UART_LSR_THRE));
 200              	 .loc 1 255 0 discriminator 1
 201 015c 137D     	 ldrb r3,[r2,#20]
 202 015e 13F0200F 	 tst r3,#32
 203 0162 FBD0     	 beq .L13
 256:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Disable Tx
 257:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->TER = 0;
 204              	 .loc 1 257 0
 205 0164 4FF00003 	 mov r3,#0
 206 0168 069C     	 ldr r4,[sp,#24]
 207 016a 84F83030 	 strb r3,[r4,#48]
 258:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 259:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Disable interrupt
 260:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER = 0;
 208              	 .loc 1 260 0
 209 016e 6360     	 str r3,[r4,#4]
 261:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set LCR to default state
 262:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->LCR = 0;
 210              	 .loc 1 262 0
 211 0170 2373     	 strb r3,[r4,#12]
 263:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set ACR to default state
 264:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->ACR = 0;
 212              	 .loc 1 264 0
 213 0172 2362     	 str r3,[r4,#32]
 265:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set Modem Control to default state
 266:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->MCR = 0;
 214              	 .loc 1 266 0
 215 0174 2374     	 strb r3,[r4,#16]
 267:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set RS485 control to default state
 268:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->RS485CTRL = 0;
 216              	 .loc 1 268 0
 217 0176 84F84C30 	 strb r3,[r4,#76]
 269:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set RS485 delay timer to default state
 270:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->RS485DLY = 0;
 218              	 .loc 1 270 0
 219 017a 84F85430 	 strb r3,[r4,#84]
 271:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set RS485 addr match to default state
 272:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->ADRMATCH = 0;
 220              	 .loc 1 272 0
 221 017e 84F85030 	 strb r3,[r4,#80]
 273:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		//Dummy Reading to Clear Status
 274:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = ((LPC_UART1_TypeDef *)UARTx)->MSR;
 222              	 .loc 1 274 0
 223 0182 237E     	 ldrb r3,[r4,#24]
 275:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = ((LPC_UART1_TypeDef *)UARTx)->LSR;
 224              	 .loc 1 275 0
 225 0184 237D     	 ldrb r3,[r4,#20]
 226 0186 23E0     	 b .L14
 227              	.L10:
 276:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 277:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 278:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 279:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* FIFOs are empty */
 280:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->/*IIFCR.*/FCR = ( UART_FCR_FIFO_EN | UART_FCR_RX_RS | UART_FCR_TX_RS);
 228              	 .loc 1 280 0
 229 0188 4FF00703 	 mov r3,#7
 230 018c 069C     	 ldr r4,[sp,#24]
 231 018e 2372     	 strb r3,[r4,#8]
 281:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Disable FIFO
 282:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->/*IIFCR.*/FCR = 0;
 232              	 .loc 1 282 0
 233 0190 4FF00003 	 mov r3,#0
 234 0194 2372     	 strb r3,[r4,#8]
 283:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 284:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Dummy reading
 285:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (UARTx->LSR & UART_LSR_RDR)
 235              	 .loc 1 285 0
 236 0196 237D     	 ldrb r3,[r4,#20]
 237 0198 13F0010F 	 tst r3,#1
 238 019c 05D0     	 beq .L15
 239 019e 2346     	 mov r3,r4
 240              	.L51:
 286:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 287:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = UARTx->/*RBTHDLR.*/RBR;
 241              	 .loc 1 287 0
 242 01a0 1A78     	 ldrb r2,[r3,#0]
 285:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (UARTx->LSR & UART_LSR_RDR)
 243              	 .loc 1 285 0
 244 01a2 1A7D     	 ldrb r2,[r3,#20]
 245 01a4 12F0010F 	 tst r2,#1
 246 01a8 FAD1     	 bne .L51
 247              	.L15:
 288:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 289:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 290:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->TER = UART_TER_TXEN;
 248              	 .loc 1 290 0
 249 01aa 4FF08003 	 mov r3,#128
 250 01ae 069C     	 ldr r4,[sp,#24]
 251 01b0 84F83030 	 strb r3,[r4,#48]
 252 01b4 2246     	 mov r2,r4
 253              	.L17:
 291:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Wait for current transmit complete
 292:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (!(UARTx->LSR & UART_LSR_THRE));
 254              	 .loc 1 292 0 discriminator 1
 255 01b6 137D     	 ldrb r3,[r2,#20]
 256 01b8 13F0200F 	 tst r3,#32
 257 01bc FBD0     	 beq .L17
 293:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Disable Tx
 294:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->TER = 0;
 258              	 .loc 1 294 0
 259 01be 4FF00003 	 mov r3,#0
 260 01c2 069C     	 ldr r4,[sp,#24]
 261 01c4 84F83030 	 strb r3,[r4,#48]
 295:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 296:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Disable interrupt
 297:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->/*DLIER.*/IER = 0;
 262              	 .loc 1 297 0
 263 01c8 6360     	 str r3,[r4,#4]
 298:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set LCR to default state
 299:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->LCR = 0;
 264              	 .loc 1 299 0
 265 01ca 2373     	 strb r3,[r4,#12]
 300:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set ACR to default state
 301:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->ACR = 0;
 266              	 .loc 1 301 0
 267 01cc 2362     	 str r3,[r4,#32]
 302:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Dummy reading
 303:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = UARTx->LSR;
 268              	 .loc 1 303 0
 269 01ce 237D     	 ldrb r3,[r4,#20]
 270              	.L14:
 304:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 305:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 306:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx == LPC_UART3)
 271              	 .loc 1 306 0
 272 01d0 4FF44043 	 mov r3,#49152
 273 01d4 C4F20903 	 movt r3,16393
 274 01d8 069C     	 ldr r4,[sp,#24]
 275 01da 9C42     	 cmp r4,r3
 276 01dc 0BD1     	 bne .L18
 307:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 308:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set IrDA to default state
 309:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->ICR = 0;
 277              	 .loc 1 309 0
 278 01de 4FF44043 	 mov r3,#49152
 279 01e2 C4F20903 	 movt r3,16393
 280 01e6 4FF00002 	 mov r2,#0
 281 01ea 83F82420 	 strb r2,[r3,#36]
 310:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 311:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 312:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// Set Line Control register ----------------------------
 313:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 314:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uart_set_divisors(UARTx, (UART_ConfigStruct->Baud_rate));
 282              	 .loc 1 314 0
 283 01ee 0A9C     	 ldr r4,[sp,#40]
 284 01f0 D4F80090 	 ldr r9,[r4,#0]
 285              	.LVL4:
 286 01f4 1CE0     	 b .L19
 287              	.LVL5:
 288              	.L18:
 289 01f6 0A9C     	 ldr r4,[sp,#40]
 290 01f8 D4F80090 	 ldr r9,[r4,#0]
 291              	.LVL6:
 292              	.LBB4:
 293              	.LBB5:
  77:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx == LPC_UART0)
 294              	 .loc 1 77 0
 295 01fc 4FF44043 	 mov r3,#49152
 296 0200 C4F20003 	 movt r3,16384
 297 0204 069C     	 ldr r4,[sp,#24]
 298 0206 9C42     	 cmp r4,r3
 299 0208 05D1     	 bne .L20
  79:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART0);
 300              	 .loc 1 79 0
 301 020a 4FF00600 	 mov r0,#6
 302 020e FFF7FEFF 	 bl CLKPWR_GetPCLK
 303              	.LVL7:
 304 0212 0B90     	 str r0,[sp,#44]
 305              	.LVL8:
 306 0214 25E0     	 b .L21
 307              	.LVL9:
 308              	.L20:
  81:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else if (UARTx == (LPC_UART_TypeDef *)LPC_UART1)
 309              	 .loc 1 81 0
 310 0216 4FF00003 	 mov r3,#0
 311 021a C4F20103 	 movt r3,16385
 312 021e 069C     	 ldr r4,[sp,#24]
 313 0220 9C42     	 cmp r4,r3
 314 0222 05D1     	 bne .L19
  83:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART1);
 315              	 .loc 1 83 0
 316 0224 4FF00800 	 mov r0,#8
 317 0228 FFF7FEFF 	 bl CLKPWR_GetPCLK
 318 022c 0B90     	 str r0,[sp,#44]
 319              	.LVL10:
 320 022e 18E0     	 b .L21
 321              	.LVL11:
 322              	.L19:
  85:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else if (UARTx == LPC_UART2)
 323              	 .loc 1 85 0
 324 0230 4FF40043 	 mov r3,#32768
 325 0234 C4F20903 	 movt r3,16393
 326 0238 069C     	 ldr r4,[sp,#24]
 327 023a 9C42     	 cmp r4,r3
 328 023c 05D1     	 bne .L22
  87:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART2);
 329              	 .loc 1 87 0
 330 023e 4FF03000 	 mov r0,#48
 331 0242 FFF7FEFF 	 bl CLKPWR_GetPCLK
 332 0246 0B90     	 str r0,[sp,#44]
 333              	.LVL12:
 334 0248 0BE0     	 b .L21
 335              	.LVL13:
 336              	.L22:
  89:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else if (UARTx == LPC_UART3)
 337              	 .loc 1 89 0
 338 024a 4FF44043 	 mov r3,#49152
 339 024e C4F20903 	 movt r3,16393
 340 0252 069C     	 ldr r4,[sp,#24]
 341 0254 9C42     	 cmp r4,r3
 342 0256 04D1     	 bne .L21
  91:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uClk = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_UART3);
 343              	 .loc 1 91 0
 344 0258 4FF03200 	 mov r0,#50
 345 025c FFF7FEFF 	 bl CLKPWR_GetPCLK
 346 0260 0B90     	 str r0,[sp,#44]
 347              	.LVL14:
 348              	.L21:
 111:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  divisor = ((uint64_t)uClk<<28)*m/(baudrate*(m+d));
 349              	 .loc 1 111 0
 350 0262 4FF00003 	 mov r3,#0
 351 0266 0B9A     	 ldr r2,[sp,#44]
 352 0268 4FEA1212 	 lsr r2,r2,#4
 353 026c 0992     	 str r2,[sp,#36]
 354 026e 0B9C     	 ldr r4,[sp,#44]
 355 0270 4FEA0474 	 lsl r4,r4,#28
 356 0274 0894     	 str r4,[sp,#32]
 357 0276 DDE90801 	 ldrd r0,[sp,#32]
 358 027a CDE90001 	 strd r0,[sp]
 359 027e CDF81C90 	 str r9,[sp,#28]
 107:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	for (m = 1 ; m <= 15 ;m++)
 360              	 .loc 1 107 0
 361 0282 4FF00106 	 mov r6,#1
 103:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	best_error = 0xFFFFFFFF; /* Worst case */
 362              	 .loc 1 103 0
 363 0286 4FF0FF3A 	 mov sl,#-1
 106:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	best_divisor = 0;
 364              	 .loc 1 106 0
 365 028a 4FF00000 	 mov r0,#0
 366 028e 4FF00001 	 mov r1,#0
 367 0292 CDE90201 	 strd r0,[sp,#8]
 105:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	bestm = 0;
 368              	 .loc 1 105 0
 369 0296 0593     	 str r3,[sp,#20]
 104:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	bestd = 0;
 370              	 .loc 1 104 0
 371 0298 0493     	 str r3,[sp,#16]
 122:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  if(tmp<1 || tmp>65536) /* Out of range */
 372              	 .loc 1 122 0
 373 029a 4FF6FF77 	 movw r7,#65535
 111:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  divisor = ((uint64_t)uClk<<28)*m/(baudrate*(m+d));
 374              	 .loc 1 111 0
 375 029e 9846     	 mov r8,r3
 376 02a0 37E0     	 b .L23
 377              	.LVL15:
 378              	.L50:
 109:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		for (d = 0 ; d < m ; d++)
 379              	 .loc 1 109 0
 380 02a2 079C     	 ldr r4,[sp,#28]
 381 02a4 4FF00005 	 mov r5,#0
 130:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if(best_error == 0) break;
 382              	 .loc 1 130 0
 383 02a8 B346     	 mov fp,r6
 384              	.LVL16:
 385              	.L27:
 111:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  divisor = ((uint64_t)uClk<<28)*m/(baudrate*(m+d));
 386              	 .loc 1 111 0
 387 02aa DDE90001 	 ldrd r0,[sp]
 388 02ae 2246     	 mov r2,r4
 389 02b0 4346     	 mov r3,r8
 390 02b2 FFF7FEFF 	 bl __aeabi_uldivmod
 391              	.LVL17:
 112:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  current_error = divisor & 0xFFFFFFFF;
 392              	 .loc 1 112 0
 393 02b6 0246     	 mov r2,r0
 394              	.LVL18:
 114:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  tmp = divisor>>32;
 395              	 .loc 1 114 0
 396 02b8 0B46     	 mov r3,r1
 397              	.LVL19:
 117:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  if(current_error > ((uint32_t)1<<31)){
 398              	 .loc 1 117 0
 399 02ba B0F1004F 	 cmp r0,#-2147483648
 118:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			current_error = -current_error;
 400              	 .loc 1 118 0
 401 02be 84BF     	 itt hi
 402 02c0 4242     	 rsbhi r2,r0,#0
 403              	.LVL20:
 119:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp++;
 404              	 .loc 1 119 0
 405 02c2 4B1C     	 addhi r3,r1,#1
 406              	.LVL21:
 122:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  if(tmp<1 || tmp>65536) /* Out of range */
 407              	 .loc 1 122 0
 408 02c4 03F1FF31 	 add r1,r3,#-1
 409              	.LVL22:
 410 02c8 B942     	 cmp r1,r7
 411 02ca 0AD8     	 bhi .L25
 125:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		  if( current_error < best_error){
 412              	 .loc 1 125 0
 413 02cc 5245     	 cmp r2,sl
 414 02ce 08D2     	 bcs .L25
 415              	.LVL23:
 127:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			best_divisor = tmp;
 416              	 .loc 1 127 0
 417 02d0 0293     	 str r3,[sp,#8]
 418 02d2 4FF00001 	 mov r1,#0
 419 02d6 0391     	 str r1,[sp,#12]
 420              	.LVL24:
 130:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if(best_error == 0) break;
 421              	 .loc 1 130 0
 422 02d8 1AB3     	 cbz r2,.L26
 126:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			best_error = current_error;
 423              	 .loc 1 126 0
 424 02da 9246     	 mov sl,r2
 130:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if(best_error == 0) break;
 425              	 .loc 1 130 0
 426 02dc CDF814B0 	 str fp,[sp,#20]
 427 02e0 0495     	 str r5,[sp,#16]
 428              	.LVL25:
 429              	.L25:
 109:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		for (d = 0 ; d < m ; d++)
 430              	 .loc 1 109 0
 431 02e2 05F10105 	 add r5,r5,#1
 432              	.LVL26:
 433 02e6 4C44     	 add r4,r4,r9
 434 02e8 B542     	 cmp r5,r6
 435 02ea DED1     	 bne .L27
 436              	.LVL27:
 437              	.L28:
 134:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (best_error == 0)
 438              	 .loc 1 134 0
 439 02ec BAF1000F 	 cmp sl,#0
 440 02f0 12D0     	 beq .L48
 107:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	for (m = 1 ; m <= 15 ;m++)
 441              	 .loc 1 107 0
 442 02f2 06F10106 	 add r6,r6,#1
 443              	.LVL28:
 444 02f6 079C     	 ldr r4,[sp,#28]
 445 02f8 4C44     	 add r4,r4,r9
 446 02fa 0794     	 str r4,[sp,#28]
 447 02fc DDE90001 	 ldrd r0,[sp]
 448 0300 DDE90823 	 ldrd r2,[sp,#32]
 449 0304 8018     	 adds r0,r0,r2
 450 0306 41EB0301 	 adc r1,r1,r3
 451 030a CDE90001 	 strd r0,[sp]
 452 030e 102E     	 cmp r6,#16
 453 0310 05D0     	 beq .L49
 454              	.LVL29:
 455              	.L23:
 109:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		for (d = 0 ; d < m ; d++)
 456              	 .loc 1 109 0
 457 0312 002E     	 cmp r6,#0
 458 0314 C5D1     	 bne .L50
 459 0316 E9E7     	 b .L28
 460              	.LVL30:
 461              	.L48:
 134:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (best_error == 0)
 462              	 .loc 1 134 0
 463 0318 059E     	 ldr r6,[sp,#20]
 464 031a 049D     	 ldr r5,[sp,#16]
 465 031c 01E0     	 b .L26
 466              	.LVL31:
 467              	.L49:
 107:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	for (m = 1 ; m <= 15 ;m++)
 468              	 .loc 1 107 0
 469 031e 059E     	 ldr r6,[sp,#20]
 470              	.LVL32:
 471 0320 049D     	 ldr r5,[sp,#16]
 472              	.LVL33:
 473              	.L26:
 138:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if(best_divisor == 0) return ERROR; /* can not find best match */
 474              	 .loc 1 138 0
 475 0322 DDE90201 	 ldrd r0,[sp,#8]
 476 0326 0143     	 orrs r1,r0,r1
 477 0328 5AD0     	 beq .L29
 140:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	recalcbaud = (uClk>>4) * bestm/(best_divisor * (bestm + bestd));
 478              	 .loc 1 140 0
 479 032a 0B9C     	 ldr r4,[sp,#44]
 480 032c 4FEA1410 	 lsr r0,r4,#4
 481 0330 A919     	 adds r1,r5,r6
 482 0332 029C     	 ldr r4,[sp,#8]
 483 0334 A1FB0423 	 umull r2,r3,r1,r4
 484 0338 039C     	 ldr r4,[sp,#12]
 485 033a 01FB0433 	 mla r3,r1,r4,r3
 486 033e 00FB06F0 	 mul r0,r0,r6
 487 0342 4FF00001 	 mov r1,#0
 488 0346 FFF7FEFF 	 bl __aeabi_uldivmod
 489              	.LVL34:
 143:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if(baudrate>recalcbaud) best_error = baudrate - recalcbaud;
 490              	 .loc 1 143 0
 491 034a 4845     	 cmp r0,r9
 492 034c 34BF     	 ite cc
 493 034e C0EB0900 	 rsbcc r0,r0,r9
 494              	.LVL35:
 144:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else best_error = recalcbaud -baudrate;
 495              	 .loc 1 144 0
 496 0352 C9EB0000 	 rsbcs r0,r9,r0
 497              	.LVL36:
 146:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	best_error = best_error * 100 / baudrate;
 498              	 .loc 1 146 0
 499 0356 4FF06403 	 mov r3,#100
 500 035a 03FB00F3 	 mul r3,r3,r0
 501              	.LVL37:
 502 035e B3FBF9F9 	 udiv r9,r3,r9
 503              	.LVL38:
 148:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (best_error < UART_ACCEPTED_BAUDRATE_ERROR)
 504              	 .loc 1 148 0
 505 0362 B9F1020F 	 cmp r9,#2
 506 0366 3BD8     	 bhi .L29
 150:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 507              	 .loc 1 150 0
 508 0368 4FF00003 	 mov r3,#0
 509              	.LVL39:
 510 036c C4F20103 	 movt r3,16385
 511 0370 069C     	 ldr r4,[sp,#24]
 512 0372 9C42     	 cmp r4,r3
 513 0374 1BD1     	 bne .L32
 152:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->LCR |= UART_LCR_DLAB_EN;
 514              	 .loc 1 152 0
 515 0376 4FF00003 	 mov r3,#0
 516 037a C4F20103 	 movt r3,16385
 517 037e 1A7B     	 ldrb r2,[r3,#12]
 518 0380 42F08002 	 orr r2,r2,#128
 519 0384 1A73     	 strb r2,[r3,#12]
 153:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/DLM = UART_LOAD_DLM(best_divisor);
 520              	 .loc 1 153 0
 521 0386 0298     	 ldr r0,[sp,#8]
 522              	.LVL40:
 523 0388 C0F30722 	 ubfx r2,r0,#8,#8
 524 038c 1A71     	 strb r2,[r3,#4]
 154:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/DLL = UART_LOAD_DLL(best_divisor);
 525              	 .loc 1 154 0
 526 038e 9DF80810 	 ldrb r1,[sp,#8]
 527 0392 CAB2     	 uxtb r2,r1
 528 0394 1A70     	 strb r2,[r3,#0]
 156:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->LCR &= (~UART_LCR_DLAB_EN) & UART_LCR_BITMASK;
 529              	 .loc 1 156 0
 530 0396 1A7B     	 ldrb r2,[r3,#12]
 531 0398 02F07F02 	 and r2,r2,#127
 532 039c 1A73     	 strb r2,[r3,#12]
 157:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->FDR = (UART_FDR_MULVAL(bestm) \
 533              	 .loc 1 157 0
 534 039e 4FEA0612 	 lsl r2,r6,#4
 535 03a2 D2B2     	 uxtb r2,r2
 158:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 						| UART_FDR_DIVADDVAL(bestd)) & UART_FDR_BITMASK;
 536              	 .loc 1 158 0
 537 03a4 05F00F05 	 and r5,r5,#15
 538              	.LVL41:
 539 03a8 2A43     	 orrs r2,r2,r5
 157:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				((LPC_UART1_TypeDef *)UARTx)->FDR = (UART_FDR_MULVAL(bestm) \
 540              	 .loc 1 157 0
 541 03aa 9A62     	 str r2,[r3,#40]
 542 03ac 1FE0     	 b .L33
 543              	.LVL42:
 544              	.L32:
 162:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->LCR |= UART_LCR_DLAB_EN;
 545              	 .loc 1 162 0
 546 03ae 069C     	 ldr r4,[sp,#24]
 547 03b0 237B     	 ldrb r3,[r4,#12]
 548 03b2 43F08003 	 orr r3,r3,#128
 549 03b6 2373     	 strb r3,[r4,#12]
 163:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->/*DLIER.*/DLM = UART_LOAD_DLM(best_divisor);
 550              	 .loc 1 163 0
 551 03b8 0298     	 ldr r0,[sp,#8]
 552 03ba C0F30723 	 ubfx r3,r0,#8,#8
 553 03be 2371     	 strb r3,[r4,#4]
 164:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->/*RBTHDLR.*/DLL = UART_LOAD_DLL(best_divisor);
 554              	 .loc 1 164 0
 555 03c0 9DF80810 	 ldrb r1,[sp,#8]
 556 03c4 CBB2     	 uxtb r3,r1
 557 03c6 2370     	 strb r3,[r4,#0]
 166:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->LCR &= (~UART_LCR_DLAB_EN) & UART_LCR_BITMASK;
 558              	 .loc 1 166 0
 559 03c8 237B     	 ldrb r3,[r4,#12]
 560 03ca 03F07F03 	 and r3,r3,#127
 561 03ce 2373     	 strb r3,[r4,#12]
 167:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UARTx->FDR = (UART_FDR_MULVAL(bestm) \
 562              	 .loc 1 167 0
 563 03d0 05F00F03 	 and r3,r5,#15
 564 03d4 43EA0613 	 orr r3,r3,r6,lsl#4
 565 03d8 DBB2     	 uxtb r3,r3
 566 03da 84F82830 	 strb r3,[r4,#40]
 567 03de 0EE0     	 b .L34
 568              	.LVL43:
 569              	.L29:
 570              	.LBE5:
 571              	.LBE4:
 315:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 316:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 572              	 .loc 1 316 0
 573 03e0 4FF00003 	 mov r3,#0
 574 03e4 C4F20103 	 movt r3,16385
 575 03e8 069C     	 ldr r4,[sp,#24]
 576 03ea 9C42     	 cmp r4,r3
 577 03ec 07D1     	 bne .L34
 578              	.LVL44:
 579              	.L33:
 317:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 318:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = (((LPC_UART1_TypeDef *)UARTx)->LCR & (UART_LCR_DLAB_EN | UART_LCR_BREAK_EN)) \
 580              	 .loc 1 318 0
 581 03ee 4FF00003 	 mov r3,#0
 582 03f2 C4F20103 	 movt r3,16385
 583 03f6 1B7B     	 ldrb r3,[r3,#12]
 584 03f8 03F0C003 	 and r3,r3,#192
 585              	.LVL45:
 586 03fc 03E0     	 b .L35
 587              	.LVL46:
 588              	.L34:
 319:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				& UART_LCR_BITMASK;
 320:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 321:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 322:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 323:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = (UARTx->LCR & (UART_LCR_DLAB_EN | UART_LCR_BREAK_EN)) & UART_LCR_BITMASK;
 589              	 .loc 1 323 0
 590 03fe 069C     	 ldr r4,[sp,#24]
 591 0400 237B     	 ldrb r3,[r4,#12]
 592 0402 03F0C003 	 and r3,r3,#192
 593              	.LVL47:
 594              	.L35:
 324:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 325:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 326:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch (UART_ConfigStruct->Databits){
 595              	 .loc 1 326 0
 596 0406 0A9C     	 ldr r4,[sp,#40]
 597 0408 6279     	 ldrb r2,[r4,#5]
 598 040a 012A     	 cmp r2,#1
 327:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_DATABIT_5:
 328:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_LCR_WLEN5;
 329:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 330:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_DATABIT_6:
 331:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_LCR_WLEN6;
 599              	 .loc 1 331 0
 600 040c 08BF     	 it eq
 601 040e 43F00103 	 orreq r3,r3,#1
 602              	.LVL48:
 326:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch (UART_ConfigStruct->Databits){
 603              	 .loc 1 326 0
 604 0412 07D0     	 beq .L37
 605 0414 32B1     	 cbz r2,.L37
 606 0416 022A     	 cmp r2,#2
 332:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 333:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_DATABIT_7:
 334:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_LCR_WLEN7;
 335:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 336:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_DATABIT_8:
 337:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	default:
 338:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_LCR_WLEN8;
 607              	 .loc 1 338 0
 608 0418 18BF     	 it ne
 609 041a 43F00303 	 orrne r3,r3,#3
 326:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch (UART_ConfigStruct->Databits){
 610              	 .loc 1 326 0
 611 041e 01D1     	 bne .L37
 334:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_LCR_WLEN7;
 612              	 .loc 1 334 0
 613 0420 43F00203 	 orr r3,r3,#2
 614              	.LVL49:
 615              	.L37:
 339:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 340:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 341:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 342:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UART_ConfigStruct->Parity == UART_PARITY_NONE)
 616              	 .loc 1 342 0
 617 0424 0A9C     	 ldr r4,[sp,#40]
 618 0426 2279     	 ldrb r2,[r4,#4]
 619 0428 7AB1     	 cbz r2,.L40
 343:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 344:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Do nothing...
 345:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 346:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 347:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 348:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_LCR_PARITY_EN;
 620              	 .loc 1 348 0
 621 042a 43F00803 	 orr r3,r3,#8
 622              	.LVL50:
 349:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		switch (UART_ConfigStruct->Parity)
 623              	 .loc 1 349 0
 624 042e 032A     	 cmp r2,#3
 350:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 351:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART_PARITY_ODD:
 352:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp |= UART_LCR_PARITY_ODD;
 353:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 354:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 355:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART_PARITY_EVEN:
 356:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp |= UART_LCR_PARITY_EVEN;
 357:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 358:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 359:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART_PARITY_SP_1:
 360:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp |= UART_LCR_PARITY_F_1;
 625              	 .loc 1 360 0
 626 0430 08BF     	 it eq
 627 0432 43F02003 	 orreq r3,r3,#32
 628              	.LVL51:
 349:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		switch (UART_ConfigStruct->Parity)
 629              	 .loc 1 349 0
 630 0436 08D0     	 beq .L40
 631 0438 042A     	 cmp r2,#4
 361:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 362:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 363:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART_PARITY_SP_0:
 364:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp |= UART_LCR_PARITY_F_0;
 632              	 .loc 1 364 0
 633 043a 08BF     	 it eq
 634 043c 43F03003 	 orreq r3,r3,#48
 349:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		switch (UART_ConfigStruct->Parity)
 635              	 .loc 1 349 0
 636 0440 03D0     	 beq .L40
 637 0442 022A     	 cmp r2,#2
 356:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp |= UART_LCR_PARITY_EVEN;
 638              	 .loc 1 356 0
 639 0444 08BF     	 it eq
 640 0446 43F01003 	 orreq r3,r3,#16
 641              	.L40:
 642              	.LVL52:
 365:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 366:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		default:
 367:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 368:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 369:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 370:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 371:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch (UART_ConfigStruct->Stopbits){
 643              	 .loc 1 371 0
 644 044a 0A9C     	 ldr r4,[sp,#40]
 645 044c A279     	 ldrb r2,[r4,#6]
 646 044e 012A     	 cmp r2,#1
 372:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_STOPBIT_2:
 373:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_LCR_STOPBIT_SEL;
 647              	 .loc 1 373 0
 648 0450 08BF     	 it eq
 649 0452 43F00403 	 orreq r3,r3,#4
 650              	.LVL53:
 374:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 375:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_STOPBIT_1:
 376:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	default:
 377:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Do no thing
 378:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 379:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 380:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 381:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 382:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// Write back to LCR, configure FIFO and Disable Tx
 383:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) ==  LPC_UART1)
 651              	 .loc 1 383 0
 652 0456 4FF00002 	 mov r2,#0
 653 045a C4F20102 	 movt r2,16385
 654 045e 069C     	 ldr r4,[sp,#24]
 655 0460 9442     	 cmp r4,r2
 384:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 385:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->LCR = (uint8_t)(tmp & UART_LCR_BITMASK);
 656              	 .loc 1 385 0
 657 0462 DBB2     	 uxtb r3,r3
 658              	.LVL54:
 659 0464 03BF     	 ittte eq
 660 0466 0022     	 moveq r2,#0
 661 0468 C4F20102 	 movteq r2,16385
 662 046c 1373     	 strbeq r3,[r2,#12]
 386:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 387:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 388:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 389:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->LCR = (uint8_t)(tmp & UART_LCR_BITMASK);
 663              	 .loc 1 389 0
 664 046e 069C     	 ldrne r4,[sp,#24]
 665 0470 18BF     	 it ne
 666 0472 2373     	 strbne r3,[r4,#12]
 390:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 391:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 667              	 .loc 1 391 0
 668 0474 0DB0     	 add sp,sp,#52
 669 0476 BDE8F08F 	 pop {r4,r5,r6,r7,r8,r9,sl,fp,pc}
 670              	 .cfi_endproc
 671              	.LFE56:
 673 047a 00BF     	 .section .text.UART_ConfigStructInit,"ax",%progbits
 674              	 .align 2
 675              	 .global UART_ConfigStructInit
 676              	 .thumb
 677              	 .thumb_func
 679              	UART_ConfigStructInit:
 680              	.LFB58:
 392:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 393:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 394:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		De-initializes the UARTx peripheral registers to their
 395:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *                  default reset values.
 396:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 397:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 398:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 399:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 400:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 401:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		None
 402:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 403:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_DeInit(LPC_UART_TypeDef* UARTx)
 404:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 405:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// For debug mode
 406:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 407:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 408:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_TxCmd(UARTx, DISABLE);
 409:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 410:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART0
 411:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx == LPC_UART0)
 412:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 413:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 414:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, DISABLE);
 415:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 416:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif
 417:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 418:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART1
 419:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 420:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 421:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 422:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, DISABLE);
 423:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 424:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif
 425:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 426:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART2
 427:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx == LPC_UART2)
 428:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 429:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 430:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, DISABLE);
 431:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 432:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif
 433:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 434:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART3
 435:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx == LPC_UART3)
 436:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 437:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		/* Set up clock and power for UART module */
 438:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, DISABLE);
 439:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 440:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif
 441:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 442:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 443:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*****************************************************************************//**
 444:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @brief		Fills each UART_InitStruct member with its default value:
 445:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- 9600 bps
 446:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- 8-bit data
 447:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- 1 Stopbit
 448:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- None Parity
 449:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @param[in]	UART_InitStruct Pointer to a UART_CFG_Type structure
 450:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *                    which will be initialized.
 451:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @return		None
 452:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *******************************************************************************/
 453:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_ConfigStructInit(UART_CFG_Type *UART_InitStruct)
 454:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 681              	 .loc 1 454 0
 682              	 .cfi_startproc
 683              	 
 684              	 
 685              	 
 686              	.LVL55:
 455:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_InitStruct->Baud_rate = 9600;
 687              	 .loc 1 455 0
 688 0000 4FF41653 	 mov r3,#9600
 689 0004 0360     	 str r3,[r0,#0]
 456:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_InitStruct->Databits = UART_DATABIT_8;
 690              	 .loc 1 456 0
 691 0006 4FF00303 	 mov r3,#3
 692 000a 4371     	 strb r3,[r0,#5]
 457:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_InitStruct->Parity = UART_PARITY_NONE;
 693              	 .loc 1 457 0
 694 000c 4FF00003 	 mov r3,#0
 695 0010 0371     	 strb r3,[r0,#4]
 458:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_InitStruct->Stopbits = UART_STOPBIT_1;
 696              	 .loc 1 458 0
 697 0012 8371     	 strb r3,[r0,#6]
 459:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 698              	 .loc 1 459 0
 699 0014 7047     	 bx lr
 700              	 .cfi_endproc
 701              	.LFE58:
 703 0016 00BF     	 .section .text.UART_SendByte,"ax",%progbits
 704              	 .align 2
 705              	 .global UART_SendByte
 706              	 .thumb
 707              	 .thumb_func
 709              	UART_SendByte:
 710              	.LFB59:
 460:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 461:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* UART Send/Recieve functions -------------------------------------------------*/
 462:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 463:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Transmit a single data through UART peripheral
 464:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 465:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 466:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 467:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 468:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 469:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	Data	Data to transmit (must be 8-bit long)
 470:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		None
 471:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 472:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_SendByte(LPC_UART_TypeDef* UARTx, uint8_t Data)
 473:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 711              	 .loc 1 473 0
 712              	 .cfi_startproc
 713              	 
 714              	 
 715              	.LVL56:
 716 0000 38B5     	 push {r3,r4,r5,lr}
 717              	.LCFI2:
 718              	 .cfi_def_cfa_offset 16
 719              	 .cfi_offset 14,-4
 720              	 .cfi_offset 5,-8
 721              	 .cfi_offset 4,-12
 722              	 .cfi_offset 3,-16
 723 0002 0446     	 mov r4,r0
 724 0004 0D46     	 mov r5,r1
 474:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 725              	 .loc 1 474 0
 726 0006 4FF44043 	 mov r3,#49152
 727 000a C4F20003 	 movt r3,16384
 728 000e 4FF00002 	 mov r2,#0
 729 0012 C4F20102 	 movt r2,16385
 730 0016 821A     	 subs r2,r0,r2
 731 0018 18BF     	 it ne
 732 001a 0122     	 movne r2,#1
 733 001c 9842     	 cmp r0,r3
 734 001e 0CBF     	 ite eq
 735 0020 0023     	 moveq r3,#0
 736 0022 02F00103 	 andne r3,r2,#1
 737 0026 C3B1     	 cbz r3,.L62
 738              	 .loc 1 474 0 is_stmt 0 discriminator 1
 739 0028 4FF40043 	 mov r3,#32768
 740 002c C4F20903 	 movt r3,16393
 741 0030 4FF44042 	 mov r2,#49152
 742 0034 C4F20902 	 movt r2,16393
 743 0038 821A     	 subs r2,r0,r2
 744 003a 18BF     	 it ne
 745 003c 0122     	 movne r2,#1
 746 003e 9842     	 cmp r0,r3
 747 0040 0CBF     	 ite eq
 748 0042 0023     	 moveq r3,#0
 749 0044 02F00103 	 andne r3,r2,#1
 750 0048 3BB1     	 cbz r3,.L62
 751              	 .loc 1 474 0 discriminator 2
 752 004a 40F20000 	 movw r0,#:lower16:.LC0
 753              	.LVL57:
 754 004e C0F20000 	 movt r0,#:upper16:.LC0
 755 0052 4FF4ED71 	 mov r1,#474
 756              	.LVL58:
 757 0056 FFF7FEFF 	 bl check_failed
 758              	.L62:
 475:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 476:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 759              	 .loc 1 476 0 is_stmt 1
 760 005a 4FF00003 	 mov r3,#0
 761 005e C4F20103 	 movt r3,16385
 762 0062 9C42     	 cmp r4,r3
 477:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 478:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/THR = Data & UART_THR_MASKBIT;
 763              	 .loc 1 478 0
 764 0064 03BF     	 ittte eq
 765 0066 0023     	 moveq r3,#0
 766 0068 C4F20103 	 movteq r3,16385
 767 006c 1D70     	 strbeq r5,[r3,#0]
 479:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 480:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 481:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 482:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->/*RBTHDLR.*/THR = Data & UART_THR_MASKBIT;
 768              	 .loc 1 482 0
 769 006e 2570     	 strbne r5,[r4,#0]
 770 0070 38BD     	 pop {r3,r4,r5,pc}
 771              	 .cfi_endproc
 772              	.LFE59:
 774 0072 00BF     	 .section .text.UART_ReceiveByte,"ax",%progbits
 775              	 .align 2
 776              	 .global UART_ReceiveByte
 777              	 .thumb
 778              	 .thumb_func
 780              	UART_ReceiveByte:
 781              	.LFB60:
 483:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 484:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 485:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 486:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 487:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 488:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 489:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Receive a single data from UART peripheral
 490:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 491:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 492:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 493:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 494:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 495:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		Data received
 496:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 497:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** uint8_t UART_ReceiveByte(LPC_UART_TypeDef* UARTx)
 498:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 782              	 .loc 1 498 0
 783              	 .cfi_startproc
 784              	 
 785              	 
 786              	.LVL59:
 787 0000 10B5     	 push {r4,lr}
 788              	.LCFI3:
 789              	 .cfi_def_cfa_offset 8
 790              	 .cfi_offset 14,-4
 791              	 .cfi_offset 4,-8
 792 0002 0446     	 mov r4,r0
 499:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 793              	 .loc 1 499 0
 794 0004 4FF44043 	 mov r3,#49152
 795 0008 C4F20003 	 movt r3,16384
 796 000c 4FF00002 	 mov r2,#0
 797 0010 C4F20102 	 movt r2,16385
 798 0014 821A     	 subs r2,r0,r2
 799 0016 18BF     	 it ne
 800 0018 0122     	 movne r2,#1
 801 001a 9842     	 cmp r0,r3
 802 001c 0CBF     	 ite eq
 803 001e 0023     	 moveq r3,#0
 804 0020 02F00103 	 andne r3,r2,#1
 805 0024 C3B1     	 cbz r3,.L66
 806              	 .loc 1 499 0 is_stmt 0 discriminator 1
 807 0026 4FF40043 	 mov r3,#32768
 808 002a C4F20903 	 movt r3,16393
 809 002e 4FF44042 	 mov r2,#49152
 810 0032 C4F20902 	 movt r2,16393
 811 0036 821A     	 subs r2,r0,r2
 812 0038 18BF     	 it ne
 813 003a 0122     	 movne r2,#1
 814 003c 9842     	 cmp r0,r3
 815 003e 0CBF     	 ite eq
 816 0040 0023     	 moveq r3,#0
 817 0042 02F00103 	 andne r3,r2,#1
 818 0046 3BB1     	 cbz r3,.L66
 819              	 .loc 1 499 0 discriminator 2
 820 0048 40F20000 	 movw r0,#:lower16:.LC0
 821              	.LVL60:
 822 004c C0F20000 	 movt r0,#:upper16:.LC0
 823 0050 40F2F311 	 movw r1,#499
 824 0054 FFF7FEFF 	 bl check_failed
 825              	.L66:
 500:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 501:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 826              	 .loc 1 501 0 is_stmt 1
 827 0058 4FF00003 	 mov r3,#0
 828 005c C4F20103 	 movt r3,16385
 829 0060 9C42     	 cmp r4,r3
 502:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 503:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		return (((LPC_UART1_TypeDef *)UARTx)->/*RBTHDLR.*/RBR & UART_RBR_MASKBIT);
 830              	 .loc 1 503 0
 831 0062 03BF     	 ittte eq
 832 0064 0023     	 moveq r3,#0
 833 0066 C4F20103 	 movteq r3,16385
 834 006a 1878     	 ldrbeq r0,[r3,#0]
 504:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 505:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 506:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 507:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		return (UARTx->/*RBTHDLR.*/RBR & UART_RBR_MASKBIT);
 835              	 .loc 1 507 0
 836 006c 2078     	 ldrbne r0,[r4,#0]
 508:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 509:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 837              	 .loc 1 509 0
 838 006e 10BD     	 pop {r4,pc}
 839              	 .cfi_endproc
 840              	.LFE60:
 842              	 .section .text.UART_Send,"ax",%progbits
 843              	 .align 2
 844              	 .global UART_Send
 845              	 .thumb
 846              	 .thumb_func
 848              	UART_Send:
 849              	.LFB61:
 510:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 511:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 512:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Send a block of data via UART peripheral
 513:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	Selected UART peripheral used to send data, should be:
 514:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 515:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 516:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 517:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 518:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	txbuf 	Pointer to Transmit buffer
 519:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	buflen 	Length of Transmit buffer
 520:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in] 	flag 	Flag used in  UART transfer, should be
 521:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 						NONE_BLOCKING or BLOCKING
 522:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		Number of bytes sent.
 523:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *
 524:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * Note: when using UART in BLOCKING mode, a time-out condition is used
 525:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * via defined symbol UART_BLOCKING_TIMEOUT.
 526:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 527:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** uint32_t UART_Send(LPC_UART_TypeDef *UARTx, uint8_t *txbuf,
 528:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uint32_t buflen, TRANSFER_BLOCK_Type flag)
 529:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 850              	 .loc 1 529 0
 851              	 .cfi_startproc
 852              	 
 853              	 
 854              	.LVL61:
 855 0000 2DE9F84F 	 push {r3,r4,r5,r6,r7,r8,r9,sl,fp,lr}
 856              	.LCFI4:
 857              	 .cfi_def_cfa_offset 40
 858              	 .cfi_offset 14,-4
 859              	 .cfi_offset 11,-8
 860              	 .cfi_offset 10,-12
 861              	 .cfi_offset 9,-16
 862              	 .cfi_offset 8,-20
 863              	 .cfi_offset 7,-24
 864              	 .cfi_offset 6,-28
 865              	 .cfi_offset 5,-32
 866              	 .cfi_offset 4,-36
 867              	 .cfi_offset 3,-40
 868 0004 0446     	 mov r4,r0
 869 0006 8946     	 mov r9,r1
 870              	.LVL62:
 530:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t bToSend, bSent, timeOut, fifo_cnt;
 531:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint8_t *pChar = txbuf;
 532:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 533:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	bToSend = buflen;
 534:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 535:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// blocking mode
 536:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (flag == BLOCKING) {
 871              	 .loc 1 536 0
 872 0008 012B     	 cmp r3,#1
 873 000a 59D1     	 bne .L90
 874              	.LVL63:
 875 000c 23E0     	 b .L91
 876              	.LVL64:
 877              	.L73:
 537:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		bSent = 0;
 538:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToSend){
 539:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			timeOut = UART_BLOCKING_TIMEOUT;
 540:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			// Wait for THR empty with timeout
 541:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_THRE)) {
 542:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				if (timeOut == 0) break;
 878              	 .loc 1 542 0
 879 000e 002B     	 cmp r3,#0
 880 0010 5FD0     	 beq .L72
 881              	.LVL65:
 882              	.L76:
 543:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				timeOut--;
 883              	 .loc 1 543 0
 884 0012 03F1FF33 	 add r3,r3,#-1
 885              	.LVL66:
 541:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_THRE)) {
 886              	 .loc 1 541 0
 887 0016 227D     	 ldrb r2,[r4,#20]
 888 0018 12F0200F 	 tst r2,#32
 889 001c F7D0     	 beq .L73
 544:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 545:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			// Time out!
 546:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if(timeOut == 0) break;
 890              	 .loc 1 546 0
 891 001e 002B     	 cmp r3,#0
 892 0020 57D0     	 beq .L72
 893              	.LVL67:
 894              	.L77:
 547:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			fifo_cnt = UART_TX_FIFO_SIZE;
 548:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (fifo_cnt && bToSend){
 895              	 .loc 1 548 0 discriminator 1
 896 0022 002D     	 cmp r5,#0
 897 0024 55D0     	 beq .L72
 898              	 .loc 1 548 0 is_stmt 0
 899 0026 D046     	 mov r8,sl
 900 0028 D946     	 mov r9,fp
 901              	.LVL68:
 902              	.L74:
 549:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UART_SendByte(UARTx, (*pChar++));
 903              	 .loc 1 549 0 is_stmt 1
 904 002a 18F8011B 	 ldrb r1,[r8],#1
 905              	.LVL69:
 906 002e C246     	 mov sl,r8
 907              	.LVL70:
 908 0030 2046     	 mov r0,r4
 909 0032 FFF7FEFF 	 bl UART_SendByte
 910              	.LVL71:
 550:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				fifo_cnt--;
 551:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				bToSend--;
 552:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				bSent++;
 911              	 .loc 1 552 0
 912 0036 07F10107 	 add r7,r7,#1
 913              	.LVL72:
 548:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (fifo_cnt && bToSend){
 914              	 .loc 1 548 0
 915 003a B9F10109 	 subs r9,r9,#1
 916              	.LVL73:
 917 003e 0CBF     	 ite eq
 918 0040 0023     	 moveq r3,#0
 919 0042 0123     	 movne r3,#1
 920 0044 013D     	 subs r5,r5,#1
 921              	.LVL74:
 922 0046 0CBF     	 ite eq
 923 0048 0023     	 moveq r3,#0
 924 004a 03F00103 	 andne r3,r3,#1
 925 004e 002B     	 cmp r3,#0
 926 0050 EBD1     	 bne .L74
 538:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToSend){
 927              	 .loc 1 538 0
 928 0052 65B9     	 cbnz r5,.L75
 929 0054 3DE0     	 b .L72
 930              	.LVL75:
 931              	.L91:
 538:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToSend){
 932              	 .loc 1 538 0 is_stmt 0 discriminator 1
 933 0056 4FF00007 	 mov r7,#0
 934 005a 002A     	 cmp r2,#0
 935 005c 39D0     	 beq .L72
 538:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToSend){
 936              	 .loc 1 538 0
 937 005e 8A46     	 mov sl,r1
 938 0060 1546     	 mov r5,r2
 939 0062 4FF00007 	 mov r7,#0
 541:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_THRE)) {
 940              	 .loc 1 541 0 is_stmt 1
 941 0066 4FF0FF36 	 mov r6,#-1
 548:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (fifo_cnt && bToSend){
 942              	 .loc 1 548 0
 943 006a 4FF0100B 	 mov fp,#16
 944              	.LVL76:
 945              	.L75:
 541:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_THRE)) {
 946              	 .loc 1 541 0 discriminator 1
 947 006e 237D     	 ldrb r3,[r4,#20]
 948 0070 13F0200F 	 tst r3,#32
 949 0074 08BF     	 it eq
 950 0076 3346     	 moveq r3,r6
 951 0078 CBD0     	 beq .L76
 952 007a D2E7     	 b .L77
 953              	.LVL77:
 954              	.L79:
 553:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 554:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 555:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 556:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// None blocking mode
 557:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else {
 558:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		bSent = 0;
 559:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToSend) {
 560:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if (!(UARTx->LSR & UART_LSR_THRE)){
 955              	 .loc 1 560 0
 956 007c 237D     	 ldrb r3,[r4,#20]
 957 007e 13F0200F 	 tst r3,#32
 958 0082 26D0     	 beq .L72
 959 0084 3546     	 mov r5,r6
 960              	.LVL78:
 961 0086 05E0     	 b .L89
 962              	.LVL79:
 963              	.L92:
 964 0088 9046     	 mov r8,r2
 965 008a 4FF01005 	 mov r5,#16
 966 008e 4FF00007 	 mov r7,#0
 967 0092 2E46     	 mov r6,r5
 968              	.LVL80:
 969              	.L89:
 561:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				break;
 562:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 563:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			fifo_cnt = UART_TX_FIFO_SIZE;
 564:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (fifo_cnt && bToSend) {
 565:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				UART_SendByte(UARTx, (*pChar++));
 970              	 .loc 1 565 0
 971 0094 2046     	 mov r0,r4
 972 0096 19F80710 	 ldrb r1,[r9,r7]
 973 009a FFF7FEFF 	 bl UART_SendByte
 974              	.LVL81:
 566:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				bToSend--;
 567:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				fifo_cnt--;
 568:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				bSent++;
 975              	 .loc 1 568 0
 976 009e 07F10107 	 add r7,r7,#1
 977              	.LVL82:
 564:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (fifo_cnt && bToSend) {
 978              	 .loc 1 564 0
 979 00a2 B8F10108 	 subs r8,r8,#1
 980              	.LVL83:
 981 00a6 0CBF     	 ite eq
 982 00a8 0023     	 moveq r3,#0
 983 00aa 0123     	 movne r3,#1
 984 00ac 013D     	 subs r5,r5,#1
 985              	.LVL84:
 986 00ae 0CBF     	 ite eq
 987 00b0 0022     	 moveq r2,#0
 988 00b2 03F00102 	 andne r2,r3,#1
 989 00b6 002A     	 cmp r2,#0
 990 00b8 ECD1     	 bne .L89
 559:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToSend) {
 991              	 .loc 1 559 0
 992 00ba 002B     	 cmp r3,#0
 993 00bc DED1     	 bne .L79
 994 00be 08E0     	 b .L72
 995              	.LVL85:
 996              	.L90:
 559:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToSend) {
 997              	 .loc 1 559 0 is_stmt 0 discriminator 1
 998 00c0 4FF00007 	 mov r7,#0
 999 00c4 2AB1     	 cbz r2,.L72
 560:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if (!(UARTx->LSR & UART_LSR_THRE)){
 1000              	 .loc 1 560 0 is_stmt 1
 1001 00c6 037D     	 ldrb r3,[r0,#20]
 1002              	.LVL86:
 1003 00c8 13F0200F 	 tst r3,#32
 1004 00cc 08BF     	 it eq
 1005 00ce 0027     	 moveq r7,#0
 1006 00d0 DAD1     	 bne .L92
 1007              	.LVL87:
 1008              	.L72:
 569:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 570:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 571:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 572:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	return bSent;
 573:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 1009              	 .loc 1 573 0
 1010 00d2 3846     	 mov r0,r7
 1011 00d4 BDE8F88F 	 pop {r3,r4,r5,r6,r7,r8,r9,sl,fp,pc}
 1012              	 .cfi_endproc
 1013              	.LFE61:
 1015              	 .section .text.UART_Receive,"ax",%progbits
 1016              	 .align 2
 1017              	 .global UART_Receive
 1018              	 .thumb
 1019              	 .thumb_func
 1021              	UART_Receive:
 1022              	.LFB62:
 574:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 575:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 576:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Receive a block of data via UART peripheral
 577:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	Selected UART peripheral used to send data,
 578:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				should be:
 579:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 580:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 581:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 582:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 583:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[out]	rxbuf 	Pointer to Received buffer
 584:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	buflen 	Length of Received buffer
 585:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in] 	flag 	Flag mode, should be NONE_BLOCKING or BLOCKING
 586:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 587:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		Number of bytes received
 588:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *
 589:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * Note: when using UART in BLOCKING mode, a time-out condition is used
 590:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * via defined symbol UART_BLOCKING_TIMEOUT.
 591:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 592:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** uint32_t UART_Receive(LPC_UART_TypeDef *UARTx, uint8_t *rxbuf, \
 593:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		uint32_t buflen, TRANSFER_BLOCK_Type flag)
 594:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1023              	 .loc 1 594 0
 1024              	 .cfi_startproc
 1025              	 
 1026              	 
 1027              	.LVL88:
 1028 0000 2DE9F041 	 push {r4,r5,r6,r7,r8,lr}
 1029              	.LCFI5:
 1030              	 .cfi_def_cfa_offset 24
 1031              	 .cfi_offset 14,-4
 1032              	 .cfi_offset 8,-8
 1033              	 .cfi_offset 7,-12
 1034              	 .cfi_offset 6,-16
 1035              	 .cfi_offset 5,-20
 1036              	 .cfi_offset 4,-24
 1037 0004 0446     	 mov r4,r0
 1038 0006 0F46     	 mov r7,r1
 1039 0008 1646     	 mov r6,r2
 1040              	.LVL89:
 595:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t bToRecv, bRecv, timeOut;
 596:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint8_t *pChar = rxbuf;
 597:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 598:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	bToRecv = buflen;
 599:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 600:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// Blocking mode
 601:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (flag == BLOCKING) {
 1041              	 .loc 1 601 0
 1042 000a 012B     	 cmp r3,#1
 1043 000c 0AD0     	 beq .L94
 1044              	.LVL90:
 602:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		bRecv = 0;
 603:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToRecv){
 604:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			timeOut = UART_BLOCKING_TIMEOUT;
 605:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_RDR)){
 606:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				if (timeOut == 0) break;
 607:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				timeOut--;
 608:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 609:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			// Time out!
 610:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if(timeOut == 0) break;
 611:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			// Get data from the buffer
 612:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			(*pChar++) = UART_ReceiveByte(UARTx);
 613:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			bToRecv--;
 614:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			bRecv++;
 615:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 616:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 617:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// None blocking mode
 618:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else {
 619:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		bRecv = 0;
 620:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToRecv) {
 1045              	 .loc 1 620 0 discriminator 1
 1046 000e 4FF00005 	 mov r5,#0
 1047 0012 002A     	 cmp r2,#0
 1048 0014 35D0     	 beq .L95
 621:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if (!(UARTx->LSR & UART_LSR_RDR)) {
 1049              	 .loc 1 621 0
 1050 0016 037D     	 ldrb r3,[r0,#20]
 1051              	.LVL91:
 1052 0018 13F0010F 	 tst r3,#1
 1053 001c 18BF     	 it ne
 1054 001e 0025     	 movne r5,#0
 1055 0020 24D1     	 bne .L96
 1056 0022 2CE0     	 b .L106
 1057              	.LVL92:
 1058              	.L94:
 603:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToRecv){
 1059              	 .loc 1 603 0 discriminator 1
 1060 0024 4FF00005 	 mov r5,#0
 1061 0028 8AB9     	 cbnz r2,.L107
 1062 002a 2AE0     	 b .L95
 1063              	.LVL93:
 1064              	.L98:
 606:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				if (timeOut == 0) break;
 1065              	 .loc 1 606 0
 1066 002c 4BB3     	 cbz r3,.L95
 1067              	.LVL94:
 1068              	.L99:
 607:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				timeOut--;
 1069              	 .loc 1 607 0
 1070 002e 03F1FF33 	 add r3,r3,#-1
 1071              	.LVL95:
 605:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_RDR)){
 1072              	 .loc 1 605 0
 1073 0032 227D     	 ldrb r2,[r4,#20]
 1074 0034 12F0010F 	 tst r2,#1
 1075 0038 F8D0     	 beq .L98
 610:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if(timeOut == 0) break;
 1076              	 .loc 1 610 0
 1077 003a 13B3     	 cbz r3,.L95
 1078              	.LVL96:
 1079              	.L100:
 612:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			(*pChar++) = UART_ReceiveByte(UARTx);
 1080              	 .loc 1 612 0
 1081 003c 2046     	 mov r0,r4
 1082 003e FFF7FEFF 	 bl UART_ReceiveByte
 1083 0042 7855     	 strb r0,[r7,r5]
 614:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			bRecv++;
 1084              	 .loc 1 614 0
 1085 0044 05F10105 	 add r5,r5,#1
 1086              	.LVL97:
 603:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToRecv){
 1087              	 .loc 1 603 0
 1088 0048 B542     	 cmp r5,r6
 1089 004a 04D1     	 bne .L97
 1090 004c 19E0     	 b .L95
 1091              	.LVL98:
 1092              	.L107:
 1093 004e 4FF00005 	 mov r5,#0
 605:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_RDR)){
 1094              	 .loc 1 605 0
 1095 0052 4FF0FF38 	 mov r8,#-1
 1096              	.LVL99:
 1097              	.L97:
 605:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			while (!(UARTx->LSR & UART_LSR_RDR)){
 1098              	 .loc 1 605 0 is_stmt 0 discriminator 1
 1099 0056 237D     	 ldrb r3,[r4,#20]
 1100 0058 13F0010F 	 tst r3,#1
 1101 005c 08BF     	 it eq
 1102 005e 4346     	 moveq r3,r8
 1103 0060 E5D0     	 beq .L99
 1104 0062 EBE7     	 b .L100
 1105              	.LVL100:
 1106              	.L101:
 1107              	 .loc 1 621 0 is_stmt 1
 1108 0064 237D     	 ldrb r3,[r4,#20]
 1109 0066 13F0010F 	 tst r3,#1
 1110 006a 0AD0     	 beq .L95
 1111              	.LVL101:
 1112              	.L96:
 622:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				break;
 623:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			} else {
 624:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				(*pChar++) = UART_ReceiveByte(UARTx);
 1113              	 .loc 1 624 0
 1114 006c 2046     	 mov r0,r4
 1115 006e FFF7FEFF 	 bl UART_ReceiveByte
 1116 0072 7855     	 strb r0,[r7,r5]
 625:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				bRecv++;
 1117              	 .loc 1 625 0
 1118 0074 05F10105 	 add r5,r5,#1
 1119              	.LVL102:
 620:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (bToRecv) {
 1120              	 .loc 1 620 0
 1121 0078 B542     	 cmp r5,r6
 1122 007a F3D1     	 bne .L101
 1123 007c 01E0     	 b .L95
 1124              	.LVL103:
 1125              	.L106:
 621:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			if (!(UARTx->LSR & UART_LSR_RDR)) {
 1126              	 .loc 1 621 0
 1127 007e 4FF00005 	 mov r5,#0
 1128              	.LVL104:
 1129              	.L95:
 626:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				bToRecv--;
 627:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			}
 628:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 629:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 630:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	return bRecv;
 631:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 1130              	 .loc 1 631 0
 1131 0082 2846     	 mov r0,r5
 1132 0084 BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 1133              	 .cfi_endproc
 1134              	.LFE62:
 1136              	 .section .text.UART_ForceBreak,"ax",%progbits
 1137              	 .align 2
 1138              	 .global UART_ForceBreak
 1139              	 .thumb
 1140              	 .thumb_func
 1142              	UART_ForceBreak:
 1143              	.LFB63:
 632:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 633:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 634:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Force BREAK character on UART line, output pin UARTx TXD is
 635:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				forced to logic 0.
 636:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 637:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 638:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 639:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 640:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 641:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		None
 642:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 643:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_ForceBreak(LPC_UART_TypeDef* UARTx)
 644:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1144              	 .loc 1 644 0
 1145              	 .cfi_startproc
 1146              	 
 1147              	 
 1148              	.LVL105:
 1149 0000 10B5     	 push {r4,lr}
 1150              	.LCFI6:
 1151              	 .cfi_def_cfa_offset 8
 1152              	 .cfi_offset 14,-4
 1153              	 .cfi_offset 4,-8
 1154 0002 0446     	 mov r4,r0
 645:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 1155              	 .loc 1 645 0
 1156 0004 4FF44043 	 mov r3,#49152
 1157 0008 C4F20003 	 movt r3,16384
 1158 000c 4FF00002 	 mov r2,#0
 1159 0010 C4F20102 	 movt r2,16385
 1160 0014 821A     	 subs r2,r0,r2
 1161 0016 18BF     	 it ne
 1162 0018 0122     	 movne r2,#1
 1163 001a 9842     	 cmp r0,r3
 1164 001c 0CBF     	 ite eq
 1165 001e 0023     	 moveq r3,#0
 1166 0020 02F00103 	 andne r3,r2,#1
 1167 0024 C3B1     	 cbz r3,.L109
 1168              	 .loc 1 645 0 is_stmt 0 discriminator 1
 1169 0026 4FF40043 	 mov r3,#32768
 1170 002a C4F20903 	 movt r3,16393
 1171 002e 4FF44042 	 mov r2,#49152
 1172 0032 C4F20902 	 movt r2,16393
 1173 0036 821A     	 subs r2,r0,r2
 1174 0038 18BF     	 it ne
 1175 003a 0122     	 movne r2,#1
 1176 003c 9842     	 cmp r0,r3
 1177 003e 0CBF     	 ite eq
 1178 0040 0023     	 moveq r3,#0
 1179 0042 02F00103 	 andne r3,r2,#1
 1180 0046 3BB1     	 cbz r3,.L109
 1181              	 .loc 1 645 0 discriminator 2
 1182 0048 40F20000 	 movw r0,#:lower16:.LC0
 1183              	.LVL106:
 1184 004c C0F20000 	 movt r0,#:upper16:.LC0
 1185 0050 40F28521 	 movw r1,#645
 1186 0054 FFF7FEFF 	 bl check_failed
 1187              	.L109:
 646:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 647:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 1188              	 .loc 1 647 0 is_stmt 1
 1189 0058 4FF00003 	 mov r3,#0
 1190 005c C4F20103 	 movt r3,16385
 1191 0060 9C42     	 cmp r4,r3
 648:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 649:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->LCR |= UART_LCR_BREAK_EN;
 1192              	 .loc 1 649 0
 1193 0062 01BF     	 itttt eq
 1194 0064 0023     	 moveq r3,#0
 1195 0066 C4F20103 	 movteq r3,16385
 1196 006a 1A7B     	 ldrbeq r2,[r3,#12]
 1197 006c 42F04002 	 orreq r2,r2,#64
 1198 0070 0FBF     	 iteee eq
 1199 0072 1A73     	 strbeq r2,[r3,#12]
 650:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 651:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 652:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 653:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->LCR |= UART_LCR_BREAK_EN;
 1200              	 .loc 1 653 0
 1201 0074 237B     	 ldrbne r3,[r4,#12]
 1202 0076 43F04003 	 orrne r3,r3,#64
 1203 007a 2373     	 strbne r3,[r4,#12]
 1204 007c 10BD     	 pop {r4,pc}
 1205              	 .cfi_endproc
 1206              	.LFE63:
 1208 007e 00BF     	 .section .text.UART_IntConfig,"ax",%progbits
 1209              	 .align 2
 1210              	 .global UART_IntConfig
 1211              	 .thumb
 1212              	 .thumb_func
 1214              	UART_IntConfig:
 1215              	.LFB64:
 654:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 655:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 656:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 657:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 658:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /********************************************************************//**
 659:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief 		Enable or disable specified UART interrupt.
 660:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be
 661:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 662:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 663:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 664:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 665:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTIntCfg	Specifies the interrupt flag,
 666:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				should be one of the following:
 667:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_INTCFG_RBR 	:  RBR Interrupt enable
 668:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_INTCFG_THRE 	:  THR Interrupt enable
 669:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_INTCFG_RLS 	:  RX line status interrupt enable
 670:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART1_INTCFG_MS	:  Modem status interrupt enable (UART1 only)
 671:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART1_INTCFG_CTS	:  CTS1 signal transition interrupt enable (UART1 only)
 672:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_INTCFG_ABEO 	:  Enables the end of auto-baud interrupt
 673:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_INTCFG_ABTO 	:  Enables the auto-baud time-out interrupt
 674:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	NewState New state of specified UART interrupt type,
 675:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				should be:
 676:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- ENALBE: Enable this UART interrupt type.
 677:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- DISALBE: Disable this UART interrupt type.
 678:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		None
 679:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *********************************************************************/
 680:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_IntConfig(LPC_UART_TypeDef *UARTx, UART_INT_Type UARTIntCfg, FunctionalState NewState)
 681:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1216              	 .loc 1 681 0
 1217              	 .cfi_startproc
 1218              	 
 1219              	 
 1220              	.LVL107:
 1221 0000 F8B5     	 push {r3,r4,r5,r6,r7,lr}
 1222              	.LCFI7:
 1223              	 .cfi_def_cfa_offset 24
 1224              	 .cfi_offset 14,-4
 1225              	 .cfi_offset 7,-8
 1226              	 .cfi_offset 6,-12
 1227              	 .cfi_offset 5,-16
 1228              	 .cfi_offset 4,-20
 1229              	 .cfi_offset 3,-24
 1230 0002 0446     	 mov r4,r0
 1231 0004 0D46     	 mov r5,r1
 1232 0006 1646     	 mov r6,r2
 682:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t tmp;
 683:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 684:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 1233              	 .loc 1 684 0
 1234 0008 4FF44043 	 mov r3,#49152
 1235 000c C4F20003 	 movt r3,16384
 1236 0010 4FF00002 	 mov r2,#0
 1237              	.LVL108:
 1238 0014 C4F20102 	 movt r2,16385
 1239 0018 821A     	 subs r2,r0,r2
 1240 001a 18BF     	 it ne
 1241 001c 0122     	 movne r2,#1
 1242 001e 9842     	 cmp r0,r3
 1243 0020 0CBF     	 ite eq
 1244 0022 0023     	 moveq r3,#0
 1245 0024 02F00103 	 andne r3,r2,#1
 1246 0028 C3B1     	 cbz r3,.L113
 1247              	 .loc 1 684 0 is_stmt 0 discriminator 1
 1248 002a 4FF40043 	 mov r3,#32768
 1249 002e C4F20903 	 movt r3,16393
 1250 0032 4FF44042 	 mov r2,#49152
 1251 0036 C4F20902 	 movt r2,16393
 1252 003a 821A     	 subs r2,r0,r2
 1253 003c 18BF     	 it ne
 1254 003e 0122     	 movne r2,#1
 1255 0040 9842     	 cmp r0,r3
 1256 0042 0CBF     	 ite eq
 1257 0044 0023     	 moveq r3,#0
 1258 0046 02F00103 	 andne r3,r2,#1
 1259 004a 3BB1     	 cbz r3,.L113
 1260              	 .loc 1 684 0 discriminator 2
 1261 004c 40F20000 	 movw r0,#:lower16:.LC0
 1262              	.LVL109:
 1263 0050 C0F20000 	 movt r0,#:upper16:.LC0
 1264 0054 4FF42B71 	 mov r1,#684
 1265              	.LVL110:
 1266 0058 FFF7FEFF 	 bl check_failed
 1267              	.L113:
 685:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 1268              	 .loc 1 685 0 is_stmt 1
 1269 005c 012E     	 cmp r6,#1
 1270 005e 07D9     	 bls .L114
 1271              	 .loc 1 685 0 is_stmt 0 discriminator 1
 1272 0060 40F20000 	 movw r0,#:lower16:.LC0
 1273 0064 C0F20000 	 movt r0,#:upper16:.LC0
 1274 0068 40F2AD21 	 movw r1,#685
 1275 006c FFF7FEFF 	 bl check_failed
 1276              	.L114:
 686:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 687:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch(UARTIntCfg){
 1277              	 .loc 1 687 0 is_stmt 1
 1278 0070 062D     	 cmp r5,#6
 1279 0072 19D8     	 bhi .L116
 1280 0074 DFE805F0 	 tbb [pc,r5]
 1281              	.L123:
 1282 0078 16       	 .byte (.L130-.L123)/2
 1283 0079 04       	 .byte (.L117-.L123)/2
 1284 007a 07       	 .byte (.L118-.L123)/2
 1285 007b 0A       	 .byte (.L119-.L123)/2
 1286 007c 0D       	 .byte (.L120-.L123)/2
 1287 007d 10       	 .byte (.L121-.L123)/2
 1288 007e 13       	 .byte (.L122-.L123)/2
 1289 007f 00       	 .align 1
 1290              	.L117:
 1291              	.LVL111:
 688:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART_INTCFG_RBR:
 689:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = UART_IER_RBRINT_EN;
 690:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 691:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART_INTCFG_THRE:
 692:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = UART_IER_THREINT_EN;
 1292              	 .loc 1 692 0
 1293 0080 4FF00207 	 mov r7,#2
 693:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 1294              	 .loc 1 693 0
 1295 0084 10E0     	 b .L116
 1296              	.LVL112:
 1297              	.L118:
 694:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART_INTCFG_RLS:
 695:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = UART_IER_RLSINT_EN;
 1298              	 .loc 1 695 0
 1299 0086 4FF00407 	 mov r7,#4
 696:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 1300              	 .loc 1 696 0
 1301 008a 0DE0     	 b .L116
 1302              	.LVL113:
 1303              	.L119:
 697:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART1_INTCFG_MS:
 698:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = UART1_IER_MSINT_EN;
 1304              	 .loc 1 698 0
 1305 008c 4FF00807 	 mov r7,#8
 699:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 1306              	 .loc 1 699 0
 1307 0090 0AE0     	 b .L116
 1308              	.LVL114:
 1309              	.L120:
 700:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART1_INTCFG_CTS:
 701:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = UART1_IER_CTSINT_EN;
 1310              	 .loc 1 701 0
 1311 0092 4FF08007 	 mov r7,#128
 702:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 1312              	 .loc 1 702 0
 1313 0096 07E0     	 b .L116
 1314              	.LVL115:
 1315              	.L121:
 703:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART_INTCFG_ABEO:
 704:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = UART_IER_ABEOINT_EN;
 1316              	 .loc 1 704 0
 1317 0098 4FF48077 	 mov r7,#256
 705:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 1318              	 .loc 1 705 0
 1319 009c 04E0     	 b .L116
 1320              	.LVL116:
 1321              	.L122:
 706:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		case UART_INTCFG_ABTO:
 707:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = UART_IER_ABTOINT_EN;
 1322              	 .loc 1 707 0
 1323 009e 4FF40077 	 mov r7,#512
 708:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			break;
 1324              	 .loc 1 708 0
 1325 00a2 01E0     	 b .L116
 1326              	.LVL117:
 1327              	.L130:
 689:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp = UART_IER_RBRINT_EN;
 1328              	 .loc 1 689 0
 1329 00a4 4FF00107 	 mov r7,#1
 1330              	.L116:
 1331              	.LVL118:
 709:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 710:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 711:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
 1332              	 .loc 1 711 0
 1333 00a8 4FF00003 	 mov r3,#0
 1334 00ac C4F20103 	 movt r3,16385
 1335 00b0 9C42     	 cmp r4,r3
 1336 00b2 18D1     	 bne .L124
 712:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 713:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CHECK_PARAM((PARAM_UART_INTCFG(UARTIntCfg)) || (PARAM_UART1_INTCFG(UARTIntCfg)));
 1337              	 .loc 1 713 0
 1338 00b4 6B1F     	 subs r3,r5,#5
 1339 00b6 18BF     	 it ne
 1340 00b8 0123     	 movne r3,#1
 1341 00ba 022D     	 cmp r5,#2
 1342 00bc 94BF     	 ite ls
 1343 00be 0023     	 movls r3,#0
 1344 00c0 03F00103 	 andhi r3,r3,#1
 1345 00c4 13B3     	 cbz r3,.L125
 1346              	 .loc 1 713 0 is_stmt 0 discriminator 1
 1347 00c6 062D     	 cmp r5,#6
 1348 00c8 20D0     	 beq .L125
 1349              	 .loc 1 713 0 discriminator 2
 1350 00ca A5F10305 	 sub r5,r5,#3
 1351 00ce EDB2     	 uxtb r5,r5
 1352 00d0 012D     	 cmp r5,#1
 1353 00d2 1BD9     	 bls .L125
 1354              	 .loc 1 713 0 discriminator 3
 1355 00d4 40F20000 	 movw r0,#:lower16:.LC0
 1356 00d8 C0F20000 	 movt r0,#:upper16:.LC0
 1357 00dc 40F2C921 	 movw r1,#713
 1358 00e0 FFF7FEFF 	 bl check_failed
 1359 00e4 12E0     	 b .L125
 1360              	.L124:
 714:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 715:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 716:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 717:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CHECK_PARAM(PARAM_UART_INTCFG(UARTIntCfg));
 1361              	 .loc 1 717 0 is_stmt 1
 1362 00e6 6B1F     	 subs r3,r5,#5
 1363 00e8 18BF     	 it ne
 1364 00ea 0123     	 movne r3,#1
 1365 00ec 022D     	 cmp r5,#2
 1366 00ee 94BF     	 ite ls
 1367 00f0 0023     	 movls r3,#0
 1368 00f2 03F00103 	 andhi r3,r3,#1
 1369 00f6 4BB1     	 cbz r3,.L125
 1370              	 .loc 1 717 0 is_stmt 0 discriminator 1
 1371 00f8 062D     	 cmp r5,#6
 1372 00fa 07D0     	 beq .L125
 1373              	 .loc 1 717 0 discriminator 2
 1374 00fc 40F20000 	 movw r0,#:lower16:.LC0
 1375 0100 C0F20000 	 movt r0,#:upper16:.LC0
 1376 0104 40F2CD21 	 movw r1,#717
 1377 0108 FFF7FEFF 	 bl check_failed
 1378              	.L125:
 718:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 719:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 720:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 1379              	 .loc 1 720 0 is_stmt 1
 1380 010c 012E     	 cmp r6,#1
 1381 010e 10D1     	 bne .L126
 721:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 722:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
 1382              	 .loc 1 722 0
 1383 0110 4FF00003 	 mov r3,#0
 1384 0114 C4F20103 	 movt r3,16385
 1385 0118 9C42     	 cmp r4,r3
 723:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 724:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER |= tmp;
 1386              	 .loc 1 724 0
 1387 011a 01BF     	 itttt eq
 1388 011c 0023     	 moveq r3,#0
 1389 011e C4F20103 	 movteq r3,16385
 1390 0122 5A68     	 ldreq r2,[r3,#4]
 1391 0124 1743     	 orreq r7,r7,r2
 1392              	.LVL119:
 1393 0126 0FBF     	 iteee eq
 1394 0128 5F60     	 streq r7,[r3,#4]
 725:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 726:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		else
 727:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 728:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->/*DLIER.*/IER |= tmp;
 1395              	 .loc 1 728 0
 1396 012a 6368     	 ldrne r3,[r4,#4]
 1397 012c 1F43     	 orrne r7,r7,r3
 1398 012e 6760     	 strne r7,[r4,#4]
 1399 0130 F8BD     	 pop {r3,r4,r5,r6,r7,pc}
 1400              	.LVL120:
 1401              	.L126:
 729:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 730:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 731:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 732:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 733:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if ((LPC_UART1_TypeDef *) UARTx == LPC_UART1)
 1402              	 .loc 1 733 0
 1403 0132 4FF00003 	 mov r3,#0
 1404 0136 C4F20103 	 movt r3,16385
 1405 013a 9C42     	 cmp r4,r3
 1406 013c 0BD1     	 bne .L129
 734:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 735:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->/*DLIER.*/IER &= (~tmp) & UART1_IER_BITMASK;
 1407              	 .loc 1 735 0
 1408 013e 4FF00003 	 mov r3,#0
 1409 0142 C4F20103 	 movt r3,16385
 1410 0146 5968     	 ldr r1,[r3,#4]
 1411 0148 40F28F32 	 movw r2,#911
 1412 014c 0A40     	 ands r2,r2,r1
 1413 014e 22EA0707 	 bic r7,r2,r7
 1414              	.LVL121:
 1415 0152 5F60     	 str r7,[r3,#4]
 1416 0154 F8BD     	 pop {r3,r4,r5,r6,r7,pc}
 1417              	.LVL122:
 1418              	.L129:
 736:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 737:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		else
 738:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 739:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->/*DLIER.*/IER &= (~tmp) & UART_IER_BITMASK;
 1419              	 .loc 1 739 0
 1420 0156 6268     	 ldr r2,[r4,#4]
 1421 0158 40F20733 	 movw r3,#775
 1422 015c 1340     	 ands r3,r3,r2
 1423 015e 23EA0707 	 bic r7,r3,r7
 1424              	.LVL123:
 1425 0162 6760     	 str r7,[r4,#4]
 1426 0164 F8BD     	 pop {r3,r4,r5,r6,r7,pc}
 1427              	 .cfi_endproc
 1428              	.LFE64:
 1430 0166 00BF     	 .section .text.UART_GetLineStatus,"ax",%progbits
 1431              	 .align 2
 1432              	 .global UART_GetLineStatus
 1433              	 .thumb
 1434              	 .thumb_func
 1436              	UART_GetLineStatus:
 1437              	.LFB65:
 740:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 741:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 742:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 743:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 744:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 745:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /********************************************************************//**
 746:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief 		Get current value of Line Status register in UART peripheral.
 747:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 748:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 749:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 750:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 751:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 752:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return		Current value of Line Status register in UART peripheral.
 753:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * Note:	The return value of this function must be ANDed with each member in
 754:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			UART_LS_Type enumeration to determine current flag status
 755:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			corresponding to each Line status type. Because some flags in
 756:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			Line Status register will be cleared after reading, the next reading
 757:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			Line Status register could not be correct. So this function used to
 758:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			read Line status register in one time only, then the return value
 759:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			used to check all flags.
 760:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *********************************************************************/
 761:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** uint8_t UART_GetLineStatus(LPC_UART_TypeDef* UARTx)
 762:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1438              	 .loc 1 762 0
 1439              	 .cfi_startproc
 1440              	 
 1441              	 
 1442              	.LVL124:
 1443 0000 10B5     	 push {r4,lr}
 1444              	.LCFI8:
 1445              	 .cfi_def_cfa_offset 8
 1446              	 .cfi_offset 14,-4
 1447              	 .cfi_offset 4,-8
 1448 0002 0446     	 mov r4,r0
 763:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 1449              	 .loc 1 763 0
 1450 0004 4FF44043 	 mov r3,#49152
 1451 0008 C4F20003 	 movt r3,16384
 1452 000c 4FF00002 	 mov r2,#0
 1453 0010 C4F20102 	 movt r2,16385
 1454 0014 821A     	 subs r2,r0,r2
 1455 0016 18BF     	 it ne
 1456 0018 0122     	 movne r2,#1
 1457 001a 9842     	 cmp r0,r3
 1458 001c 0CBF     	 ite eq
 1459 001e 0023     	 moveq r3,#0
 1460 0020 02F00103 	 andne r3,r2,#1
 1461 0024 C3B1     	 cbz r3,.L132
 1462              	 .loc 1 763 0 is_stmt 0 discriminator 1
 1463 0026 4FF40043 	 mov r3,#32768
 1464 002a C4F20903 	 movt r3,16393
 1465 002e 4FF44042 	 mov r2,#49152
 1466 0032 C4F20902 	 movt r2,16393
 1467 0036 821A     	 subs r2,r0,r2
 1468 0038 18BF     	 it ne
 1469 003a 0122     	 movne r2,#1
 1470 003c 9842     	 cmp r0,r3
 1471 003e 0CBF     	 ite eq
 1472 0040 0023     	 moveq r3,#0
 1473 0042 02F00103 	 andne r3,r2,#1
 1474 0046 3BB1     	 cbz r3,.L132
 1475              	 .loc 1 763 0 discriminator 2
 1476 0048 40F20000 	 movw r0,#:lower16:.LC0
 1477              	.LVL125:
 1478 004c C0F20000 	 movt r0,#:upper16:.LC0
 1479 0050 40F2FB21 	 movw r1,#763
 1480 0054 FFF7FEFF 	 bl check_failed
 1481              	.L132:
 764:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 765:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 1482              	 .loc 1 765 0 is_stmt 1
 1483 0058 4FF00003 	 mov r3,#0
 1484 005c C4F20103 	 movt r3,16385
 1485 0060 9C42     	 cmp r4,r3
 766:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 767:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		return ((((LPC_UART1_TypeDef *)LPC_UART1)->LSR) & UART_LSR_BITMASK);
 1486              	 .loc 1 767 0
 1487 0062 03BF     	 ittte eq
 1488 0064 0023     	 moveq r3,#0
 1489 0066 C4F20103 	 movteq r3,16385
 1490 006a 187D     	 ldrbeq r0,[r3,#20]
 768:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 769:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 770:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 771:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		return ((UARTx->LSR) & UART_LSR_BITMASK);
 1491              	 .loc 1 771 0
 1492 006c 207D     	 ldrbne r0,[r4,#20]
 772:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 773:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 1493              	 .loc 1 773 0
 1494 006e 10BD     	 pop {r4,pc}
 1495              	 .cfi_endproc
 1496              	.LFE65:
 1498              	 .section .text.UART_GetIntId,"ax",%progbits
 1499              	 .align 2
 1500              	 .global UART_GetIntId
 1501              	 .thumb
 1502              	 .thumb_func
 1504              	UART_GetIntId:
 1505              	.LFB66:
 774:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 775:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /********************************************************************//**
 776:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief 		Get Interrupt Identification value
 777:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 778:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 779:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 780:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 781:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 782:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return		Current value of UART UIIR register in UART peripheral.
 783:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *********************************************************************/
 784:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** uint32_t UART_GetIntId(LPC_UART_TypeDef* UARTx)
 785:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1506              	 .loc 1 785 0
 1507              	 .cfi_startproc
 1508              	 
 1509              	 
 1510              	.LVL126:
 1511 0000 10B5     	 push {r4,lr}
 1512              	.LCFI9:
 1513              	 .cfi_def_cfa_offset 8
 1514              	 .cfi_offset 14,-4
 1515              	 .cfi_offset 4,-8
 1516 0002 0446     	 mov r4,r0
 786:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 1517              	 .loc 1 786 0
 1518 0004 4FF44043 	 mov r3,#49152
 1519 0008 C4F20003 	 movt r3,16384
 1520 000c 4FF00002 	 mov r2,#0
 1521 0010 C4F20102 	 movt r2,16385
 1522 0014 821A     	 subs r2,r0,r2
 1523 0016 18BF     	 it ne
 1524 0018 0122     	 movne r2,#1
 1525 001a 9842     	 cmp r0,r3
 1526 001c 0CBF     	 ite eq
 1527 001e 0023     	 moveq r3,#0
 1528 0020 02F00103 	 andne r3,r2,#1
 1529 0024 C3B1     	 cbz r3,.L136
 1530              	 .loc 1 786 0 is_stmt 0 discriminator 1
 1531 0026 4FF40043 	 mov r3,#32768
 1532 002a C4F20903 	 movt r3,16393
 1533 002e 4FF44042 	 mov r2,#49152
 1534 0032 C4F20902 	 movt r2,16393
 1535 0036 821A     	 subs r2,r0,r2
 1536 0038 18BF     	 it ne
 1537 003a 0122     	 movne r2,#1
 1538 003c 9842     	 cmp r0,r3
 1539 003e 0CBF     	 ite eq
 1540 0040 0023     	 moveq r3,#0
 1541 0042 02F00103 	 andne r3,r2,#1
 1542 0046 3BB1     	 cbz r3,.L136
 1543              	 .loc 1 786 0 discriminator 2
 1544 0048 40F20000 	 movw r0,#:lower16:.LC0
 1545              	.LVL127:
 1546 004c C0F20000 	 movt r0,#:upper16:.LC0
 1547 0050 40F21231 	 movw r1,#786
 1548 0054 FFF7FEFF 	 bl check_failed
 1549              	.L136:
 787:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	return (UARTx->IIR & 0x03CF);
 1550              	 .loc 1 787 0 is_stmt 1
 1551 0058 A368     	 ldr r3,[r4,#8]
 788:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 1552              	 .loc 1 788 0
 1553 005a 40F2CF30 	 movw r0,#975
 1554 005e 1840     	 ands r0,r0,r3
 1555 0060 10BD     	 pop {r4,pc}
 1556              	 .cfi_endproc
 1557              	.LFE66:
 1559 0062 00BF     	 .section .text.UART_CheckBusy,"ax",%progbits
 1560              	 .align 2
 1561              	 .global UART_CheckBusy
 1562              	 .thumb
 1563              	 .thumb_func
 1565              	UART_CheckBusy:
 1566              	.LFB67:
 789:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 790:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 791:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Check whether if UART is busy or not
 792:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 793:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 794:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 795:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 796:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 797:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return		RESET if UART is not busy, otherwise return SET.
 798:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 799:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** FlagStatus UART_CheckBusy(LPC_UART_TypeDef *UARTx)
 800:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1567              	 .loc 1 800 0
 1568              	 .cfi_startproc
 1569              	 
 1570              	 
 1571              	 
 1572              	.LVL128:
 801:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx->LSR & UART_LSR_TEMT){
 1573              	 .loc 1 801 0
 1574 0000 037D     	 ldrb r3,[r0,#20]
 802:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		return RESET;
 1575              	 .loc 1 802 0
 1576 0002 13F0400F 	 tst r3,#64
 803:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	} else {
 804:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		return SET;
 805:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 806:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 1577              	 .loc 1 806 0
 1578 0006 14BF     	 ite ne
 1579 0008 0020     	 movne r0,#0
 1580 000a 0120     	 moveq r0,#1
 1581              	.LVL129:
 1582 000c 7047     	 bx lr
 1583              	 .cfi_endproc
 1584              	.LFE67:
 1586 000e 00BF     	 .section .text.UART_FIFOConfig,"ax",%progbits
 1587              	 .align 2
 1588              	 .global UART_FIFOConfig
 1589              	 .thumb
 1590              	 .thumb_func
 1592              	UART_FIFOConfig:
 1593              	.LFB68:
 807:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 808:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 809:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 810:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Configure FIFO function on selected UART peripheral
 811:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 812:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *  			- LPC_UART0: UART0 peripheral
 813:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 814:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 815:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 816:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	FIFOCfg	Pointer to a UART_FIFO_CFG_Type Structure that
 817:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 						contains specified information about FIFO configuration
 818:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		none
 819:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 820:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_FIFOConfig(LPC_UART_TypeDef *UARTx, UART_FIFO_CFG_Type *FIFOCfg)
 821:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1594              	 .loc 1 821 0
 1595              	 .cfi_startproc
 1596              	 
 1597              	 
 1598              	.LVL130:
 1599 0000 38B5     	 push {r3,r4,r5,lr}
 1600              	.LCFI10:
 1601              	 .cfi_def_cfa_offset 16
 1602              	 .cfi_offset 14,-4
 1603              	 .cfi_offset 5,-8
 1604              	 .cfi_offset 4,-12
 1605              	 .cfi_offset 3,-16
 1606 0002 0546     	 mov r5,r0
 1607 0004 0C46     	 mov r4,r1
 1608              	.LVL131:
 822:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint8_t tmp = 0;
 823:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 824:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 1609              	 .loc 1 824 0
 1610 0006 4FF44043 	 mov r3,#49152
 1611 000a C4F20003 	 movt r3,16384
 1612 000e 4FF00002 	 mov r2,#0
 1613 0012 C4F20102 	 movt r2,16385
 1614 0016 821A     	 subs r2,r0,r2
 1615 0018 18BF     	 it ne
 1616 001a 0122     	 movne r2,#1
 1617 001c 9842     	 cmp r0,r3
 1618 001e 0CBF     	 ite eq
 1619 0020 0023     	 moveq r3,#0
 1620 0022 02F00103 	 andne r3,r2,#1
 1621 0026 C3B1     	 cbz r3,.L139
 1622              	 .loc 1 824 0 is_stmt 0 discriminator 1
 1623 0028 4FF40043 	 mov r3,#32768
 1624 002c C4F20903 	 movt r3,16393
 1625 0030 4FF44042 	 mov r2,#49152
 1626 0034 C4F20902 	 movt r2,16393
 1627 0038 821A     	 subs r2,r0,r2
 1628 003a 18BF     	 it ne
 1629 003c 0122     	 movne r2,#1
 1630 003e 9842     	 cmp r0,r3
 1631 0040 0CBF     	 ite eq
 1632 0042 0023     	 moveq r3,#0
 1633 0044 02F00103 	 andne r3,r2,#1
 1634 0048 3BB1     	 cbz r3,.L139
 1635              	 .loc 1 824 0 discriminator 2
 1636 004a 40F20000 	 movw r0,#:lower16:.LC0
 1637              	.LVL132:
 1638 004e C0F20000 	 movt r0,#:upper16:.LC0
 1639 0052 4FF44E71 	 mov r1,#824
 1640              	.LVL133:
 1641 0056 FFF7FEFF 	 bl check_failed
 1642              	.L139:
 825:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART_FIFO_LEVEL(FIFOCfg->FIFO_Level));
 1643              	 .loc 1 825 0 is_stmt 1
 1644 005a E378     	 ldrb r3,[r4,#3]
 1645 005c 032B     	 cmp r3,#3
 1646 005e 07D9     	 bls .L140
 1647              	 .loc 1 825 0 is_stmt 0 discriminator 1
 1648 0060 40F20000 	 movw r0,#:lower16:.LC0
 1649 0064 C0F20000 	 movt r0,#:upper16:.LC0
 1650 0068 40F23931 	 movw r1,#825
 1651 006c FFF7FEFF 	 bl check_failed
 1652              	.L140:
 826:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(FIFOCfg->FIFO_DMAMode));
 1653              	 .loc 1 826 0 is_stmt 1
 1654 0070 A378     	 ldrb r3,[r4,#2]
 1655 0072 012B     	 cmp r3,#1
 1656 0074 07D9     	 bls .L141
 1657              	 .loc 1 826 0 is_stmt 0 discriminator 1
 1658 0076 40F20000 	 movw r0,#:lower16:.LC0
 1659 007a C0F20000 	 movt r0,#:upper16:.LC0
 1660 007e 40F23A31 	 movw r1,#826
 1661 0082 FFF7FEFF 	 bl check_failed
 1662              	.L141:
 827:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(FIFOCfg->FIFO_ResetRxBuf));
 1663              	 .loc 1 827 0 is_stmt 1
 1664 0086 2378     	 ldrb r3,[r4,#0]
 1665 0088 012B     	 cmp r3,#1
 1666 008a 07D9     	 bls .L142
 1667              	 .loc 1 827 0 is_stmt 0 discriminator 1
 1668 008c 40F20000 	 movw r0,#:lower16:.LC0
 1669 0090 C0F20000 	 movt r0,#:upper16:.LC0
 1670 0094 40F23B31 	 movw r1,#827
 1671 0098 FFF7FEFF 	 bl check_failed
 1672              	.L142:
 828:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(FIFOCfg->FIFO_ResetTxBuf));
 1673              	 .loc 1 828 0 is_stmt 1
 1674 009c 6378     	 ldrb r3,[r4,#1]
 1675 009e 012B     	 cmp r3,#1
 1676 00a0 07D9     	 bls .L143
 1677              	 .loc 1 828 0 is_stmt 0 discriminator 1
 1678 00a2 40F20000 	 movw r0,#:lower16:.LC0
 1679 00a6 C0F20000 	 movt r0,#:upper16:.LC0
 1680 00aa 4FF44F71 	 mov r1,#828
 1681 00ae FFF7FEFF 	 bl check_failed
 1682              	.L143:
 1683              	.LVL134:
 829:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 830:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp |= UART_FCR_FIFO_EN;
 831:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch (FIFOCfg->FIFO_Level){
 1684              	 .loc 1 831 0 is_stmt 1
 1685 00b2 E378     	 ldrb r3,[r4,#3]
 1686 00b4 012B     	 cmp r3,#1
 832:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_FIFO_TRGLEV0:
 833:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_FCR_TRG_LEV0;
 834:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 835:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_FIFO_TRGLEV1:
 836:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_FCR_TRG_LEV1;
 1687              	 .loc 1 836 0
 1688 00b6 08BF     	 it eq
 1689 00b8 4123     	 moveq r3,#65
 831:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch (FIFOCfg->FIFO_Level){
 1690              	 .loc 1 831 0
 1691 00ba 07D0     	 beq .L146
 1692 00bc 23B1     	 cbz r3,.L145
 837:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 838:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_FIFO_TRGLEV2:
 839:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_FCR_TRG_LEV2;
 840:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 841:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART_FIFO_TRGLEV3:
 842:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	default:
 843:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_FCR_TRG_LEV3;
 1693              	 .loc 1 843 0
 1694 00be 022B     	 cmp r3,#2
 1695 00c0 0CBF     	 ite eq
 1696 00c2 8123     	 moveq r3,#129
 1697 00c4 C123     	 movne r3,#193
 1698 00c6 01E0     	 b .L146
 1699              	.L145:
 833:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_FCR_TRG_LEV0;
 1700              	 .loc 1 833 0
 1701 00c8 4FF00103 	 mov r3,#1
 1702              	.L146:
 1703              	.LVL135:
 844:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
 845:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 846:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 847:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (FIFOCfg->FIFO_ResetTxBuf == ENABLE)
 1704              	 .loc 1 847 0
 1705 00cc 6278     	 ldrb r2,[r4,#1]
 1706 00ce 012A     	 cmp r2,#1
 848:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 849:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_FCR_TX_RS;
 1707              	 .loc 1 849 0
 1708 00d0 08BF     	 it eq
 1709 00d2 43F00403 	 orreq r3,r3,#4
 1710              	.LVL136:
 850:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 851:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (FIFOCfg->FIFO_ResetRxBuf == ENABLE)
 1711              	 .loc 1 851 0
 1712 00d6 2278     	 ldrb r2,[r4,#0]
 1713 00d8 012A     	 cmp r2,#1
 852:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 853:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_FCR_RX_RS;
 1714              	 .loc 1 853 0
 1715 00da 08BF     	 it eq
 1716 00dc 43F00203 	 orreq r3,r3,#2
 1717              	.LVL137:
 854:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 855:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (FIFOCfg->FIFO_DMAMode == ENABLE)
 1718              	 .loc 1 855 0
 1719 00e0 A278     	 ldrb r2,[r4,#2]
 1720 00e2 012A     	 cmp r2,#1
 856:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 857:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART_FCR_DMAMODE_SEL;
 1721              	 .loc 1 857 0
 1722 00e4 08BF     	 it eq
 1723 00e6 43F00803 	 orreq r3,r3,#8
 1724              	.LVL138:
 858:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 859:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 860:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 861:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	//write to FIFO control register
 862:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 1725              	 .loc 1 862 0
 1726 00ea 4FF00002 	 mov r2,#0
 1727 00ee C4F20102 	 movt r2,16385
 1728 00f2 9542     	 cmp r5,r2
 863:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 864:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		((LPC_UART1_TypeDef *)UARTx)->/*IIFCR.*/FCR = tmp & UART_FCR_BITMASK;
 1729              	 .loc 1 864 0
 1730 00f4 03F0CF03 	 and r3,r3,#207
 1731              	.LVL139:
 1732 00f8 03BF     	 ittte eq
 1733 00fa 0022     	 moveq r2,#0
 1734 00fc C4F20102 	 movteq r2,16385
 1735 0100 1372     	 strbeq r3,[r2,#8]
 865:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 866:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 867:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 868:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->/*IIFCR.*/FCR = tmp & UART_FCR_BITMASK;
 1736              	 .loc 1 868 0
 1737 0102 2B72     	 strbne r3,[r5,#8]
 1738 0104 38BD     	 pop {r3,r4,r5,pc}
 1739              	 .cfi_endproc
 1740              	.LFE68:
 1742 0106 00BF     	 .section .text.UART_FIFOConfigStructInit,"ax",%progbits
 1743              	 .align 2
 1744              	 .global UART_FIFOConfigStructInit
 1745              	 .thumb
 1746              	 .thumb_func
 1748              	UART_FIFOConfigStructInit:
 1749              	.LFB69:
 869:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 870:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 871:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 872:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*****************************************************************************//**
 873:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @brief		Fills each UART_FIFOInitStruct member with its default value:
 874:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- FIFO_DMAMode = DISABLE
 875:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- FIFO_Level = UART_FIFO_TRGLEV0
 876:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- FIFO_ResetRxBuf = ENABLE
 877:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- FIFO_ResetTxBuf = ENABLE
 878:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * 				- FIFO_State = ENABLE
 879:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 880:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @param[in]	UART_FIFOInitStruct Pointer to a UART_FIFO_CFG_Type structure
 881:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *                    which will be initialized.
 882:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** * @return		None
 883:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *******************************************************************************/
 884:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_FIFOConfigStructInit(UART_FIFO_CFG_Type *UART_FIFOInitStruct)
 885:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1750              	 .loc 1 885 0
 1751              	 .cfi_startproc
 1752              	 
 1753              	 
 1754              	 
 1755              	.LVL140:
 886:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_FIFOInitStruct->FIFO_DMAMode = DISABLE;
 1756              	 .loc 1 886 0
 1757 0000 4FF00003 	 mov r3,#0
 1758 0004 8370     	 strb r3,[r0,#2]
 887:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_FIFOInitStruct->FIFO_Level = UART_FIFO_TRGLEV0;
 1759              	 .loc 1 887 0
 1760 0006 C370     	 strb r3,[r0,#3]
 888:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_FIFOInitStruct->FIFO_ResetRxBuf = ENABLE;
 1761              	 .loc 1 888 0
 1762 0008 4FF00103 	 mov r3,#1
 1763 000c 0370     	 strb r3,[r0,#0]
 889:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_FIFOInitStruct->FIFO_ResetTxBuf = ENABLE;
 1764              	 .loc 1 889 0
 1765 000e 4370     	 strb r3,[r0,#1]
 890:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 1766              	 .loc 1 890 0
 1767 0010 7047     	 bx lr
 1768              	 .cfi_endproc
 1769              	.LFE69:
 1771 0012 00BF     	 .section .text.UART_ABCmd,"ax",%progbits
 1772              	 .align 2
 1773              	 .global UART_ABCmd
 1774              	 .thumb
 1775              	 .thumb_func
 1777              	UART_ABCmd:
 1778              	.LFB70:
 891:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 892:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 893:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 894:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Start/Stop Auto Baudrate activity
 895:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be
 896:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 897:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 898:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 899:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 900:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	ABConfigStruct	A pointer to UART_AB_CFG_Type structure that
 901:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 								contains specified information about UART
 902:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 								auto baudrate configuration
 903:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	NewState New State of Auto baudrate activity, should be:
 904:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- ENABLE: Start this activity
 905:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *				- DISABLE: Stop this activity
 906:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * Note:		Auto-baudrate mode enable bit will be cleared once this mode
 907:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				completed.
 908:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		none
 909:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 910:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_ABCmd(LPC_UART_TypeDef *UARTx, UART_AB_CFG_Type *ABConfigStruct, \
 911:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				FunctionalState NewState)
 912:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1779              	 .loc 1 912 0
 1780              	 .cfi_startproc
 1781              	 
 1782              	 
 1783              	.LVL141:
 1784 0000 70B5     	 push {r4,r5,r6,lr}
 1785              	.LCFI11:
 1786              	 .cfi_def_cfa_offset 16
 1787              	 .cfi_offset 14,-4
 1788              	 .cfi_offset 6,-8
 1789              	 .cfi_offset 5,-12
 1790              	 .cfi_offset 4,-16
 1791 0002 0446     	 mov r4,r0
 1792 0004 0E46     	 mov r6,r1
 1793 0006 1546     	 mov r5,r2
 913:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t tmp;
 914:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 915:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 1794              	 .loc 1 915 0
 1795 0008 4FF44043 	 mov r3,#49152
 1796 000c C4F20003 	 movt r3,16384
 1797 0010 4FF00002 	 mov r2,#0
 1798              	.LVL142:
 1799 0014 C4F20102 	 movt r2,16385
 1800 0018 821A     	 subs r2,r0,r2
 1801 001a 18BF     	 it ne
 1802 001c 0122     	 movne r2,#1
 1803 001e 9842     	 cmp r0,r3
 1804 0020 0CBF     	 ite eq
 1805 0022 0023     	 moveq r3,#0
 1806 0024 02F00103 	 andne r3,r2,#1
 1807 0028 C3B1     	 cbz r3,.L156
 1808              	 .loc 1 915 0 is_stmt 0 discriminator 1
 1809 002a 4FF40043 	 mov r3,#32768
 1810 002e C4F20903 	 movt r3,16393
 1811 0032 4FF44042 	 mov r2,#49152
 1812 0036 C4F20902 	 movt r2,16393
 1813 003a 821A     	 subs r2,r0,r2
 1814 003c 18BF     	 it ne
 1815 003e 0122     	 movne r2,#1
 1816 0040 9842     	 cmp r0,r3
 1817 0042 0CBF     	 ite eq
 1818 0044 0023     	 moveq r3,#0
 1819 0046 02F00103 	 andne r3,r2,#1
 1820 004a 3BB1     	 cbz r3,.L156
 1821              	 .loc 1 915 0 discriminator 2
 1822 004c 40F20000 	 movw r0,#:lower16:.LC0
 1823              	.LVL143:
 1824 0050 C0F20000 	 movt r0,#:upper16:.LC0
 1825 0054 40F29331 	 movw r1,#915
 1826              	.LVL144:
 1827 0058 FFF7FEFF 	 bl check_failed
 1828              	.L156:
 916:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 1829              	 .loc 1 916 0 is_stmt 1
 1830 005c 012D     	 cmp r5,#1
 1831 005e 07D9     	 bls .L157
 1832              	 .loc 1 916 0 is_stmt 0 discriminator 1
 1833 0060 40F20000 	 movw r0,#:lower16:.LC0
 1834 0064 C0F20000 	 movt r0,#:upper16:.LC0
 1835 0068 4FF46571 	 mov r1,#916
 1836 006c FFF7FEFF 	 bl check_failed
 1837              	.L157:
 1838              	.LVL145:
 917:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 918:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp = 0;
 919:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (NewState == ENABLE) {
 1839              	 .loc 1 919 0 is_stmt 1
 1840 0070 012D     	 cmp r5,#1
 918:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp = 0;
 1841              	 .loc 1 918 0
 1842 0072 18BF     	 it ne
 1843 0074 0022     	 movne r2,#0
 1844              	 .loc 1 919 0
 1845 0076 09D1     	 bne .L158
 920:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (ABConfigStruct->ABMode == UART_AUTOBAUD_MODE1){
 1846              	 .loc 1 920 0
 1847 0078 3278     	 ldrb r2,[r6,#0]
 918:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp = 0;
 1848              	 .loc 1 918 0
 1849 007a 012A     	 cmp r2,#1
 1850 007c 0CBF     	 ite eq
 1851 007e 0222     	 moveq r2,#2
 1852 0080 0022     	 movne r2,#0
 1853              	.LVL146:
 921:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp |= UART_ACR_MODE;
 922:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 923:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (ABConfigStruct->AutoRestart == ENABLE){
 1854              	 .loc 1 923 0
 1855 0082 7378     	 ldrb r3,[r6,#1]
 1856 0084 012B     	 cmp r3,#1
 924:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp |= UART_ACR_AUTO_RESTART;
 1857              	 .loc 1 924 0
 1858 0086 08BF     	 it eq
 1859 0088 42F00402 	 orreq r2,r2,#4
 1860              	.LVL147:
 1861              	.L158:
 925:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 926:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 927:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 928:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 1862              	 .loc 1 928 0
 1863 008c 4FF00003 	 mov r3,#0
 1864 0090 C4F20103 	 movt r3,16385
 1865 0094 9C42     	 cmp r4,r3
 1866 0096 20D1     	 bne .L160
 929:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 930:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (NewState == ENABLE)
 1867              	 .loc 1 930 0
 1868 0098 012D     	 cmp r5,#1
 1869 009a 16D1     	 bne .L161
 931:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 932:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			// Clear DLL and DLM value
 933:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->LCR |= UART_LCR_DLAB_EN;
 1870              	 .loc 1 933 0
 1871 009c 4FF00003 	 mov r3,#0
 1872 00a0 C4F20103 	 movt r3,16385
 1873 00a4 197B     	 ldrb r1,[r3,#12]
 1874 00a6 41F08001 	 orr r1,r1,#128
 1875 00aa 1973     	 strb r1,[r3,#12]
 934:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->DLL = 0;
 1876              	 .loc 1 934 0
 1877 00ac 4FF00001 	 mov r1,#0
 1878 00b0 1970     	 strb r1,[r3,#0]
 935:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->DLM = 0;
 1879              	 .loc 1 935 0
 1880 00b2 1971     	 strb r1,[r3,#4]
 936:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->LCR &= ~UART_LCR_DLAB_EN;
 1881              	 .loc 1 936 0
 1882 00b4 197B     	 ldrb r1,[r3,#12]
 1883 00b6 01F07F01 	 and r1,r1,#127
 1884 00ba 1973     	 strb r1,[r3,#12]
 937:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			// FDR value must be reset to default value
 938:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->FDR = 0x10;
 1885              	 .loc 1 938 0
 1886 00bc 4FF01001 	 mov r1,#16
 1887 00c0 9962     	 str r1,[r3,#40]
 939:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->ACR = UART_ACR_START | tmp;
 1888              	 .loc 1 939 0
 1889 00c2 42F00102 	 orr r2,r2,#1
 1890              	.LVL148:
 1891 00c6 1A62     	 str r2,[r3,#32]
 1892 00c8 70BD     	 pop {r4,r5,r6,pc}
 1893              	.LVL149:
 1894              	.L161:
 940:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 941:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		else
 942:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 943:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->ACR = 0;
 1895              	 .loc 1 943 0
 1896 00ca 4FF00003 	 mov r3,#0
 1897 00ce C4F20103 	 movt r3,16385
 1898 00d2 4FF00002 	 mov r2,#0
 1899              	.LVL150:
 1900 00d6 1A62     	 str r2,[r3,#32]
 1901 00d8 70BD     	 pop {r4,r5,r6,pc}
 1902              	.LVL151:
 1903              	.L160:
 944:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 945:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 946:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 947:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 948:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (NewState == ENABLE)
 1904              	 .loc 1 948 0
 1905 00da 012D     	 cmp r5,#1
 1906 00dc 13D1     	 bne .L163
 949:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 950:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			// Clear DLL and DLM value
 951:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->LCR |= UART_LCR_DLAB_EN;
 1907              	 .loc 1 951 0
 1908 00de 237B     	 ldrb r3,[r4,#12]
 1909 00e0 43F08003 	 orr r3,r3,#128
 1910 00e4 2373     	 strb r3,[r4,#12]
 952:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->DLL = 0;
 1911              	 .loc 1 952 0
 1912 00e6 4FF00003 	 mov r3,#0
 1913 00ea 2370     	 strb r3,[r4,#0]
 953:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->DLM = 0;
 1914              	 .loc 1 953 0
 1915 00ec 2371     	 strb r3,[r4,#4]
 954:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->LCR &= ~UART_LCR_DLAB_EN;
 1916              	 .loc 1 954 0
 1917 00ee 237B     	 ldrb r3,[r4,#12]
 1918 00f0 03F07F03 	 and r3,r3,#127
 1919 00f4 2373     	 strb r3,[r4,#12]
 955:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			// FDR value must be reset to default value
 956:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->FDR = 0x10;
 1920              	 .loc 1 956 0
 1921 00f6 4FF01003 	 mov r3,#16
 1922 00fa 84F82830 	 strb r3,[r4,#40]
 957:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->ACR = UART_ACR_START | tmp;
 1923              	 .loc 1 957 0
 1924 00fe 42F00102 	 orr r2,r2,#1
 1925              	.LVL152:
 1926 0102 2262     	 str r2,[r4,#32]
 1927 0104 70BD     	 pop {r4,r5,r6,pc}
 1928              	.LVL153:
 1929              	.L163:
 958:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 959:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		else
 960:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
 961:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->ACR = 0;
 1930              	 .loc 1 961 0
 1931 0106 4FF00003 	 mov r3,#0
 1932 010a 2362     	 str r3,[r4,#32]
 1933 010c 70BD     	 pop {r4,r5,r6,pc}
 1934              	 .cfi_endproc
 1935              	.LFE70:
 1937 010e 00BF     	 .section .text.UART_ABClearIntPending,"ax",%progbits
 1938              	 .align 2
 1939              	 .global UART_ABClearIntPending
 1940              	 .thumb
 1941              	 .thumb_func
 1943              	UART_ABClearIntPending:
 1944              	.LFB71:
 962:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
 963:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 964:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 965:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 966:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 967:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Clear Autobaud Interrupt Pending
 968:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be
 969:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 970:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 971:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 972:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 973:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	ABIntType	type of auto-baud interrupt, should be:
 974:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- UART_AUTOBAUD_INTSTAT_ABEO: End of Auto-baud interrupt
 975:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- UART_AUTOBAUD_INTSTAT_ABTO: Auto-baud time out interrupt
 976:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		none
 977:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
 978:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_ABClearIntPending(LPC_UART_TypeDef *UARTx, UART_ABEO_Type ABIntType)
 979:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 1945              	 .loc 1 979 0
 1946              	 .cfi_startproc
 1947              	 
 1948              	 
 1949              	.LVL154:
 1950 0000 38B5     	 push {r3,r4,r5,lr}
 1951              	.LCFI12:
 1952              	 .cfi_def_cfa_offset 16
 1953              	 .cfi_offset 14,-4
 1954              	 .cfi_offset 5,-8
 1955              	 .cfi_offset 4,-12
 1956              	 .cfi_offset 3,-16
 1957 0002 0446     	 mov r4,r0
 1958 0004 0D46     	 mov r5,r1
 980:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 1959              	 .loc 1 980 0
 1960 0006 4FF44043 	 mov r3,#49152
 1961 000a C4F20003 	 movt r3,16384
 1962 000e 4FF00002 	 mov r2,#0
 1963 0012 C4F20102 	 movt r2,16385
 1964 0016 821A     	 subs r2,r0,r2
 1965 0018 18BF     	 it ne
 1966 001a 0122     	 movne r2,#1
 1967 001c 9842     	 cmp r0,r3
 1968 001e 0CBF     	 ite eq
 1969 0020 0023     	 moveq r3,#0
 1970 0022 02F00103 	 andne r3,r2,#1
 1971 0026 C3B1     	 cbz r3,.L167
 1972              	 .loc 1 980 0 is_stmt 0 discriminator 1
 1973 0028 4FF40043 	 mov r3,#32768
 1974 002c C4F20903 	 movt r3,16393
 1975 0030 4FF44042 	 mov r2,#49152
 1976 0034 C4F20902 	 movt r2,16393
 1977 0038 821A     	 subs r2,r0,r2
 1978 003a 18BF     	 it ne
 1979 003c 0122     	 movne r2,#1
 1980 003e 9842     	 cmp r0,r3
 1981 0040 0CBF     	 ite eq
 1982 0042 0023     	 moveq r3,#0
 1983 0044 02F00103 	 andne r3,r2,#1
 1984 0048 3BB1     	 cbz r3,.L167
 1985              	 .loc 1 980 0 discriminator 2
 1986 004a 40F20000 	 movw r0,#:lower16:.LC0
 1987              	.LVL155:
 1988 004e C0F20000 	 movt r0,#:upper16:.LC0
 1989 0052 4FF47571 	 mov r1,#980
 1990              	.LVL156:
 1991 0056 FFF7FEFF 	 bl check_failed
 1992              	.L167:
 981:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 1993              	 .loc 1 981 0 is_stmt 1
 1994 005a 4FF00003 	 mov r3,#0
 1995 005e C4F20103 	 movt r3,16385
 1996 0062 9C42     	 cmp r4,r3
 982:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
 983:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->ACR |= ABIntType;
 1997              	 .loc 1 983 0
 1998 0064 01BF     	 itttt eq
 1999 0066 0023     	 moveq r3,#0
 2000 0068 C4F20103 	 movteq r3,16385
 2001 006c 1A6A     	 ldreq r2,[r3,#32]
 2002 006e 1543     	 orreq r5,r5,r2
 2003 0070 0FBF     	 iteee eq
 2004 0072 1D62     	 streq r5,[r3,#32]
 984:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
 985:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
 986:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->ACR |= ABIntType;
 2005              	 .loc 1 986 0
 2006 0074 236A     	 ldrne r3,[r4,#32]
 2007 0076 1D43     	 orrne r5,r5,r3
 2008 0078 2562     	 strne r5,[r4,#32]
 2009 007a 38BD     	 pop {r3,r4,r5,pc}
 2010              	 .cfi_endproc
 2011              	.LFE71:
 2013              	 .section .text.UART_TxCmd,"ax",%progbits
 2014              	 .align 2
 2015              	 .global UART_TxCmd
 2016              	 .thumb
 2017              	 .thumb_func
 2019              	UART_TxCmd:
 2020              	.LFB72:
 987:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 988:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
 989:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
 990:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Enable/Disable transmission on UART TxD pin
 991:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	UART peripheral selected, should be:
 992:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  *   			- LPC_UART0: UART0 peripheral
 993:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART1: UART1 peripheral
 994:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART2: UART2 peripheral
 995:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- LPC_UART3: UART3 peripheral
 996:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	NewState New State of Tx transmission function, should be:
 997:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- ENABLE: Enable this function
 998:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- DISABLE: Disable this function
 999:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return none
1000:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1001:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_TxCmd(LPC_UART_TypeDef *UARTx, FunctionalState NewState)
1002:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2021              	 .loc 1 1002 0
 2022              	 .cfi_startproc
 2023              	 
 2024              	 
 2025              	.LVL157:
 2026 0000 38B5     	 push {r3,r4,r5,lr}
 2027              	.LCFI13:
 2028              	 .cfi_def_cfa_offset 16
 2029              	 .cfi_offset 14,-4
 2030              	 .cfi_offset 5,-8
 2031              	 .cfi_offset 4,-12
 2032              	 .cfi_offset 3,-16
 2033 0002 0446     	 mov r4,r0
 2034 0004 0D46     	 mov r5,r1
1003:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 2035              	 .loc 1 1003 0
 2036 0006 4FF44043 	 mov r3,#49152
 2037 000a C4F20003 	 movt r3,16384
 2038 000e 4FF00002 	 mov r2,#0
 2039 0012 C4F20102 	 movt r2,16385
 2040 0016 821A     	 subs r2,r0,r2
 2041 0018 18BF     	 it ne
 2042 001a 0122     	 movne r2,#1
 2043 001c 9842     	 cmp r0,r3
 2044 001e 0CBF     	 ite eq
 2045 0020 0023     	 moveq r3,#0
 2046 0022 02F00103 	 andne r3,r2,#1
 2047 0026 C3B1     	 cbz r3,.L171
 2048              	 .loc 1 1003 0 is_stmt 0 discriminator 1
 2049 0028 4FF40043 	 mov r3,#32768
 2050 002c C4F20903 	 movt r3,16393
 2051 0030 4FF44042 	 mov r2,#49152
 2052 0034 C4F20902 	 movt r2,16393
 2053 0038 821A     	 subs r2,r0,r2
 2054 003a 18BF     	 it ne
 2055 003c 0122     	 movne r2,#1
 2056 003e 9842     	 cmp r0,r3
 2057 0040 0CBF     	 ite eq
 2058 0042 0023     	 moveq r3,#0
 2059 0044 02F00103 	 andne r3,r2,#1
 2060 0048 3BB1     	 cbz r3,.L171
 2061              	 .loc 1 1003 0 discriminator 2
 2062 004a 40F20000 	 movw r0,#:lower16:.LC0
 2063              	.LVL158:
 2064 004e C0F20000 	 movt r0,#:upper16:.LC0
 2065 0052 40F2EB31 	 movw r1,#1003
 2066              	.LVL159:
 2067 0056 FFF7FEFF 	 bl check_failed
 2068              	.L171:
1004:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 2069              	 .loc 1 1004 0 is_stmt 1
 2070 005a 012D     	 cmp r5,#1
 2071 005c 07D9     	 bls .L172
 2072              	 .loc 1 1004 0 is_stmt 0 discriminator 1
 2073 005e 40F20000 	 movw r0,#:lower16:.LC0
 2074 0062 C0F20000 	 movt r0,#:upper16:.LC0
 2075 0066 4FF47B71 	 mov r1,#1004
 2076 006a FFF7FEFF 	 bl check_failed
 2077              	.L172:
1005:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1006:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 2078              	 .loc 1 1006 0 is_stmt 1
 2079 006e 012D     	 cmp r5,#1
 2080 0070 16D1     	 bne .L173
1007:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1008:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 2081              	 .loc 1 1008 0
 2082 0072 4FF00003 	 mov r3,#0
 2083 0076 C4F20103 	 movt r3,16385
 2084 007a 9C42     	 cmp r4,r3
1009:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
1010:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->TER |= UART_TER_TXEN;
 2085              	 .loc 1 1010 0
 2086 007c 01BF     	 itttt eq
 2087 007e 0023     	 moveq r3,#0
 2088 0080 C4F20103 	 movteq r3,16385
 2089 0084 93F83020 	 ldrbeq r2,[r3,#48]
 2090 0088 42F08002 	 orreq r2,r2,#128
 2091 008c 0FBF     	 iteee eq
 2092 008e 83F83020 	 strbeq r2,[r3,#48]
1011:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
1012:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		else
1013:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
1014:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->TER |= UART_TER_TXEN;
 2093              	 .loc 1 1014 0
 2094 0092 94F83030 	 ldrbne r3,[r4,#48]
 2095 0096 43F08003 	 orrne r3,r3,#128
 2096 009a 84F83030 	 strbne r3,[r4,#48]
 2097 009e 38BD     	 pop {r3,r4,r5,pc}
 2098              	.L173:
1015:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
1016:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1017:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
1018:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1019:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 2099              	 .loc 1 1019 0
 2100 00a0 4FF00003 	 mov r3,#0
 2101 00a4 C4F20103 	 movt r3,16385
 2102 00a8 9C42     	 cmp r4,r3
1020:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
1021:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			((LPC_UART1_TypeDef *)UARTx)->TER &= (~UART_TER_TXEN) & UART_TER_BITMASK;
 2103              	 .loc 1 1021 0
 2104 00aa 01BF     	 itttt eq
 2105 00ac 0023     	 moveq r3,#0
 2106 00ae C4F20103 	 movteq r3,16385
 2107 00b2 93F83020 	 ldrbeq r2,[r3,#48]
 2108 00b6 0022     	 moveq r2,#0
 2109 00b8 0FBF     	 iteee eq
 2110 00ba 83F83020 	 strbeq r2,[r3,#48]
1022:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
1023:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		else
1024:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
1025:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			UARTx->TER &= (~UART_TER_TXEN) & UART_TER_BITMASK;
 2111              	 .loc 1 1025 0
 2112 00be 94F83030 	 ldrbne r3,[r4,#48]
 2113 00c2 0023     	 movne r3,#0
 2114 00c4 84F83030 	 strbne r3,[r4,#48]
 2115 00c8 38BD     	 pop {r3,r4,r5,pc}
 2116              	 .cfi_endproc
 2117              	.LFE72:
 2119 00ca 00BF     	 .section .text.UART_DeInit,"ax",%progbits
 2120              	 .align 2
 2121              	 .global UART_DeInit
 2122              	 .thumb
 2123              	 .thumb_func
 2125              	UART_DeInit:
 2126              	.LFB57:
 404:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2127              	 .loc 1 404 0
 2128              	 .cfi_startproc
 2129              	 
 2130              	 
 2131              	.LVL160:
 2132 0000 10B5     	 push {r4,lr}
 2133              	.LCFI14:
 2134              	 .cfi_def_cfa_offset 8
 2135              	 .cfi_offset 14,-4
 2136              	 .cfi_offset 4,-8
 2137 0002 0446     	 mov r4,r0
 406:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 2138              	 .loc 1 406 0
 2139 0004 4FF44043 	 mov r3,#49152
 2140 0008 C4F20003 	 movt r3,16384
 2141 000c 4FF00002 	 mov r2,#0
 2142 0010 C4F20102 	 movt r2,16385
 2143 0014 821A     	 subs r2,r0,r2
 2144 0016 18BF     	 it ne
 2145 0018 0122     	 movne r2,#1
 2146 001a 9842     	 cmp r0,r3
 2147 001c 0CBF     	 ite eq
 2148 001e 0023     	 moveq r3,#0
 2149 0020 02F00103 	 andne r3,r2,#1
 2150 0024 C3B1     	 cbz r3,.L178
 406:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 2151              	 .loc 1 406 0 is_stmt 0 discriminator 1
 2152 0026 4FF40043 	 mov r3,#32768
 2153 002a C4F20903 	 movt r3,16393
 2154 002e 4FF44042 	 mov r2,#49152
 2155 0032 C4F20902 	 movt r2,16393
 2156 0036 821A     	 subs r2,r0,r2
 2157 0038 18BF     	 it ne
 2158 003a 0122     	 movne r2,#1
 2159 003c 9842     	 cmp r0,r3
 2160 003e 0CBF     	 ite eq
 2161 0040 0023     	 moveq r3,#0
 2162 0042 02F00103 	 andne r3,r2,#1
 2163 0046 3BB1     	 cbz r3,.L178
 406:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UARTx(UARTx));
 2164              	 .loc 1 406 0 discriminator 2
 2165 0048 40F20000 	 movw r0,#:lower16:.LC0
 2166              	.LVL161:
 2167 004c C0F20000 	 movt r0,#:upper16:.LC0
 2168 0050 4FF4CB71 	 mov r1,#406
 2169 0054 FFF7FEFF 	 bl check_failed
 2170              	.L178:
 408:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_TxCmd(UARTx, DISABLE);
 2171              	 .loc 1 408 0 is_stmt 1
 2172 0058 2046     	 mov r0,r4
 2173 005a 4FF00001 	 mov r1,#0
 2174 005e FFF7FEFF 	 bl UART_TxCmd
 411:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx == LPC_UART0)
 2175              	 .loc 1 411 0
 2176 0062 4FF44043 	 mov r3,#49152
 2177 0066 C4F20003 	 movt r3,16384
 2178 006a 9C42     	 cmp r4,r3
 2179 006c 06D1     	 bne .L179
 414:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART0, DISABLE);
 2180              	 .loc 1 414 0
 2181 006e 4FF00800 	 mov r0,#8
 2182 0072 4FF00001 	 mov r1,#0
 2183 0076 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 2184 007a 19E0     	 b .L180
 2185              	.L179:
 419:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (((LPC_UART1_TypeDef *)UARTx) == LPC_UART1)
 2186              	 .loc 1 419 0
 2187 007c 4FF00003 	 mov r3,#0
 2188 0080 C4F20103 	 movt r3,16385
 2189 0084 9C42     	 cmp r4,r3
 2190 0086 06D1     	 bne .L181
 422:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART1, DISABLE);
 2191              	 .loc 1 422 0
 2192 0088 4FF01000 	 mov r0,#16
 2193 008c 4FF00001 	 mov r1,#0
 2194 0090 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 2195 0094 10BD     	 pop {r4,pc}
 2196              	.L181:
 427:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx == LPC_UART2)
 2197              	 .loc 1 427 0
 2198 0096 4FF40043 	 mov r3,#32768
 2199 009a C4F20903 	 movt r3,16393
 2200 009e 9C42     	 cmp r4,r3
 2201 00a0 06D1     	 bne .L180
 430:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART2, DISABLE);
 2202              	 .loc 1 430 0
 2203 00a2 4FF08070 	 mov r0,#16777216
 2204 00a6 4FF00001 	 mov r1,#0
 2205 00aa FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 2206 00ae 10BD     	 pop {r4,pc}
 2207              	.L180:
 435:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (UARTx == LPC_UART3)
 2208              	 .loc 1 435 0
 2209 00b0 4FF44043 	 mov r3,#49152
 2210 00b4 C4F20903 	 movt r3,16393
 2211 00b8 9C42     	 cmp r4,r3
 2212 00ba 05D1     	 bne .L177
 438:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCUART3, DISABLE);
 2213              	 .loc 1 438 0
 2214 00bc 4FF00070 	 mov r0,#33554432
 2215 00c0 4FF00001 	 mov r1,#0
 2216 00c4 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 2217              	.L177:
 2218 00c8 10BD     	 pop {r4,pc}
 2219              	 .cfi_endproc
 2220              	.LFE57:
 2222 00ca 00BF     	 .section .text.UART_IrDAInvtInputCmd,"ax",%progbits
 2223              	 .align 2
 2224              	 .global UART_IrDAInvtInputCmd
 2225              	 .thumb
 2226              	 .thumb_func
 2228              	UART_IrDAInvtInputCmd:
 2229              	.LFB73:
1026:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
1027:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1028:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
1029:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1030:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* UART IrDA functions ---------------------------------------------------*/
1031:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1032:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART3
1033:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1034:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1035:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Enable or disable inverting serial input function of IrDA
1036:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				on UART peripheral.
1037:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx UART peripheral selected, should be LPC_UART3 (only)
1038:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	NewState New state of inverting serial input, should be:
1039:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- ENABLE: Enable this function.
1040:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- DISABLE: Disable this function.
1041:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return none
1042:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1043:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_IrDAInvtInputCmd(LPC_UART_TypeDef* UARTx, FunctionalState NewState)
1044:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2230              	 .loc 1 1044 0
 2231              	 .cfi_startproc
 2232              	 
 2233              	 
 2234              	.LVL162:
 2235 0000 38B5     	 push {r3,r4,r5,lr}
 2236              	.LCFI15:
 2237              	 .cfi_def_cfa_offset 16
 2238              	 .cfi_offset 14,-4
 2239              	 .cfi_offset 5,-8
 2240              	 .cfi_offset 4,-12
 2241              	 .cfi_offset 3,-16
 2242 0002 0546     	 mov r5,r0
 2243 0004 0C46     	 mov r4,r1
1045:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
 2244              	 .loc 1 1045 0
 2245 0006 4FF44043 	 mov r3,#49152
 2246 000a C4F20903 	 movt r3,16393
 2247 000e 9842     	 cmp r0,r3
 2248 0010 07D0     	 beq .L184
 2249              	 .loc 1 1045 0 is_stmt 0 discriminator 1
 2250 0012 40F20000 	 movw r0,#:lower16:.LC0
 2251              	.LVL163:
 2252 0016 C0F20000 	 movt r0,#:upper16:.LC0
 2253 001a 40F21541 	 movw r1,#1045
 2254              	.LVL164:
 2255 001e FFF7FEFF 	 bl check_failed
 2256              	.L184:
1046:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 2257              	 .loc 1 1046 0 is_stmt 1
 2258 0022 012C     	 cmp r4,#1
 2259 0024 07D9     	 bls .L185
 2260              	 .loc 1 1046 0 is_stmt 0 discriminator 1
 2261 0026 40F20000 	 movw r0,#:lower16:.LC0
 2262 002a C0F20000 	 movt r0,#:upper16:.LC0
 2263 002e 40F21641 	 movw r1,#1046
 2264 0032 FFF7FEFF 	 bl check_failed
 2265              	.L185:
1047:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1048:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 2266              	 .loc 1 1048 0 is_stmt 1
 2267 0036 012C     	 cmp r4,#1
 2268 0038 06D1     	 bne .L186
1049:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1050:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->ICR |= UART_ICR_IRDAINV;
 2269              	 .loc 1 1050 0
 2270 003a 95F82430 	 ldrb r3,[r5,#36]
 2271 003e 43F00203 	 orr r3,r3,#2
 2272 0042 85F82430 	 strb r3,[r5,#36]
 2273 0046 38BD     	 pop {r3,r4,r5,pc}
 2274              	.L186:
1051:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1052:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else if (NewState == DISABLE)
 2275              	 .loc 1 1052 0
 2276 0048 2CB9     	 cbnz r4,.L183
1053:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1054:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->ICR &= (~UART_ICR_IRDAINV) & UART_ICR_BITMASK;
 2277              	 .loc 1 1054 0
 2278 004a 95F82430 	 ldrb r3,[r5,#36]
 2279 004e 03F03D03 	 and r3,r3,#61
 2280 0052 85F82430 	 strb r3,[r5,#36]
 2281              	.L183:
 2282 0056 38BD     	 pop {r3,r4,r5,pc}
 2283              	 .cfi_endproc
 2284              	.LFE73:
 2286              	 .section .text.UART_IrDACmd,"ax",%progbits
 2287              	 .align 2
 2288              	 .global UART_IrDACmd
 2289              	 .thumb
 2290              	 .thumb_func
 2292              	UART_IrDACmd:
 2293              	.LFB74:
1055:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1056:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
1057:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1058:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1059:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1060:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Enable or disable IrDA function on UART peripheral.
1061:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx UART peripheral selected, should be LPC_UART3 (only)
1062:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	NewState New state of IrDA function, should be:
1063:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- ENABLE: Enable this function.
1064:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- DISABLE: Disable this function.
1065:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return none
1066:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1067:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_IrDACmd(LPC_UART_TypeDef* UARTx, FunctionalState NewState)
1068:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2294              	 .loc 1 1068 0
 2295              	 .cfi_startproc
 2296              	 
 2297              	 
 2298              	.LVL165:
 2299 0000 38B5     	 push {r3,r4,r5,lr}
 2300              	.LCFI16:
 2301              	 .cfi_def_cfa_offset 16
 2302              	 .cfi_offset 14,-4
 2303              	 .cfi_offset 5,-8
 2304              	 .cfi_offset 4,-12
 2305              	 .cfi_offset 3,-16
 2306 0002 0446     	 mov r4,r0
 2307 0004 0D46     	 mov r5,r1
1069:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
 2308              	 .loc 1 1069 0
 2309 0006 4FF44043 	 mov r3,#49152
 2310 000a C4F20903 	 movt r3,16393
 2311 000e 9842     	 cmp r0,r3
 2312 0010 07D0     	 beq .L189
 2313              	 .loc 1 1069 0 is_stmt 0 discriminator 1
 2314 0012 40F20000 	 movw r0,#:lower16:.LC0
 2315              	.LVL166:
 2316 0016 C0F20000 	 movt r0,#:upper16:.LC0
 2317 001a 40F22D41 	 movw r1,#1069
 2318              	.LVL167:
 2319 001e FFF7FEFF 	 bl check_failed
 2320              	.L189:
1070:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 2321              	 .loc 1 1070 0 is_stmt 1
 2322 0022 012D     	 cmp r5,#1
 2323 0024 07D9     	 bls .L190
 2324              	 .loc 1 1070 0 is_stmt 0 discriminator 1
 2325 0026 40F20000 	 movw r0,#:lower16:.LC0
 2326 002a C0F20000 	 movt r0,#:upper16:.LC0
 2327 002e 40F22E41 	 movw r1,#1070
 2328 0032 FFF7FEFF 	 bl check_failed
 2329              	.L190:
1071:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1072:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 2330              	 .loc 1 1072 0 is_stmt 1
 2331 0036 012D     	 cmp r5,#1
1073:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1074:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->ICR |= UART_ICR_IRDAEN;
 2332              	 .loc 1 1074 0
 2333 0038 94F82430 	 ldrb r3,[r4,#36]
 2334 003c 0CBF     	 ite eq
 2335 003e 43F00103 	 orreq r3,r3,#1
1075:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1076:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
1077:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1078:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->ICR &= (~UART_ICR_IRDAEN) & UART_ICR_BITMASK;
 2336              	 .loc 1 1078 0
 2337 0042 03F03E03 	 andne r3,r3,#62
 2338 0046 84F82430 	 strb r3,[r4,#36]
 2339 004a 38BD     	 pop {r3,r4,r5,pc}
 2340              	 .cfi_endproc
 2341              	.LFE74:
 2343              	 .section .text.UART_IrDAPulseDivConfig,"ax",%progbits
 2344              	 .align 2
 2345              	 .global UART_IrDAPulseDivConfig
 2346              	 .thumb
 2347              	 .thumb_func
 2349              	UART_IrDAPulseDivConfig:
 2350              	.LFB75:
1079:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1080:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
1081:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1082:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1083:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1084:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Configure Pulse divider for IrDA function on UART peripheral.
1085:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx UART peripheral selected, should be LPC_UART3 (only)
1086:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	PulseDiv Pulse Divider value from Peripheral clock,
1087:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				should be one of the following:
1088:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV2 	: Pulse width = 2 * Tpclk
1089:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV4 	: Pulse width = 4 * Tpclk
1090:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV8 	: Pulse width = 8 * Tpclk
1091:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV16 	: Pulse width = 16 * Tpclk
1092:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV32 	: Pulse width = 32 * Tpclk
1093:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV64 	: Pulse width = 64 * Tpclk
1094:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV128 : Pulse width = 128 * Tpclk
1095:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- UART_IrDA_PULSEDIV256 : Pulse width = 256 * Tpclk
1096:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1097:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return none
1098:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1099:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_IrDAPulseDivConfig(LPC_UART_TypeDef *UARTx, UART_IrDA_PULSE_Type PulseDiv)
1100:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2351              	 .loc 1 1100 0
 2352              	 .cfi_startproc
 2353              	 
 2354              	 
 2355              	.LVL168:
 2356 0000 38B5     	 push {r3,r4,r5,lr}
 2357              	.LCFI17:
 2358              	 .cfi_def_cfa_offset 16
 2359              	 .cfi_offset 14,-4
 2360              	 .cfi_offset 5,-8
 2361              	 .cfi_offset 4,-12
 2362              	 .cfi_offset 3,-16
 2363 0002 0446     	 mov r4,r0
 2364 0004 0D46     	 mov r5,r1
1101:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t tmp, tmp1;
1102:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART_IrDA(UARTx));
 2365              	 .loc 1 1102 0
 2366 0006 4FF44043 	 mov r3,#49152
 2367 000a C4F20903 	 movt r3,16393
 2368 000e 9842     	 cmp r0,r3
 2369 0010 07D0     	 beq .L194
 2370              	 .loc 1 1102 0 is_stmt 0 discriminator 1
 2371 0012 40F20000 	 movw r0,#:lower16:.LC0
 2372              	.LVL169:
 2373 0016 C0F20000 	 movt r0,#:upper16:.LC0
 2374 001a 40F24E41 	 movw r1,#1102
 2375              	.LVL170:
 2376 001e FFF7FEFF 	 bl check_failed
 2377              	.L194:
1103:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART_IrDA_PULSEDIV(PulseDiv));
 2378              	 .loc 1 1103 0 is_stmt 1
 2379 0022 072D     	 cmp r5,#7
 2380 0024 07D9     	 bls .L195
 2381              	 .loc 1 1103 0 is_stmt 0 discriminator 1
 2382 0026 40F20000 	 movw r0,#:lower16:.LC0
 2383 002a C0F20000 	 movt r0,#:upper16:.LC0
 2384 002e 40F24F41 	 movw r1,#1103
 2385 0032 FFF7FEFF 	 bl check_failed
 2386              	.L195:
 2387              	.LVL171:
1104:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1105:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp1 = UART_ICR_PULSEDIV(PulseDiv);
1106:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp = UARTx->ICR & (~UART_ICR_PULSEDIV(7));
 2388              	 .loc 1 1106 0 is_stmt 1
 2389 0036 94F82430 	 ldrb r3,[r4,#36]
 2390              	.LVL172:
 2391 003a 03F0C703 	 and r3,r3,#199
 2392              	.LVL173:
1107:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp |= tmp1 | UART_ICR_FIXPULSE_EN;
 2393              	 .loc 1 1107 0
 2394 003e 43F00403 	 orr r3,r3,#4
 2395              	.LVL174:
1105:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp1 = UART_ICR_PULSEDIV(PulseDiv);
 2396              	 .loc 1 1105 0
 2397 0042 05F00705 	 and r5,r5,#7
 2398              	.LVL175:
 2399              	 .loc 1 1107 0
 2400 0046 43EAC505 	 orr r5,r3,r5,lsl#3
1108:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UARTx->ICR = tmp & UART_ICR_BITMASK;
 2401              	 .loc 1 1108 0
 2402 004a 05F03F05 	 and r5,r5,#63
 2403 004e 84F82450 	 strb r5,[r4,#36]
1109:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 2404              	 .loc 1 1109 0
 2405 0052 38BD     	 pop {r3,r4,r5,pc}
 2406              	 .cfi_endproc
 2407              	.LFE75:
 2409              	 .section .text.UART_FullModemForcePinState,"ax",%progbits
 2410              	 .align 2
 2411              	 .global UART_FullModemForcePinState
 2412              	 .thumb
 2413              	 .thumb_func
 2415              	UART_FullModemForcePinState:
 2416              	.LFB76:
1110:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1111:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #endif
1112:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1113:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1114:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* UART1 FullModem function ---------------------------------------------*/
1115:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1116:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** #ifdef _UART1
1117:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1118:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1119:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Force pin DTR/RTS corresponding to given state (Full modem mode)
1120:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1121:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	Pin	Pin that NewState will be applied to, should be:
1122:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- UART1_MODEM_PIN_DTR: DTR pin.
1123:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- UART1_MODEM_PIN_RTS: RTS pin.
1124:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	NewState New State of DTR/RTS pin, should be:
1125:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- INACTIVE: Force the pin to inactive signal.
1126:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- ACTIVE: Force the pin to active signal.
1127:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return none
1128:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1129:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_FullModemForcePinState(LPC_UART1_TypeDef *UARTx, UART_MODEM_PIN_Type Pin, \
1130:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 							UART1_SignalState NewState)
1131:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2417              	 .loc 1 1131 0
 2418              	 .cfi_startproc
 2419              	 
 2420              	 
 2421              	.LVL176:
 2422 0000 70B5     	 push {r4,r5,r6,lr}
 2423              	.LCFI18:
 2424              	 .cfi_def_cfa_offset 16
 2425              	 .cfi_offset 14,-4
 2426              	 .cfi_offset 6,-8
 2427              	 .cfi_offset 5,-12
 2428              	 .cfi_offset 4,-16
 2429 0002 0446     	 mov r4,r0
 2430 0004 0D46     	 mov r5,r1
 2431 0006 1646     	 mov r6,r2
 2432              	.LVL177:
1132:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint8_t tmp = 0;
1133:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1134:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART1_MODEM(UARTx));
 2433              	 .loc 1 1134 0
 2434 0008 4FF00003 	 mov r3,#0
 2435 000c C4F20103 	 movt r3,16385
 2436 0010 9842     	 cmp r0,r3
 2437 0012 07D0     	 beq .L197
 2438              	 .loc 1 1134 0 is_stmt 0 discriminator 1
 2439 0014 40F20000 	 movw r0,#:lower16:.LC0
 2440              	.LVL178:
 2441 0018 C0F20000 	 movt r0,#:upper16:.LC0
 2442 001c 40F26E41 	 movw r1,#1134
 2443              	.LVL179:
 2444 0020 FFF7FEFF 	 bl check_failed
 2445              	.LVL180:
 2446              	.L197:
1135:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART1_MODEM_PIN(Pin));
 2447              	 .loc 1 1135 0 is_stmt 1
 2448 0024 012D     	 cmp r5,#1
 2449 0026 07D9     	 bls .L198
 2450              	 .loc 1 1135 0 is_stmt 0 discriminator 1
 2451 0028 40F20000 	 movw r0,#:lower16:.LC0
 2452 002c C0F20000 	 movt r0,#:upper16:.LC0
 2453 0030 40F26F41 	 movw r1,#1135
 2454 0034 FFF7FEFF 	 bl check_failed
 2455              	.L198:
1136:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART1_SIGNALSTATE(NewState));
 2456              	 .loc 1 1136 0 is_stmt 1
 2457 0038 012E     	 cmp r6,#1
 2458 003a 07D9     	 bls .L199
 2459              	 .loc 1 1136 0 is_stmt 0 discriminator 1
 2460 003c 40F20000 	 movw r0,#:lower16:.LC0
 2461 0040 C0F20000 	 movt r0,#:upper16:.LC0
 2462 0044 4FF48E61 	 mov r1,#1136
 2463 0048 FFF7FEFF 	 bl check_failed
 2464              	.L199:
1137:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1138:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch (Pin){
 2465              	 .loc 1 1138 0 is_stmt 1
 2466 004c 25B1     	 cbz r5,.L205
1132:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint8_t tmp = 0;
 2467              	 .loc 1 1132 0
 2468 004e 012D     	 cmp r5,#1
 2469 0050 0CBF     	 ite eq
 2470 0052 0225     	 moveq r5,#2
 2471 0054 0025     	 movne r5,#0
 2472 0056 01E0     	 b .L201
 2473              	.L205:
1139:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART1_MODEM_PIN_DTR:
1140:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = UART1_MCR_DTR_CTRL;
 2474              	 .loc 1 1140 0
 2475 0058 4FF00105 	 mov r5,#1
 2476              	.L201:
 2477              	.LVL181:
1141:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
1142:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART1_MODEM_PIN_RTS:
1143:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = UART1_MCR_RTS_CTRL;
1144:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
1145:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	default:
1146:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
1147:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1148:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1149:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (NewState == ACTIVE){
 2478              	 .loc 1 1149 0
 2479 005c 012E     	 cmp r6,#1
1150:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->MCR |= tmp;
 2480              	 .loc 1 1150 0
 2481 005e 237C     	 ldrb r3,[r4,#16]
 2482 0060 0EBF     	 itee eq
 2483 0062 1D43     	 orreq r5,r5,r3
 2484              	.LVL182:
1151:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	} else {
1152:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->MCR &= (~tmp) & UART1_MCR_BITMASK;
 2485              	 .loc 1 1152 0
 2486 0064 23F00C03 	 bicne r3,r3,#12
 2487 0068 23EA0505 	 bicne r5,r3,r5
 2488 006c 2574     	 strb r5,[r4,#16]
 2489 006e 70BD     	 pop {r4,r5,r6,pc}
 2490              	 .cfi_endproc
 2491              	.LFE76:
 2493              	 .section .text.UART_FullModemConfigMode,"ax",%progbits
 2494              	 .align 2
 2495              	 .global UART_FullModemConfigMode
 2496              	 .thumb
 2497              	 .thumb_func
 2499              	UART_FullModemConfigMode:
 2500              	.LFB77:
1153:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1154:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
1155:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1156:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1157:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1158:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Configure Full Modem mode for UART peripheral
1159:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1160:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	Mode Full Modem mode, should be:
1161:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- UART1_MODEM_MODE_LOOPBACK: Loop back mode.
1162:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- UART1_MODEM_MODE_AUTO_RTS: Auto-RTS mode.
1163:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- UART1_MODEM_MODE_AUTO_CTS: Auto-CTS mode.
1164:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	NewState New State of this mode, should be:
1165:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 				- ENABLE: Enable this mode.
1166:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 				- DISABLE: Disable this mode.
1167:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return none
1168:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1169:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_FullModemConfigMode(LPC_UART1_TypeDef *UARTx, UART_MODEM_MODE_Type Mode, \
1170:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 							FunctionalState NewState)
1171:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2501              	 .loc 1 1171 0
 2502              	 .cfi_startproc
 2503              	 
 2504              	 
 2505              	.LVL183:
 2506 0000 70B5     	 push {r4,r5,r6,lr}
 2507              	.LCFI19:
 2508              	 .cfi_def_cfa_offset 16
 2509              	 .cfi_offset 14,-4
 2510              	 .cfi_offset 6,-8
 2511              	 .cfi_offset 5,-12
 2512              	 .cfi_offset 4,-16
 2513 0002 0546     	 mov r5,r0
 2514 0004 0C46     	 mov r4,r1
 2515 0006 1646     	 mov r6,r2
1172:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint8_t tmp;
1173:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1174:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART1_MODEM(UARTx));
 2516              	 .loc 1 1174 0
 2517 0008 4FF00003 	 mov r3,#0
 2518 000c C4F20103 	 movt r3,16385
 2519 0010 9842     	 cmp r0,r3
 2520 0012 07D0     	 beq .L207
 2521              	 .loc 1 1174 0 is_stmt 0 discriminator 1
 2522 0014 40F20000 	 movw r0,#:lower16:.LC0
 2523              	.LVL184:
 2524 0018 C0F20000 	 movt r0,#:upper16:.LC0
 2525 001c 40F29641 	 movw r1,#1174
 2526              	.LVL185:
 2527 0020 FFF7FEFF 	 bl check_failed
 2528              	.LVL186:
 2529              	.L207:
1175:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART1_MODEM_MODE(Mode));
 2530              	 .loc 1 1175 0 is_stmt 1
 2531 0024 022C     	 cmp r4,#2
 2532 0026 07D9     	 bls .L208
 2533              	 .loc 1 1175 0 is_stmt 0 discriminator 1
 2534 0028 40F20000 	 movw r0,#:lower16:.LC0
 2535 002c C0F20000 	 movt r0,#:upper16:.LC0
 2536 0030 40F29741 	 movw r1,#1175
 2537 0034 FFF7FEFF 	 bl check_failed
 2538              	.L208:
1176:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 2539              	 .loc 1 1176 0 is_stmt 1
 2540 0038 012E     	 cmp r6,#1
 2541 003a 07D9     	 bls .L209
 2542              	 .loc 1 1176 0 is_stmt 0 discriminator 1
 2543 003c 40F20000 	 movw r0,#:lower16:.LC0
 2544 0040 C0F20000 	 movt r0,#:upper16:.LC0
 2545 0044 4FF49361 	 mov r1,#1176
 2546 0048 FFF7FEFF 	 bl check_failed
 2547              	.L209:
1177:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1178:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch(Mode){
 2548              	 .loc 1 1178 0 is_stmt 1
 2549 004c 012C     	 cmp r4,#1
1179:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART1_MODEM_MODE_LOOPBACK:
1180:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = UART1_MCR_LOOPB_EN;
1181:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
1182:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART1_MODEM_MODE_AUTO_RTS:
1183:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = UART1_MCR_AUTO_RTS_EN;
 2550              	 .loc 1 1183 0
 2551 004e 08BF     	 it eq
 2552 0050 4024     	 moveq r4,#64
1178:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	switch(Mode){
 2553              	 .loc 1 1178 0
 2554 0052 07D0     	 beq .L211
 2555 0054 24B1     	 cbz r4,.L216
1184:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
1185:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	case UART1_MODEM_MODE_AUTO_CTS:
1186:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = UART1_MCR_AUTO_CTS_EN;
 2556              	 .loc 1 1186 0
 2557 0056 022C     	 cmp r4,#2
 2558 0058 0CBF     	 ite eq
 2559 005a 8024     	 moveq r4,#128
 2560 005c 0024     	 movne r4,#0
 2561 005e 01E0     	 b .L211
 2562              	.L216:
1180:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp = UART1_MCR_LOOPB_EN;
 2563              	 .loc 1 1180 0
 2564 0060 4FF01004 	 mov r4,#16
 2565              	.L211:
 2566              	.LVL187:
1187:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
1188:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	default:
1189:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		break;
1190:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1191:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1192:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (NewState == ENABLE)
 2567              	 .loc 1 1192 0
 2568 0064 012E     	 cmp r6,#1
1193:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1194:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->MCR |= tmp;
 2569              	 .loc 1 1194 0
 2570 0066 2B7C     	 ldrb r3,[r5,#16]
 2571 0068 0EBF     	 itee eq
 2572 006a 1C43     	 orreq r4,r4,r3
 2573              	.LVL188:
1195:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1196:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	else
1197:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1198:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->MCR &= (~tmp) & UART1_MCR_BITMASK;
 2574              	 .loc 1 1198 0
 2575 006c 23F00C03 	 bicne r3,r3,#12
 2576 0070 23EA0404 	 bicne r4,r3,r4
 2577 0074 2C74     	 strb r4,[r5,#16]
 2578 0076 70BD     	 pop {r4,r5,r6,pc}
 2579              	 .cfi_endproc
 2580              	.LFE77:
 2582              	 .section .text.UART_FullModemGetStatus,"ax",%progbits
 2583              	 .align 2
 2584              	 .global UART_FullModemGetStatus
 2585              	 .thumb
 2586              	 .thumb_func
 2588              	UART_FullModemGetStatus:
 2589              	.LFB78:
1199:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1200:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
1201:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1202:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1203:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1204:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Get current status of modem status register
1205:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1206:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return 		Current value of modem status register
1207:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * Note:	The return value of this function must be ANDed with each member
1208:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			UART_MODEM_STAT_type enumeration to determine current flag status
1209:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			corresponding to each modem flag status. Because some flags in
1210:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			modem status register will be cleared after reading, the next reading
1211:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			modem register could not be correct. So this function used to
1212:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			read modem status register in one time only, then the return value
1213:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 			used to check all flags.
1214:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1215:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** uint8_t UART_FullModemGetStatus(LPC_UART1_TypeDef *UARTx)
1216:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2590              	 .loc 1 1216 0
 2591              	 .cfi_startproc
 2592              	 
 2593              	 
 2594              	.LVL189:
 2595 0000 10B5     	 push {r4,lr}
 2596              	.LCFI20:
 2597              	 .cfi_def_cfa_offset 8
 2598              	 .cfi_offset 14,-4
 2599              	 .cfi_offset 4,-8
 2600 0002 0446     	 mov r4,r0
1217:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART1_MODEM(UARTx));
 2601              	 .loc 1 1217 0
 2602 0004 4FF00003 	 mov r3,#0
 2603 0008 C4F20103 	 movt r3,16385
 2604 000c 9842     	 cmp r0,r3
 2605 000e 07D0     	 beq .L218
 2606              	 .loc 1 1217 0 is_stmt 0 discriminator 1
 2607 0010 40F20000 	 movw r0,#:lower16:.LC0
 2608              	.LVL190:
 2609 0014 C0F20000 	 movt r0,#:upper16:.LC0
 2610 0018 40F2C141 	 movw r1,#1217
 2611 001c FFF7FEFF 	 bl check_failed
 2612              	.L218:
1218:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	return ((UARTx->MSR) & UART1_MSR_BITMASK);
 2613              	 .loc 1 1218 0 is_stmt 1
 2614 0020 207E     	 ldrb r0,[r4,#24]
1219:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 2615              	 .loc 1 1219 0
 2616 0022 10BD     	 pop {r4,pc}
 2617              	 .cfi_endproc
 2618              	.LFE78:
 2620              	 .section .text.UART_RS485Config,"ax",%progbits
 2621              	 .align 2
 2622              	 .global UART_RS485Config
 2623              	 .thumb
 2624              	 .thumb_func
 2626              	UART_RS485Config:
 2627              	.LFB79:
1220:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1221:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1222:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /* UART RS485 functions --------------------------------------------------------------*/
1223:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1224:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1225:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Configure UART peripheral in RS485 mode according to the specified
1226:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *               parameters in the RS485ConfigStruct.
1227:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1228:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	RS485ConfigStruct Pointer to a UART1_RS485_CTRLCFG_Type structure
1229:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *                    that contains the configuration information for specified UART
1230:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** *                    in RS485 mode.
1231:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return		None
1232:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1233:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_RS485Config(LPC_UART1_TypeDef *UARTx, UART1_RS485_CTRLCFG_Type *RS485ConfigStruct)
1234:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2628              	 .loc 1 1234 0
 2629              	 .cfi_startproc
 2630              	 
 2631              	 
 2632              	.LVL191:
 2633 0000 38B5     	 push {r3,r4,r5,lr}
 2634              	.LCFI21:
 2635              	 .cfi_def_cfa_offset 16
 2636              	 .cfi_offset 14,-4
 2637              	 .cfi_offset 5,-8
 2638              	 .cfi_offset 4,-12
 2639              	 .cfi_offset 3,-16
 2640 0002 0546     	 mov r5,r0
 2641 0004 0C46     	 mov r4,r1
1235:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t tmp;
1236:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1237:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART1_MODEM(UARTx));
 2642              	 .loc 1 1237 0
 2643 0006 4FF00003 	 mov r3,#0
 2644 000a C4F20103 	 movt r3,16385
 2645 000e 9842     	 cmp r0,r3
 2646 0010 07D0     	 beq .L220
 2647              	 .loc 1 1237 0 is_stmt 0 discriminator 1
 2648 0012 40F20000 	 movw r0,#:lower16:.LC0
 2649              	.LVL192:
 2650 0016 C0F20000 	 movt r0,#:upper16:.LC0
 2651 001a 40F2D541 	 movw r1,#1237
 2652              	.LVL193:
 2653 001e FFF7FEFF 	 bl check_failed
 2654              	.L220:
1238:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->AutoAddrDetect_State));
 2655              	 .loc 1 1238 0 is_stmt 1
 2656 0022 A378     	 ldrb r3,[r4,#2]
 2657 0024 012B     	 cmp r3,#1
 2658 0026 07D9     	 bls .L221
 2659              	 .loc 1 1238 0 is_stmt 0 discriminator 1
 2660 0028 40F20000 	 movw r0,#:lower16:.LC0
 2661 002c C0F20000 	 movt r0,#:upper16:.LC0
 2662 0030 40F2D641 	 movw r1,#1238
 2663 0034 FFF7FEFF 	 bl check_failed
 2664              	.L221:
1239:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->AutoDirCtrl_State));
 2665              	 .loc 1 1239 0 is_stmt 1
 2666 0038 E378     	 ldrb r3,[r4,#3]
 2667 003a 012B     	 cmp r3,#1
 2668 003c 07D9     	 bls .L222
 2669              	 .loc 1 1239 0 is_stmt 0 discriminator 1
 2670 003e 40F20000 	 movw r0,#:lower16:.LC0
 2671 0042 C0F20000 	 movt r0,#:upper16:.LC0
 2672 0046 40F2D741 	 movw r1,#1239
 2673 004a FFF7FEFF 	 bl check_failed
 2674              	.L222:
1240:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART1_RS485_CFG_DELAYVALUE(RS485ConfigStruct->DelayValue));
 2675              	 .loc 1 1240 0 is_stmt 1
 2676 004e E379     	 ldrb r3,[r4,#7]
 2677 0050 FF2B     	 cmp r3,#255
 2678 0052 07D1     	 bne .L223
 2679              	 .loc 1 1240 0 is_stmt 0 discriminator 1
 2680 0054 40F20000 	 movw r0,#:lower16:.LC0
 2681 0058 C0F20000 	 movt r0,#:upper16:.LC0
 2682 005c 4FF49B61 	 mov r1,#1240
 2683 0060 FFF7FEFF 	 bl check_failed
 2684              	.L223:
1241:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_SETSTATE(RS485ConfigStruct->DirCtrlPol_Level));
 2685              	 .loc 1 1241 0 is_stmt 1
 2686 0064 6379     	 ldrb r3,[r4,#5]
 2687 0066 012B     	 cmp r3,#1
 2688 0068 07D9     	 bls .L224
 2689              	 .loc 1 1241 0 is_stmt 0 discriminator 1
 2690 006a 40F20000 	 movw r0,#:lower16:.LC0
 2691 006e C0F20000 	 movt r0,#:upper16:.LC0
 2692 0072 40F2D941 	 movw r1,#1241
 2693 0076 FFF7FEFF 	 bl check_failed
 2694              	.L224:
1242:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART_RS485_DIRCTRL_PIN(RS485ConfigStruct->DirCtrlPin));
 2695              	 .loc 1 1242 0 is_stmt 1
 2696 007a 2379     	 ldrb r3,[r4,#4]
 2697 007c 012B     	 cmp r3,#1
 2698 007e 07D9     	 bls .L225
 2699              	 .loc 1 1242 0 is_stmt 0 discriminator 1
 2700 0080 40F20000 	 movw r0,#:lower16:.LC0
 2701 0084 C0F20000 	 movt r0,#:upper16:.LC0
 2702 0088 40F2DA41 	 movw r1,#1242
 2703 008c FFF7FEFF 	 bl check_failed
 2704              	.L225:
1243:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_UART1_RS485_CFG_MATCHADDRVALUE(RS485ConfigStruct->MatchAddrValue));
 2705              	 .loc 1 1243 0 is_stmt 1
 2706 0090 A379     	 ldrb r3,[r4,#6]
 2707 0092 FF2B     	 cmp r3,#255
 2708 0094 07D1     	 bne .L226
 2709              	 .loc 1 1243 0 is_stmt 0 discriminator 1
 2710 0096 40F20000 	 movw r0,#:lower16:.LC0
 2711 009a C0F20000 	 movt r0,#:upper16:.LC0
 2712 009e 40F2DB41 	 movw r1,#1243
 2713 00a2 FFF7FEFF 	 bl check_failed
 2714              	.L226:
1244:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->NormalMultiDropMode_State));
 2715              	 .loc 1 1244 0 is_stmt 1
 2716 00a6 2378     	 ldrb r3,[r4,#0]
 2717 00a8 012B     	 cmp r3,#1
 2718 00aa 07D9     	 bls .L227
 2719              	 .loc 1 1244 0 is_stmt 0 discriminator 1
 2720 00ac 40F20000 	 movw r0,#:lower16:.LC0
 2721 00b0 C0F20000 	 movt r0,#:upper16:.LC0
 2722 00b4 40F2DC41 	 movw r1,#1244
 2723 00b8 FFF7FEFF 	 bl check_failed
 2724              	.L227:
1245:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(RS485ConfigStruct->Rx_State));
 2725              	 .loc 1 1245 0 is_stmt 1
 2726 00bc 6378     	 ldrb r3,[r4,#1]
 2727 00be 012B     	 cmp r3,#1
 2728 00c0 07D9     	 bls .L228
 2729              	 .loc 1 1245 0 is_stmt 0 discriminator 1
 2730 00c2 40F20000 	 movw r0,#:lower16:.LC0
 2731 00c6 C0F20000 	 movt r0,#:upper16:.LC0
 2732 00ca 40F2DD41 	 movw r1,#1245
 2733 00ce FFF7FEFF 	 bl check_failed
 2734              	.L228:
 2735              	.LVL194:
1246:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1247:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp = 0;
1248:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// If Auto Direction Control is enabled -  This function is used in Master mode
1249:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (RS485ConfigStruct->AutoDirCtrl_State == ENABLE)
 2736              	 .loc 1 1249 0 is_stmt 1
 2737 00d2 E378     	 ldrb r3,[r4,#3]
 2738 00d4 012B     	 cmp r3,#1
1247:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	tmp = 0;
 2739              	 .loc 1 1247 0
 2740 00d6 18BF     	 it ne
 2741 00d8 0023     	 movne r3,#0
 2742              	 .loc 1 1249 0
 2743 00da 0CD1     	 bne .L229
 2744              	.LVL195:
1250:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1251:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART1_RS485CTRL_DCTRL_EN;
1252:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1253:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set polar
1254:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (RS485ConfigStruct->DirCtrlPol_Level == SET)
 2745              	 .loc 1 1254 0
 2746 00dc 6379     	 ldrb r3,[r4,#5]
1251:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART1_RS485CTRL_DCTRL_EN;
 2747              	 .loc 1 1251 0
 2748 00de 012B     	 cmp r3,#1
 2749 00e0 0CBF     	 ite eq
 2750 00e2 3023     	 moveq r3,#48
 2751 00e4 1023     	 movne r3,#16
 2752              	.LVL196:
1255:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
1256:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp |= UART1_RS485CTRL_OINV_1;
1257:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
1258:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1259:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Set pin according to
1260:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		if (RS485ConfigStruct->DirCtrlPin == UART1_RS485_DIRCTRL_DTR)
 2753              	 .loc 1 1260 0
 2754 00e6 2279     	 ldrb r2,[r4,#4]
 2755 00e8 012A     	 cmp r2,#1
1261:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		{
1262:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 			tmp |= UART1_RS485CTRL_SEL_DTR;
 2756              	 .loc 1 1262 0
 2757 00ea 08BF     	 it eq
 2758 00ec 43F00803 	 orreq r3,r3,#8
 2759              	.LVL197:
1263:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		}
1264:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1265:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Fill delay time
1266:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->RS485DLY = RS485ConfigStruct->DelayValue & UART1_RS485DLY_BITMASK;
 2760              	 .loc 1 1266 0
 2761 00f0 E279     	 ldrb r2,[r4,#7]
 2762 00f2 85F85420 	 strb r2,[r5,#84]
 2763              	.LVL198:
 2764              	.L229:
1267:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1268:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1269:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// MultiDrop mode is enable
1270:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (RS485ConfigStruct->NormalMultiDropMode_State == ENABLE)
 2765              	 .loc 1 1270 0
 2766 00f6 2278     	 ldrb r2,[r4,#0]
 2767 00f8 012A     	 cmp r2,#1
1271:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1272:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART1_RS485CTRL_NMM_EN;
 2768              	 .loc 1 1272 0
 2769 00fa 08BF     	 it eq
 2770 00fc 43F00103 	 orreq r3,r3,#1
 2771              	.LVL199:
1273:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1274:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1275:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// Auto Address Detect function
1276:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (RS485ConfigStruct->AutoAddrDetect_State == ENABLE)
 2772              	 .loc 1 1276 0
 2773 0100 A278     	 ldrb r2,[r4,#2]
 2774 0102 012A     	 cmp r2,#1
1277:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1278:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART1_RS485CTRL_AADEN;
 2775              	 .loc 1 1278 0
 2776 0104 02BF     	 ittt eq
 2777 0106 43F00403 	 orreq r3,r3,#4
 2778              	.LVL200:
1279:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		// Fill Match Address
1280:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->ADRMATCH = RS485ConfigStruct->MatchAddrValue & UART1_RS485ADRMATCH_BITMASK;
 2779              	 .loc 1 1280 0
 2780 010a A279     	 ldrbeq r2,[r4,#6]
 2781 010c 85F85020 	 strbeq r2,[r5,#80]
1281:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1282:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1283:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1284:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// Receiver is disable
1285:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (RS485ConfigStruct->Rx_State == DISABLE)
 2782              	 .loc 1 1285 0
 2783 0110 6278     	 ldrb r2,[r4,#1]
 2784 0112 0AB9     	 cbnz r2,.L234
1286:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	{
1287:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp |= UART1_RS485CTRL_RX_DIS;
 2785              	 .loc 1 1287 0
 2786 0114 43F00203 	 orr r3,r3,#2
 2787              	.LVL201:
 2788              	.L234:
1288:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1289:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1290:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// write back to RS485 control register
1291:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UARTx->RS485CTRL = tmp & UART1_RS485CTRL_BITMASK;
 2789              	 .loc 1 1291 0
 2790 0118 03F03F03 	 and r3,r3,#63
 2791              	.LVL202:
 2792 011c 85F84C30 	 strb r3,[r5,#76]
1292:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1293:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	// Enable Parity function and leave parity in stick '0' parity as default
1294:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UARTx->LCR |= (UART_LCR_PARITY_F_0 | UART_LCR_PARITY_EN);
 2793              	 .loc 1 1294 0
 2794 0120 2B7B     	 ldrb r3,[r5,#12]
 2795 0122 43F03803 	 orr r3,r3,#56
 2796 0126 2B73     	 strb r3,[r5,#12]
1295:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 2797              	 .loc 1 1295 0
 2798 0128 38BD     	 pop {r3,r4,r5,pc}
 2799              	 .cfi_endproc
 2800              	.LFE79:
 2802 012a 00BF     	 .section .text.UART_RS485ReceiverCmd,"ax",%progbits
 2803              	 .align 2
 2804              	 .global UART_RS485ReceiverCmd
 2805              	 .thumb
 2806              	 .thumb_func
 2808              	UART_RS485ReceiverCmd:
 2809              	.LFB80:
1296:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1297:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1298:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Enable/Disable receiver in RS485 module in UART1
1299:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1300:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	NewState	New State of command, should be:
1301:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 							- ENABLE: Enable this function.
1302:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * 							- DISABLE: Disable this function.
1303:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return		None
1304:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1305:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_RS485ReceiverCmd(LPC_UART1_TypeDef *UARTx, FunctionalState NewState)
1306:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2810              	 .loc 1 1306 0
 2811              	 .cfi_startproc
 2812              	 
 2813              	 
 2814              	 
 2815              	.LVL203:
1307:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (NewState == ENABLE){
 2816              	 .loc 1 1307 0
 2817 0000 0129     	 cmp r1,#1
1308:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->RS485CTRL &= ~UART1_RS485CTRL_RX_DIS;
 2818              	 .loc 1 1308 0
 2819 0002 90F84C30 	 ldrb r3,[r0,#76]
 2820 0006 0CBF     	 ite eq
 2821 0008 03F0FD03 	 andeq r3,r3,#253
1309:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	} else {
1310:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->RS485CTRL |= UART1_RS485CTRL_RX_DIS;
 2822              	 .loc 1 1310 0
 2823 000c 43F00203 	 orrne r3,r3,#2
 2824 0010 80F84C30 	 strb r3,[r0,#76]
 2825 0014 7047     	 bx lr
 2826              	 .cfi_endproc
 2827              	.LFE80:
 2829 0016 00BF     	 .section .text.UART_RS485Send,"ax",%progbits
 2830              	 .align 2
 2831              	 .global UART_RS485Send
 2832              	 .thumb
 2833              	 .thumb_func
 2835              	UART_RS485Send:
 2836              	.LFB81:
1311:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1312:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
1313:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1314:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1315:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Send data on RS485 bus with specified parity stick value (9-bit mode).
1316:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1317:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	pDatFrm 	Pointer to data frame.
1318:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	size		Size of data.
1319:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	ParityStick	Parity Stick value, should be 0 or 1.
1320:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return		None
1321:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1322:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** uint32_t UART_RS485Send(LPC_UART1_TypeDef *UARTx, uint8_t *pDatFrm, \
1323:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 					uint32_t size, uint8_t ParityStick)
1324:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2837              	 .loc 1 1324 0
 2838              	 .cfi_startproc
 2839              	 
 2840              	 
 2841              	.LVL204:
 2842 0000 38B5     	 push {r3,r4,r5,lr}
 2843              	.LCFI22:
 2844              	 .cfi_def_cfa_offset 16
 2845              	 .cfi_offset 14,-4
 2846              	 .cfi_offset 5,-8
 2847              	 .cfi_offset 4,-12
 2848              	 .cfi_offset 3,-16
 2849 0002 0446     	 mov r4,r0
1325:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint8_t tmp, save;
1326:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	uint32_t cnt;
1327:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1328:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	if (ParityStick){
 2850              	 .loc 1 1328 0
 2851 0004 6BB1     	 cbz r3,.L241
1329:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		save = tmp = UARTx->LCR & UART_LCR_BITMASK;
 2852              	 .loc 1 1329 0
 2853 0006 057B     	 ldrb r5,[r0,#12]
 2854              	.LVL205:
1330:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		tmp &= ~(UART_LCR_PARITY_EVEN);
 2855              	 .loc 1 1330 0
 2856 0008 05F0EF03 	 and r3,r5,#239
 2857              	.LVL206:
1331:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->LCR = tmp;
 2858              	 .loc 1 1331 0
 2859 000c 0373     	 strb r3,[r0,#12]
1332:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		cnt = UART_Send((LPC_UART_TypeDef *)UARTx, pDatFrm, size, BLOCKING);
 2860              	 .loc 1 1332 0
 2861 000e 4FF00103 	 mov r3,#1
 2862              	.LVL207:
 2863 0012 FFF7FEFF 	 bl UART_Send
 2864              	.LVL208:
 2865              	.L242:
1333:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (!(UARTx->LSR & UART_LSR_TEMT));
 2866              	 .loc 1 1333 0 discriminator 1
 2867 0016 237D     	 ldrb r3,[r4,#20]
 2868 0018 13F0400F 	 tst r3,#64
 2869 001c FBD0     	 beq .L242
1334:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		UARTx->LCR = save;
 2870              	 .loc 1 1334 0
 2871 001e 2573     	 strb r5,[r4,#12]
 2872 0020 38BD     	 pop {r3,r4,r5,pc}
 2873              	.LVL209:
 2874              	.L241:
1335:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	} else {
1336:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		cnt = UART_Send((LPC_UART_TypeDef *)UARTx, pDatFrm, size, BLOCKING);
 2875              	 .loc 1 1336 0
 2876 0022 4FF00103 	 mov r3,#1
 2877              	.LVL210:
 2878 0026 FFF7FEFF 	 bl UART_Send
 2879              	.LVL211:
 2880              	.L244:
1337:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 		while (!(UARTx->LSR & UART_LSR_TEMT));
 2881              	 .loc 1 1337 0 discriminator 1
 2882 002a 237D     	 ldrb r3,[r4,#20]
 2883 002c 13F0400F 	 tst r3,#64
 2884 0030 FBD0     	 beq .L244
1338:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	}
1339:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	return cnt;
1340:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 2885              	 .loc 1 1340 0
 2886 0032 38BD     	 pop {r3,r4,r5,pc}
 2887              	 .cfi_endproc
 2888              	.LFE81:
 2890              	 .section .text.UART_RS485SendSlvAddr,"ax",%progbits
 2891              	 .align 2
 2892              	 .global UART_RS485SendSlvAddr
 2893              	 .thumb
 2894              	 .thumb_func
 2896              	UART_RS485SendSlvAddr:
 2897              	.LFB82:
1341:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1342:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1343:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Send Slave address frames on RS485 bus.
1344:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1345:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	SlvAddr Slave Address.
1346:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return		None
1347:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1348:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** void UART_RS485SendSlvAddr(LPC_UART1_TypeDef *UARTx, uint8_t SlvAddr)
1349:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2898              	 .loc 1 1349 0
 2899              	 .cfi_startproc
 2900              	 
 2901              	 
 2902              	.LVL212:
 2903 0000 00B5     	 push {lr}
 2904              	.LCFI23:
 2905              	 .cfi_def_cfa_offset 4
 2906              	 .cfi_offset 14,-4
 2907 0002 83B0     	 sub sp,sp,#12
 2908              	.LCFI24:
 2909              	 .cfi_def_cfa_offset 16
 2910 0004 02AB     	 add r3,sp,#8
 2911 0006 03F8011D 	 strb r1,[r3,#-1]!
1350:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	UART_RS485Send(UARTx, &SlvAddr, 1, 1);
 2912              	 .loc 1 1350 0
 2913 000a 1946     	 mov r1,r3
 2914              	.LVL213:
 2915 000c 4FF00102 	 mov r2,#1
 2916 0010 1346     	 mov r3,r2
 2917 0012 FFF7FEFF 	 bl UART_RS485Send
 2918              	.LVL214:
1351:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 2919              	 .loc 1 1351 0
 2920 0016 03B0     	 add sp,sp,#12
 2921 0018 00BD     	 pop {pc}
 2922              	 .cfi_endproc
 2923              	.LFE82:
 2925 001a 00BF     	 .section .text.UART_RS485SendData,"ax",%progbits
 2926              	 .align 2
 2927              	 .global UART_RS485SendData
 2928              	 .thumb
 2929              	 .thumb_func
 2931              	UART_RS485SendData:
 2932              	.LFB83:
1352:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 
1353:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** /*********************************************************************//**
1354:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @brief		Send Data frames on RS485 bus.
1355:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	UARTx	LPC_UART1 (only)
1356:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	pData Pointer to data to be sent.
1357:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @param[in]	size Size of data frame to be sent.
1358:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  * @return		None
1359:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c ****  **********************************************************************/
1360:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** uint32_t UART_RS485SendData(LPC_UART1_TypeDef *UARTx, uint8_t *pData, uint32_t size)
1361:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** {
 2933              	 .loc 1 1361 0
 2934              	 .cfi_startproc
 2935              	 
 2936              	 
 2937              	.LVL215:
 2938 0000 08B5     	 push {r3,lr}
 2939              	.LCFI25:
 2940              	 .cfi_def_cfa_offset 8
 2941              	 .cfi_offset 14,-4
 2942              	 .cfi_offset 3,-8
1362:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** 	return (UART_RS485Send(UARTx, pData, size, 0));
 2943              	 .loc 1 1362 0
 2944 0002 4FF00003 	 mov r3,#0
 2945 0006 FFF7FEFF 	 bl UART_RS485Send
 2946              	.LVL216:
1363:src/MightyBoard/Motherboard/lib/source/lpc17xx_uart.c **** }
 2947              	 .loc 1 1363 0
 2948 000a 08BD     	 pop {r3,pc}
 2949              	 .cfi_endproc
 2950              	.LFE83:
 2952              	 .section .rodata.str1.4,"aMS",%progbits,1
 2953              	 .align 2
 2954              	.LC0:
 2955 0000 7372632F 	 .ascii "src/MightyBoard/Motherboard/lib/source/lpc17xx_uart"
 2955      4D696768 
 2955      7479426F 
 2955      6172642F 
 2955      4D6F7468 
 2956 0033 2E6300   	 .ascii ".c\000"
 2957 0036 0000     	 .text
 2958              	.Letext0:
 2959              	 .file 2 "c:\\program files\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/gcc/arm-none-eabi/4.6.3/../../../../arm-none-eabi/include/stdint.h"
 2960              	 .file 3 "src/MightyBoard/Motherboard/system/LPC17xx.h"
 2961              	 .file 4 "src/MightyBoard/Motherboard/lib/include/lpc_types.h"
 2962              	 .file 5 "src/MightyBoard/Motherboard/lib/include/lpc17xx_uart.h"
 2963              	 .file 6 "src/MightyBoard/Motherboard/system/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 lpc17xx_uart.c
    {standard input}:20     .text.UART_Init:00000000 $t
    {standard input}:25     .text.UART_Init:00000000 UART_Init
    {standard input}:2954   .rodata.str1.4:00000000 .LC0
    {standard input}:674    .text.UART_ConfigStructInit:00000000 $t
    {standard input}:679    .text.UART_ConfigStructInit:00000000 UART_ConfigStructInit
    {standard input}:704    .text.UART_SendByte:00000000 $t
    {standard input}:709    .text.UART_SendByte:00000000 UART_SendByte
    {standard input}:775    .text.UART_ReceiveByte:00000000 $t
    {standard input}:780    .text.UART_ReceiveByte:00000000 UART_ReceiveByte
    {standard input}:843    .text.UART_Send:00000000 $t
    {standard input}:848    .text.UART_Send:00000000 UART_Send
    {standard input}:1016   .text.UART_Receive:00000000 $t
    {standard input}:1021   .text.UART_Receive:00000000 UART_Receive
    {standard input}:1137   .text.UART_ForceBreak:00000000 $t
    {standard input}:1142   .text.UART_ForceBreak:00000000 UART_ForceBreak
    {standard input}:1209   .text.UART_IntConfig:00000000 $t
    {standard input}:1214   .text.UART_IntConfig:00000000 UART_IntConfig
    {standard input}:1282   .text.UART_IntConfig:00000078 $d
    {standard input}:1431   .text.UART_GetLineStatus:00000000 $t
    {standard input}:1436   .text.UART_GetLineStatus:00000000 UART_GetLineStatus
    {standard input}:1499   .text.UART_GetIntId:00000000 $t
    {standard input}:1504   .text.UART_GetIntId:00000000 UART_GetIntId
    {standard input}:1560   .text.UART_CheckBusy:00000000 $t
    {standard input}:1565   .text.UART_CheckBusy:00000000 UART_CheckBusy
    {standard input}:1587   .text.UART_FIFOConfig:00000000 $t
    {standard input}:1592   .text.UART_FIFOConfig:00000000 UART_FIFOConfig
    {standard input}:1743   .text.UART_FIFOConfigStructInit:00000000 $t
    {standard input}:1748   .text.UART_FIFOConfigStructInit:00000000 UART_FIFOConfigStructInit
    {standard input}:1772   .text.UART_ABCmd:00000000 $t
    {standard input}:1777   .text.UART_ABCmd:00000000 UART_ABCmd
    {standard input}:1938   .text.UART_ABClearIntPending:00000000 $t
    {standard input}:1943   .text.UART_ABClearIntPending:00000000 UART_ABClearIntPending
    {standard input}:2014   .text.UART_TxCmd:00000000 $t
    {standard input}:2019   .text.UART_TxCmd:00000000 UART_TxCmd
    {standard input}:2120   .text.UART_DeInit:00000000 $t
    {standard input}:2125   .text.UART_DeInit:00000000 UART_DeInit
    {standard input}:2223   .text.UART_IrDAInvtInputCmd:00000000 $t
    {standard input}:2228   .text.UART_IrDAInvtInputCmd:00000000 UART_IrDAInvtInputCmd
    {standard input}:2287   .text.UART_IrDACmd:00000000 $t
    {standard input}:2292   .text.UART_IrDACmd:00000000 UART_IrDACmd
    {standard input}:2344   .text.UART_IrDAPulseDivConfig:00000000 $t
    {standard input}:2349   .text.UART_IrDAPulseDivConfig:00000000 UART_IrDAPulseDivConfig
    {standard input}:2410   .text.UART_FullModemForcePinState:00000000 $t
    {standard input}:2415   .text.UART_FullModemForcePinState:00000000 UART_FullModemForcePinState
    {standard input}:2494   .text.UART_FullModemConfigMode:00000000 $t
    {standard input}:2499   .text.UART_FullModemConfigMode:00000000 UART_FullModemConfigMode
    {standard input}:2583   .text.UART_FullModemGetStatus:00000000 $t
    {standard input}:2588   .text.UART_FullModemGetStatus:00000000 UART_FullModemGetStatus
    {standard input}:2621   .text.UART_RS485Config:00000000 $t
    {standard input}:2626   .text.UART_RS485Config:00000000 UART_RS485Config
    {standard input}:2803   .text.UART_RS485ReceiverCmd:00000000 $t
    {standard input}:2808   .text.UART_RS485ReceiverCmd:00000000 UART_RS485ReceiverCmd
    {standard input}:2830   .text.UART_RS485Send:00000000 $t
    {standard input}:2835   .text.UART_RS485Send:00000000 UART_RS485Send
    {standard input}:2891   .text.UART_RS485SendSlvAddr:00000000 $t
    {standard input}:2896   .text.UART_RS485SendSlvAddr:00000000 UART_RS485SendSlvAddr
    {standard input}:2926   .text.UART_RS485SendData:00000000 $t
    {standard input}:2931   .text.UART_RS485SendData:00000000 UART_RS485SendData
    {standard input}:2953   .rodata.str1.4:00000000 $d
                     .debug_frame:00000010 $d
    {standard input}:1289   .text.UART_IntConfig:0000007f $d
    {standard input}:1289   .text.UART_IntConfig:00000080 $t

UNDEFINED SYMBOLS
__aeabi_uldivmod
check_failed
CLKPWR_ConfigPPWR
CLKPWR_GetPCLK
