{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522998231507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522998231508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 03:03:51 2018 " "Processing started: Fri Apr 06 03:03:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522998231508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522998231508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522998231508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522998232027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ms/documents/mcgill/2018_winter/ecse 436/sph/lab2/lab2/lab2/uniformrv32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ms/documents/mcgill/2018_winter/ecse 436/sph/lab2/lab2/lab2/uniformrv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uniformRV32 " "Found entity 1: uniformRV32" {  } { { "../../Lab2/lab2/lab2/uniformRV32.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab2/lab2/lab2/uniformRV32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ms/documents/mcgill/2018_winter/ecse 436/sph/lab2/lab2/lab2/noise_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/ms/documents/mcgill/2018_winter/ecse 436/sph/lab2/lab2/lab2/noise_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 noise_generator " "Found entity 1: noise_generator" {  } { { "../../Lab2/lab2/lab2/noise_generator.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab2/lab2/lab2/noise_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lutable.v 1 1 " "Found 1 design units, including 1 entities, in source file lutable.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUTable " "Found entity 1: LUTable" {  } { { "LUTable.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/LUTable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noisecorrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file noisecorrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 noiseCorrupt " "Found entity 1: noiseCorrupt" {  } { { "noiseCorrupt.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/noiseCorrupt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_edge_metric.v 1 1 " "Found 1 design units, including 1 entities, in source file start_edge_metric.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_edge_metric " "Found entity 1: start_edge_metric" {  } { { "start_edge_metric.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/start_edge_metric.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_stage1_edge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file full_stage1_edge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_stage1_edge_top " "Found entity 1: full_stage1_edge_top" {  } { { "full_stage1_edge_top.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/full_stage1_edge_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_stage2_edge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file full_stage2_edge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_stage2_edge_top " "Found entity 1: full_stage2_edge_top" {  } { { "full_stage2_edge_top.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/full_stage2_edge_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_stage1_edge_bottom.v 1 1 " "Found 1 design units, including 1 entities, in source file full_stage1_edge_bottom.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_stage1_edge_bottom " "Found entity 1: full_stage1_edge_bottom" {  } { { "full_stage1_edge_bottom.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/full_stage1_edge_bottom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_stage2_edge_bottom.v 1 1 " "Found 1 design units, including 1 entities, in source file full_stage2_edge_bottom.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_stage2_edge_bottom " "Found entity 1: full_stage2_edge_bottom" {  } { { "full_stage2_edge_bottom.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/full_stage2_edge_bottom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file final_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_stage " "Found entity 1: final_stage" {  } { { "final_stage.v" "" { Text "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/final_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi_decoder_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file viterbi_decoder_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Viterbi_decoder_block " "Found entity 1: Viterbi_decoder_block" {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_block " "Found entity 1: test_block" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522998232130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522998232130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_block " "Elaborating entity \"test_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522998232165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Viterbi_decoder_block Viterbi_decoder_block:inst " "Elaborating entity \"Viterbi_decoder_block\" for hierarchy \"Viterbi_decoder_block:inst\"" {  } { { "test_block.bdf" "inst" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 112 424 624 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232168 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "temp_c00\[5..0\] temp_c0 " "Bus \"temp_c00\[5..0\]\" found using same base name as \"temp_c0\", which might lead to a name conflict." {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1522998232170 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "temp_c11\[5..0\] temp_c1 " "Bus \"temp_c11\[5..0\]\" found using same base name as \"temp_c1\", which might lead to a name conflict." {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } { 0 848 1080 176 "inst5" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1522998232170 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "temp_c0 " "Converted elements in bus name \"temp_c0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "temp_c0\[3..0\] temp_c03..0 " "Converted element name(s) from \"temp_c0\[3..0\]\" to \"temp_c03..0\"" {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232170 ""}  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1522998232170 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "temp_c00 " "Converted elements in bus name \"temp_c00\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "temp_c00\[5..0\] temp_c005..0 " "Converted element name(s) from \"temp_c00\[5..0\]\" to \"temp_c005..0\"" {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232171 ""}  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1522998232171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "temp_c1 " "Converted elements in bus name \"temp_c1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "temp_c1\[3..0\] temp_c13..0 " "Converted element name(s) from \"temp_c1\[3..0\]\" to \"temp_c13..0\"" {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232171 ""}  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1522998232171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "temp_c11 " "Converted elements in bus name \"temp_c11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "temp_c11\[5..0\] temp_c115..0 " "Converted element name(s) from \"temp_c11\[5..0\]\" to \"temp_c115..0\"" {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232171 ""}  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1522998232171 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "temp_c110\[5..0\] temp_c11 " "Bus \"temp_c110\[5..0\]\" found using same base name as \"temp_c11\", which might lead to a name conflict." {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1522998232171 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "temp_c001\[5..0\] temp_c00 " "Bus \"temp_c001\[5..0\]\" found using same base name as \"temp_c00\", which might lead to a name conflict." {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } { 72 1192 1432 312 "inst6" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1522998232171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "temp_c00 " "Converted elements in bus name \"temp_c00\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "temp_c00\[5..0\] temp_c005..0 " "Converted element name(s) from \"temp_c00\[5..0\]\" to \"temp_c005..0\"" {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232171 ""}  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1522998232171 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "temp_c001 " "Converted elements in bus name \"temp_c001\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "temp_c001\[5..0\] temp_c0015..0 " "Converted element name(s) from \"temp_c001\[5..0\]\" to \"temp_c0015..0\"" {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232172 ""}  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1522998232172 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "temp_c11 " "Converted elements in bus name \"temp_c11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "temp_c11\[5..0\] temp_c115..0 " "Converted element name(s) from \"temp_c11\[5..0\]\" to \"temp_c115..0\"" {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232172 ""}  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1522998232172 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "temp_c110 " "Converted elements in bus name \"temp_c110\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "temp_c110\[5..0\] temp_c1105..0 " "Converted element name(s) from \"temp_c110\[5..0\]\" to \"temp_c1105..0\"" {  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232172 ""}  } { { "Viterbi_decoder_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1522998232172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_stage Viterbi_decoder_block:inst\|final_stage:inst6 " "Elaborating entity \"final_stage\" for hierarchy \"Viterbi_decoder_block:inst\|final_stage:inst6\"" {  } { { "Viterbi_decoder_block.bdf" "inst6" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 72 1192 1432 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_stage2_edge_top Viterbi_decoder_block:inst\|full_stage2_edge_top:inst5 " "Elaborating entity \"full_stage2_edge_top\" for hierarchy \"Viterbi_decoder_block:inst\|full_stage2_edge_top:inst5\"" {  } { { "Viterbi_decoder_block.bdf" "inst5" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 0 848 1080 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_stage1_edge_top Viterbi_decoder_block:inst\|full_stage1_edge_top:inst3 " "Elaborating entity \"full_stage1_edge_top\" for hierarchy \"Viterbi_decoder_block:inst\|full_stage1_edge_top:inst3\"" {  } { { "Viterbi_decoder_block.bdf" "inst3" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 16 480 704 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_edge_metric Viterbi_decoder_block:inst\|start_edge_metric:inst " "Elaborating entity \"start_edge_metric\" for hierarchy \"Viterbi_decoder_block:inst\|start_edge_metric:inst\"" {  } { { "Viterbi_decoder_block.bdf" "inst" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 144 152 336 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_stage2_edge_bottom Viterbi_decoder_block:inst\|full_stage2_edge_bottom:inst4 " "Elaborating entity \"full_stage2_edge_bottom\" for hierarchy \"Viterbi_decoder_block:inst\|full_stage2_edge_bottom:inst4\"" {  } { { "Viterbi_decoder_block.bdf" "inst4" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 208 848 1080 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_stage1_edge_bottom Viterbi_decoder_block:inst\|full_stage1_edge_bottom:inst2 " "Elaborating entity \"full_stage1_edge_bottom\" for hierarchy \"Viterbi_decoder_block:inst\|full_stage1_edge_bottom:inst2\"" {  } { { "Viterbi_decoder_block.bdf" "inst2" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/Viterbi_decoder_block.bdf" { { 224 496 720 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUTable LUTable:inst2 " "Elaborating entity \"LUTable\" for hierarchy \"LUTable:inst2\"" {  } { { "test_block.bdf" "inst2" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 128 -176 48 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522998232195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "code_out\[7\] VCC " "Pin \"code_out\[7\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|code_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "code_out\[6\] VCC " "Pin \"code_out\[6\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|code_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "code_out\[5\] GND " "Pin \"code_out\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|code_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "code_out\[4\] GND " "Pin \"code_out\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|code_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "code_out\[3\] GND " "Pin \"code_out\[3\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|code_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "code_out\[2\] GND " "Pin \"code_out\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|code_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "code_out\[1\] GND " "Pin \"code_out\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|code_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "code_out\[0\] GND " "Pin \"code_out\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|code_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[6\] GND " "Pin \"r1\[6\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[5\] GND " "Pin \"r1\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[4\] GND " "Pin \"r1\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[3\] VCC " "Pin \"r1\[3\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[2\] GND " "Pin \"r1\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[1\] GND " "Pin \"r1\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[0\] GND " "Pin \"r1\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[6\] GND " "Pin \"r2\[6\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[5\] GND " "Pin \"r2\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[4\] GND " "Pin \"r2\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[3\] VCC " "Pin \"r2\[3\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[2\] GND " "Pin \"r2\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[1\] GND " "Pin \"r2\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[0\] GND " "Pin \"r2\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[6\] GND " "Pin \"r3\[6\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[5\] GND " "Pin \"r3\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[4\] GND " "Pin \"r3\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[3\] VCC " "Pin \"r3\[3\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[2\] GND " "Pin \"r3\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[1\] GND " "Pin \"r3\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3\[0\] GND " "Pin \"r3\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[6\] GND " "Pin \"r4\[6\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[5\] GND " "Pin \"r4\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[4\] GND " "Pin \"r4\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[3\] VCC " "Pin \"r4\[3\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[2\] GND " "Pin \"r4\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[1\] GND " "Pin \"r4\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4\[0\] GND " "Pin \"r4\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[6\] GND " "Pin \"r5\[6\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[5\] GND " "Pin \"r5\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[4\] GND " "Pin \"r5\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[3\] VCC " "Pin \"r5\[3\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[2\] GND " "Pin \"r5\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[1\] GND " "Pin \"r5\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r5\[0\] GND " "Pin \"r5\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[6\] GND " "Pin \"r6\[6\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[5\] GND " "Pin \"r6\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[4\] GND " "Pin \"r6\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[3\] VCC " "Pin \"r6\[3\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[2\] GND " "Pin \"r6\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[1\] GND " "Pin \"r6\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r6\[0\] GND " "Pin \"r6\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[6\] GND " "Pin \"r7\[6\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[5\] GND " "Pin \"r7\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[4\] GND " "Pin \"r7\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[3\] VCC " "Pin \"r7\[3\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[2\] GND " "Pin \"r7\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[1\] GND " "Pin \"r7\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r7\[0\] GND " "Pin \"r7\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[6\] GND " "Pin \"r8\[6\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[5\] GND " "Pin \"r8\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[4\] GND " "Pin \"r8\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[3\] VCC " "Pin \"r8\[3\]\" is stuck at VCC" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[2\] GND " "Pin \"r8\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[1\] GND " "Pin \"r8\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r8\[0\] GND " "Pin \"r8\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|r8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shortest_path\[7\] GND " "Pin \"shortest_path\[7\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|shortest_path[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shortest_path\[6\] GND " "Pin \"shortest_path\[6\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|shortest_path[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shortest_path\[5\] GND " "Pin \"shortest_path\[5\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|shortest_path[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shortest_path\[4\] GND " "Pin \"shortest_path\[4\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|shortest_path[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shortest_path\[3\] GND " "Pin \"shortest_path\[3\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|shortest_path[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shortest_path\[2\] GND " "Pin \"shortest_path\[2\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|shortest_path[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shortest_path\[1\] GND " "Pin \"shortest_path\[1\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|shortest_path[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shortest_path\[0\] GND " "Pin \"shortest_path\[0\]\" is stuck at GND" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522998232552 "|test_block|shortest_path[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522998232552 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522998232567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522998232721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522998232721 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 80 -216 -48 96 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522998232767 "|test_block|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522998232767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522998232767 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522998232767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522998232767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522998232807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 03:03:52 2018 " "Processing ended: Fri Apr 06 03:03:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522998232807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522998232807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522998232807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522998232807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522998233989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522998233989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 03:03:53 2018 " "Processing started: Fri Apr 06 03:03:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522998233989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522998233989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off viterbi_decoder -c viterbi_decoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522998233990 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1522998234159 ""}
{ "Info" "0" "" "Project  = viterbi_decoder" {  } {  } 0 0 "Project  = viterbi_decoder" 0 0 "Fitter" 0 0 1522998234159 ""}
{ "Info" "0" "" "Revision = viterbi_decoder" {  } {  } 0 0 "Revision = viterbi_decoder" 0 0 "Fitter" 0 0 1522998234159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1522998234292 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "viterbi_decoder EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"viterbi_decoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522998234300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522998234332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522998234332 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522998234402 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522998234412 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522998235022 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522998235022 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522998235022 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522998235024 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522998235024 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522998235024 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522998235024 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "89 89 " "No exact pin location assignment(s) for 89 pins of 89 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_out\[7\] " "Pin code_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_out[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_out\[6\] " "Pin code_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_out[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_out\[5\] " "Pin code_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_out[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_out\[4\] " "Pin code_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_out[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_out\[3\] " "Pin code_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_out[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_out\[2\] " "Pin code_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_out[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_out\[1\] " "Pin code_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_out[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_out\[0\] " "Pin code_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_out[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 136 672 848 152 "code_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 80 -216 -48 96 "CLK" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[7\] " "Pin r1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r1[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[6\] " "Pin r1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r1[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[5\] " "Pin r1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r1[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[4\] " "Pin r1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r1[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[3\] " "Pin r1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r1[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[2\] " "Pin r1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r1[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[1\] " "Pin r1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r1[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r1\[0\] " "Pin r1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r1[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 312 424 600 328 "r1" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[7\] " "Pin r2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r2[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[6\] " "Pin r2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r2[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[5\] " "Pin r2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r2[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[4\] " "Pin r2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r2[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[3\] " "Pin r2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r2[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[2\] " "Pin r2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r2[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[1\] " "Pin r2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r2[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r2\[0\] " "Pin r2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r2[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 328 424 600 344 "r2" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[7\] " "Pin r3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r3[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[6\] " "Pin r3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r3[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[5\] " "Pin r3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r3[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[4\] " "Pin r3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r3[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[3\] " "Pin r3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r3[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[2\] " "Pin r3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r3[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[1\] " "Pin r3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r3[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r3\[0\] " "Pin r3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r3[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 344 424 600 360 "r3" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[7\] " "Pin r4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r4[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[6\] " "Pin r4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r4[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[5\] " "Pin r4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r4[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[4\] " "Pin r4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r4[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[3\] " "Pin r4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r4[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[2\] " "Pin r4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r4[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[1\] " "Pin r4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r4[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r4\[0\] " "Pin r4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r4[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 360 432 608 376 "r4" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[7\] " "Pin r5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r5[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[6\] " "Pin r5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r5[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[5\] " "Pin r5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r5[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[4\] " "Pin r5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r5[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[3\] " "Pin r5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r5[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[2\] " "Pin r5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r5[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[1\] " "Pin r5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r5[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r5\[0\] " "Pin r5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r5[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 376 432 608 392 "r5" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[7\] " "Pin r6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r6[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[6\] " "Pin r6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r6[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[5\] " "Pin r6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r6[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[4\] " "Pin r6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r6[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[3\] " "Pin r6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r6[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[2\] " "Pin r6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r6[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[1\] " "Pin r6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r6[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r6\[0\] " "Pin r6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r6[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 392 432 608 408 "r6" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[7\] " "Pin r7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r7[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[6\] " "Pin r7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r7[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[5\] " "Pin r7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r7[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[4\] " "Pin r7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r7[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[3\] " "Pin r7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r7[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[2\] " "Pin r7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r7[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[1\] " "Pin r7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r7[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r7\[0\] " "Pin r7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r7[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 416 432 608 432 "r7" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[7\] " "Pin r8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r8[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[6\] " "Pin r8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r8[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[5\] " "Pin r8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r8[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[4\] " "Pin r8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r8[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[3\] " "Pin r8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r8[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[2\] " "Pin r8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r8[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[1\] " "Pin r8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r8[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r8\[0\] " "Pin r8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { r8[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 440 432 608 456 "r8" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shortest_path\[7\] " "Pin shortest_path\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { shortest_path[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shortest_path[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shortest_path\[6\] " "Pin shortest_path\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { shortest_path[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shortest_path[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shortest_path\[5\] " "Pin shortest_path\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { shortest_path[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shortest_path[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shortest_path\[4\] " "Pin shortest_path\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { shortest_path[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shortest_path[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shortest_path\[3\] " "Pin shortest_path\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { shortest_path[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shortest_path[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shortest_path\[2\] " "Pin shortest_path\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { shortest_path[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shortest_path[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shortest_path\[1\] " "Pin shortest_path\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { shortest_path[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shortest_path[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shortest_path\[0\] " "Pin shortest_path\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { shortest_path[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 672 861 168 "shortest_path" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shortest_path[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_in\[0\] " "Pin code_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_in[0] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 -344 -176 168 "code_in" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_in\[1\] " "Pin code_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_in[1] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 -344 -176 168 "code_in" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_in\[2\] " "Pin code_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_in[2] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 -344 -176 168 "code_in" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_in\[3\] " "Pin code_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_in[3] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 -344 -176 168 "code_in" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_in\[4\] " "Pin code_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_in[4] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 -344 -176 168 "code_in" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_in\[5\] " "Pin code_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_in[5] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 -344 -176 168 "code_in" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_in\[6\] " "Pin code_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_in[6] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 -344 -176 168 "code_in" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code_in\[7\] " "Pin code_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { code_in[7] } } } { "test_block.bdf" "" { Schematic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/test_block.bdf" { { 152 -344 -176 168 "code_in" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1522998235138 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1522998235138 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "viterbi_decoder.sdc " "Synopsys Design Constraints File file not found: 'viterbi_decoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522998235259 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522998235260 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1522998235260 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1522998235261 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522998235261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522998235263 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522998235263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522998235263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522998235264 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522998235264 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522998235264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522998235264 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522998235265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522998235265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1522998235265 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522998235265 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "89 unused 3.3V 9 80 0 " "Number of I/O pins in group: 89 (unused VREF, 3.3V VCCIO, 9 input, 80 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522998235267 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522998235267 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522998235267 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522998235268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522998235268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522998235268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522998235268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522998235268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522998235268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522998235268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522998235268 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522998235268 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522998235268 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522998235304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522998236469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522998236543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522998236550 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522998236779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522998236779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522998236826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11" {  } { { "loc" "" { Generic "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11"} 11 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522998238606 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522998238606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522998238847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522998238849 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1522998238849 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522998238849 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1522998238856 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522998238858 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "80 " "Found 80 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "code_out\[7\] 0 " "Pin \"code_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "code_out\[6\] 0 " "Pin \"code_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "code_out\[5\] 0 " "Pin \"code_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "code_out\[4\] 0 " "Pin \"code_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "code_out\[3\] 0 " "Pin \"code_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "code_out\[2\] 0 " "Pin \"code_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "code_out\[1\] 0 " "Pin \"code_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "code_out\[0\] 0 " "Pin \"code_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[7\] 0 " "Pin \"r1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[6\] 0 " "Pin \"r1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[5\] 0 " "Pin \"r1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[4\] 0 " "Pin \"r1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[3\] 0 " "Pin \"r1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[2\] 0 " "Pin \"r1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[1\] 0 " "Pin \"r1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1\[0\] 0 " "Pin \"r1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[7\] 0 " "Pin \"r2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[6\] 0 " "Pin \"r2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[5\] 0 " "Pin \"r2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[4\] 0 " "Pin \"r2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[3\] 0 " "Pin \"r2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[2\] 0 " "Pin \"r2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[1\] 0 " "Pin \"r2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2\[0\] 0 " "Pin \"r2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[7\] 0 " "Pin \"r3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[6\] 0 " "Pin \"r3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[5\] 0 " "Pin \"r3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[4\] 0 " "Pin \"r3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[3\] 0 " "Pin \"r3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[2\] 0 " "Pin \"r3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[1\] 0 " "Pin \"r3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3\[0\] 0 " "Pin \"r3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[7\] 0 " "Pin \"r4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[6\] 0 " "Pin \"r4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[5\] 0 " "Pin \"r4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[4\] 0 " "Pin \"r4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[3\] 0 " "Pin \"r4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[2\] 0 " "Pin \"r4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[1\] 0 " "Pin \"r4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4\[0\] 0 " "Pin \"r4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[7\] 0 " "Pin \"r5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[6\] 0 " "Pin \"r5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[5\] 0 " "Pin \"r5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[4\] 0 " "Pin \"r5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[3\] 0 " "Pin \"r5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[2\] 0 " "Pin \"r5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[1\] 0 " "Pin \"r5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r5\[0\] 0 " "Pin \"r5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[7\] 0 " "Pin \"r6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[6\] 0 " "Pin \"r6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[5\] 0 " "Pin \"r6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[4\] 0 " "Pin \"r6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[3\] 0 " "Pin \"r6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[2\] 0 " "Pin \"r6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[1\] 0 " "Pin \"r6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r6\[0\] 0 " "Pin \"r6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[7\] 0 " "Pin \"r7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[6\] 0 " "Pin \"r7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[5\] 0 " "Pin \"r7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[4\] 0 " "Pin \"r7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[3\] 0 " "Pin \"r7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[2\] 0 " "Pin \"r7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[1\] 0 " "Pin \"r7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r7\[0\] 0 " "Pin \"r7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[7\] 0 " "Pin \"r8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[6\] 0 " "Pin \"r8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[5\] 0 " "Pin \"r8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[4\] 0 " "Pin \"r8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[3\] 0 " "Pin \"r8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[2\] 0 " "Pin \"r8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[1\] 0 " "Pin \"r8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r8\[0\] 0 " "Pin \"r8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shortest_path\[7\] 0 " "Pin \"shortest_path\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shortest_path\[6\] 0 " "Pin \"shortest_path\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shortest_path\[5\] 0 " "Pin \"shortest_path\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shortest_path\[4\] 0 " "Pin \"shortest_path\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shortest_path\[3\] 0 " "Pin \"shortest_path\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shortest_path\[2\] 0 " "Pin \"shortest_path\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shortest_path\[1\] 0 " "Pin \"shortest_path\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shortest_path\[0\] 0 " "Pin \"shortest_path\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1522998238860 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1522998238860 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522998238936 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522998238945 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522998239019 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522998239328 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1522998239442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/output_files/viterbi_decoder.fit.smsg " "Generated suppressed messages file C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/output_files/viterbi_decoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522998239546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522998239710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 03:03:59 2018 " "Processing ended: Fri Apr 06 03:03:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522998239710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522998239710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522998239710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522998239710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522998240694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522998240695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 03:04:00 2018 " "Processing started: Fri Apr 06 03:04:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522998240695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522998240695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off viterbi_decoder -c viterbi_decoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522998240695 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522998242133 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522998242192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522998242810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 03:04:02 2018 " "Processing ended: Fri Apr 06 03:04:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522998242810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522998242810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522998242810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522998242810 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522998243427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522998244007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522998244008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 03:04:03 2018 " "Processing started: Fri Apr 06 03:04:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522998244008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522998244008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta viterbi_decoder -c viterbi_decoder " "Command: quartus_sta viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522998244008 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1522998244172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522998244387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522998244421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1522998244421 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "viterbi_decoder.sdc " "Synopsys Design Constraints File file not found: 'viterbi_decoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1522998244506 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1522998244506 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1522998244506 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1522998244507 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1522998244508 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1522998244515 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1522998244520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244546 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522998244555 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1522998244556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1522998244565 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1522998244565 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1522998244565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1522998244584 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1522998244592 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522998244615 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1522998244615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522998244689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 03:04:04 2018 " "Processing ended: Fri Apr 06 03:04:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522998244689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522998244689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522998244689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522998244689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522998245671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522998245672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 03:04:05 2018 " "Processing started: Fri Apr 06 03:04:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522998245672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522998245672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off viterbi_decoder -c viterbi_decoder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522998245672 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "viterbi_decoder.vo C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/simulation/modelsim/ simulation " "Generated file viterbi_decoder.vo in folder \"C:/Users/MS/Documents/McGill/2018_Winter/ECSE 436/SPH/Lab3/viterbi_decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1522998246012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522998246087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 03:04:06 2018 " "Processing ended: Fri Apr 06 03:04:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522998246087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522998246087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522998246087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522998246087 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus II Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522998246699 ""}
