#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Sep 14 10:11:54 2022
# Process ID: 91010
# Current directory: /home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/top.vdi
# Journal file: /home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/vivado.jou
# Running On: jakob-G550JK, OS: Linux, CPU Frequency: 3315.679 MHz, CPU Physical cores: 4, Host memory: 12427 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a50tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3162.664 ; gain = 0.000 ; free physical = 1348 ; free virtual = 3342
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.srcs/constrs_1/imports/DN/nexysA7.xdc]
Finished Parsing XDC File [/home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.srcs/constrs_1/imports/DN/nexysA7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.664 ; gain = 0.000 ; free physical = 1211 ; free virtual = 3231
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3162.664 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3229
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3226.695 ; gain = 64.031 ; free physical = 1212 ; free virtual = 3212

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21749a30e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3437.648 ; gain = 210.953 ; free physical = 609 ; free virtual = 2612
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 25440 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d7e45d51

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3437.648 ; gain = 210.953 ; free physical = 608 ; free virtual = 2611
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27840 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 256dd08c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3437.648 ; gain = 210.953 ; free physical = 605 ; free virtual = 2607
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 30276 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 256dd08c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3469.664 ; gain = 242.969 ; free physical = 605 ; free virtual = 2607
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 256dd08c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3469.664 ; gain = 242.969 ; free physical = 605 ; free virtual = 2607
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 256dd08c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3469.664 ; gain = 242.969 ; free physical = 604 ; free virtual = 2606
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 25440 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                          25440  |
|  Constant propagation         |               0  |               0  |                                          27840  |
|  Sweep                        |               0  |               0  |                                          30276  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                          25440  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3469.664 ; gain = 0.000 ; free physical = 604 ; free virtual = 2606
Ending Logic Optimization Task | Checksum: ec3a1245

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3469.664 ; gain = 242.969 ; free physical = 604 ; free virtual = 2606

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3469.664 ; gain = 0.000 ; free physical = 604 ; free virtual = 2606
Ending Netlist Obfuscation Task | Checksum: ec3a1245

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3469.664 ; gain = 0.000 ; free physical = 604 ; free virtual = 2606
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3469.664 ; gain = 307.000 ; free physical = 604 ; free virtual = 2606
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3477.668 ; gain = 0.000 ; free physical = 599 ; free virtual = 2601
INFO: [Common 17-1381] The checkpoint '/home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jakob/xilinx/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1001 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 510 ; free virtual = 2520
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c0d4a9d8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 510 ; free virtual = 2520
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 510 ; free virtual = 2520

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 138a01f4e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 540 ; free virtual = 2550

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c9bcb1f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 541 ; free virtual = 2550

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c9bcb1f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 541 ; free virtual = 2550
Phase 1 Placer Initialization | Checksum: 1c9bcb1f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 541 ; free virtual = 2550

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 234cdf856

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 525 ; free virtual = 2535

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 175ba3536

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 525 ; free virtual = 2535

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 175ba3536

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 525 ; free virtual = 2535

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2469 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1226 nets or LUTs. Breaked 0 LUT, combined 1226 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 492 ; free virtual = 2501

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1226  |                  1226  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1226  |                  1226  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 16cf77dbd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 491 ; free virtual = 2501
Phase 2.4 Global Placement Core | Checksum: 14979c5a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 489 ; free virtual = 2498
Phase 2 Global Placement | Checksum: 14979c5a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 494 ; free virtual = 2503

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15200cdff

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 494 ; free virtual = 2503

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c8e815e0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 494 ; free virtual = 2503

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a3afea04

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 493 ; free virtual = 2503

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180165301

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 493 ; free virtual = 2503

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: b7b40be7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 493 ; free virtual = 2503

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17306261a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 493 ; free virtual = 2503

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2569e7f11

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 493 ; free virtual = 2503
Phase 3 Detail Placement | Checksum: 2569e7f11

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 493 ; free virtual = 2503

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 192a75455

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=992.974 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: df88f5d1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 497 ; free virtual = 2507
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1826e900b

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 497 ; free virtual = 2506
Phase 4.1.1.1 BUFG Insertion | Checksum: 192a75455

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 497 ; free virtual = 2506

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=992.974. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 211f9a61f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 497 ; free virtual = 2506

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 497 ; free virtual = 2506
Phase 4.1 Post Commit Optimization | Checksum: 211f9a61f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 497 ; free virtual = 2506

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 211f9a61f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 497 ; free virtual = 2506

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 211f9a61f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 497 ; free virtual = 2506
Phase 4.3 Placer Reporting | Checksum: 211f9a61f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 496 ; free virtual = 2506

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 496 ; free virtual = 2506

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 496 ; free virtual = 2506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b547822a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 496 ; free virtual = 2506
Ending Placer Task | Checksum: fa5703a9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 496 ; free virtual = 2506
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 524 ; free virtual = 2533
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 497 ; free virtual = 2532
INFO: [Common 17-1381] The checkpoint '/home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 512 ; free virtual = 2526
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 513 ; free virtual = 2527
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3745.797 ; gain = 0.000 ; free physical = 456 ; free virtual = 2496
INFO: [Common 17-1381] The checkpoint '/home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1001 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: de83c6f1 ConstDB: 0 ShapeSum: 1bd33cb8 RouteDB: 0
Post Restoration Checksum: NetGraph: 22b1d1d5 NumContArr: c68495e9 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e93667be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3778.977 ; gain = 11.664 ; free physical = 358 ; free virtual = 2376

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e93667be

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3802.973 ; gain = 35.660 ; free physical = 323 ; free virtual = 2341

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e93667be

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3802.973 ; gain = 35.660 ; free physical = 323 ; free virtual = 2341
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14941165a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3831.473 ; gain = 64.160 ; free physical = 304 ; free virtual = 2322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=993.127| TNS=0.000  | WHS=-0.093 | THS=-3.080 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28566
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28566
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 6b76f260

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3831.473 ; gain = 64.160 ; free physical = 310 ; free virtual = 2328

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 6b76f260

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3831.473 ; gain = 64.160 ; free physical = 310 ; free virtual = 2328
Phase 3 Initial Routing | Checksum: fdb32fad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 311 ; free virtual = 2329

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=991.390| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11c755e99

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326
Phase 4 Rip-up And Reroute | Checksum: 11c755e99

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 11c755e99

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326
INFO: [Route 35-416] Intermediate Timing Summary | WNS=991.398| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 11c755e99

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326
Phase 5.1 TNS Cleanup | Checksum: 11c755e99

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11c755e99

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326
Phase 5 Delay and Skew Optimization | Checksum: 11c755e99

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a195e755

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326
INFO: [Route 35-416] Intermediate Timing Summary | WNS=991.398| TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1140a9d86

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326
Phase 6 Post Hold Fix | Checksum: 1140a9d86

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.891334 %
  Global Horizontal Routing Utilization  = 1.06767 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2057f2b3e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 308 ; free virtual = 2326

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2057f2b3e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3835.473 ; gain = 68.160 ; free physical = 305 ; free virtual = 2323

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e4e5d317

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3851.480 ; gain = 84.168 ; free physical = 303 ; free virtual = 2321

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=991.397| TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 11ad3fb20

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3851.480 ; gain = 84.168 ; free physical = 305 ; free virtual = 2323
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3851.480 ; gain = 84.168 ; free physical = 403 ; free virtual = 2421

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3851.480 ; gain = 105.684 ; free physical = 403 ; free virtual = 2421
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3851.480 ; gain = 0.000 ; free physical = 376 ; free virtual = 2422
INFO: [Common 17-1381] The checkpoint '/home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3942.188 ; gain = 0.000 ; free physical = 317 ; free virtual = 2385
INFO: [Common 17-1381] The checkpoint '/home/jakob/Dokumenti/DN/projekt/TRNG/TRNG.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_1__2301, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_2__2301, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_3__2301, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_4__2301, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_5__1840, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_6__1840, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_7__1379, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_8__1379, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_9__1379, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_10__1379, rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_11__1429, and rand/generate_bits[0].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_1__2306, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_2__2306, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_3__2306, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_4__2306, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_5__1844, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_6__1844, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_7__1382, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_8__1382, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_9__1382, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_10__1382, rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_11__968, and rand/generate_bits[0].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_1__2311, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_2__2311, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_3__2311, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_4__2311, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_5__1848, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_6__1848, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_7__1385, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_8__1385, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_9__1385, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_10__1385, rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_11__1430, and rand/generate_bits[0].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_1__2316, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_2__2316, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_3__2316, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_4__2316, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_5__1852, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_6__1852, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_7__1388, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_8__1388, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_9__1388, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_10__1388, rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_11__967, and rand/generate_bits[0].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_1__2321, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_2__2321, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_3__2321, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_4__2321, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_5__1856, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_6__1856, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_7__1391, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_8__1391, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_9__1391, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_10__1391, rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_11__1431, and rand/generate_bits[0].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_1__2326, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_2__2326, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_3__2326, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_4__2326, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_5__1860, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_6__1860, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_7__1394, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_8__1394, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_9__1394, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_10__1394, rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_11__966, and rand/generate_bits[0].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_1__2211, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_2__2211, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_3__2211, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_4__2211, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_5__1768, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_6__1768, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_7__1325, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_8__1325, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_9__1325, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_10__1325, rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_11__1420, and rand/generate_bits[0].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_1__2331, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_2__2331, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_3__2331, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_4__2331, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_5__1864, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_6__1864, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_7__1397, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_8__1397, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_9__1397, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_10__1397, rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_11__1432, and rand/generate_bits[0].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_1__2336, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_2__2336, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_3__2336, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_4__2336, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_5__1868, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_6__1868, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_7__1400, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_8__1400, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_9__1400, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_10__1400, rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_11__965, and rand/generate_bits[0].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_1__2341, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_2__2341, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_3__2341, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_4__2341, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_5__1872, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_6__1872, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_7__1403, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_8__1403, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_9__1403, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_10__1403, rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_11__1433, and rand/generate_bits[0].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_1__2346, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_2__2346, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_3__2346, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_4__2346, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_5__1876, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_6__1876, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_7__1406, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_8__1406, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_9__1406, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_10__1406, rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_11__964, and rand/generate_bits[0].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_1__2351, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_2__2351, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_3__2351, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_4__2351, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_5__1880, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_6__1880, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_7__1409, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_8__1409, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_9__1409, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_10__1409, rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_11__1434, and rand/generate_bits[0].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_1__2356, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_2__2356, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_3__2356, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_4__2356, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_5__1884, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_6__1884, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_7__1412, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_8__1412, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_9__1412, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_10__1412, rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_11__963, and rand/generate_bits[0].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_1__2361, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_2__2361, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_3__2361, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_4__2361, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_5__1888, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_6__1888, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_7__1415, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_8__1415, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_9__1415, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_10__1415, rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_11__1435, and rand/generate_bits[0].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_1__2366, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_2__2366, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_3__2366, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_4__2366, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_5__1892, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_6__1892, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_7__1418, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_8__1418, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_9__1418, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_10__1418, rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_11__962, and rand/generate_bits[0].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_1__2371, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_2__2371, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_3__2371, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_4__2371, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_5__1896, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_6__1896, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_7__1421, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_8__1421, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_9__1421, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_10__1421, rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_11__1436, and rand/generate_bits[0].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_1__2376, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_2__2376, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_3__2376, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_4__2376, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_5__1900, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_6__1900, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_7__1424, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_8__1424, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_9__1424, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_10__1424, rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_11__961, and rand/generate_bits[0].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_1__2216, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_2__2216, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_3__2216, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_4__2216, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_5__1772, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_6__1772, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_7__1328, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_8__1328, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_9__1328, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_10__1328, rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_11__977, and rand/generate_bits[0].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_1__2381, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_2__2381, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_3__2381, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_4__2381, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_5__1904, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_6__1904, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_7__1427, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_8__1427, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_9__1427, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_10__1427, rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_11__1437, and rand/generate_bits[0].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_1__2386, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_2__2386, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_3__2386, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_4__2386, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_5__1908, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_6__1908, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_7__1430, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_8__1430, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_9__1430, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_10__1430, rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_11__960, and rand/generate_bits[0].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_1__2391, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_2__2391, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_3__2391, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_4__2391, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_5__1912, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_6__1912, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_7__1433, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_8__1433, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_9__1433, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_10__1433, rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_11__1438, and rand/generate_bits[0].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_1__2396, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_2__2396, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_3__2396, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_4__2396, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_5__1916, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_6__1916, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_7__1436, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_8__1436, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_9__1436, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_10__1436, rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_11__959, and rand/generate_bits[0].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_1__2221, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_2__2221, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_3__2221, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_4__2221, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_5__1776, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_6__1776, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_7__1331, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_8__1331, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_9__1331, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_10__1331, rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_11__1421, and rand/generate_bits[0].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_1__2226, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_2__2226, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_3__2226, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_4__2226, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_5__1780, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_6__1780, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_7__1334, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_8__1334, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_9__1334, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_10__1334, rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_11__976, and rand/generate_bits[0].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_1__2201, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_2__2201, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_3__2201, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_4__2201, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_5__1760, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_6__1760, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_7__1319, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_8__1319, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_9__1319, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_10__1319, rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_11__1419, and rand/generate_bits[0].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_1__2231, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_2__2231, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_3__2231, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_4__2231, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_5__1784, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_6__1784, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_7__1337, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_8__1337, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_9__1337, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_10__1337, rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_11__1422, and rand/generate_bits[0].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_1__2236, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_2__2236, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_3__2236, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_4__2236, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_5__1788, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_6__1788, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_7__1340, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_8__1340, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_9__1340, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_10__1340, rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_11__975, and rand/generate_bits[0].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_1__2241, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_2__2241, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_3__2241, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_4__2241, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_5__1792, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_6__1792, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_7__1343, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_8__1343, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_9__1343, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_10__1343, rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_11__1423, and rand/generate_bits[0].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_1__2246, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_2__2246, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_3__2246, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_4__2246, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_5__1796, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_6__1796, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_7__1346, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_8__1346, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_9__1346, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_10__1346, rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_11__974, and rand/generate_bits[0].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_1__2251, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_2__2251, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_3__2251, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_4__2251, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_5__1800, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_6__1800, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_7__1349, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_8__1349, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_9__1349, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_10__1349, rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_11__1424, and rand/generate_bits[0].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_1__2256, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_2__2256, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_3__2256, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_4__2256, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_5__1804, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_6__1804, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_7__1352, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_8__1352, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_9__1352, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_10__1352, rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_11__973, and rand/generate_bits[0].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_1__2261, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_2__2261, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_3__2261, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_4__2261, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_5__1808, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_6__1808, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_7__1355, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_8__1355, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_9__1355, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_10__1355, rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_11__1425, and rand/generate_bits[0].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_1__2266, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_2__2266, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_3__2266, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_4__2266, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_5__1812, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_6__1812, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_7__1358, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_8__1358, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_9__1358, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_10__1358, rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_11__972, and rand/generate_bits[0].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_1__2271, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_2__2271, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_3__2271, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_4__2271, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_5__1816, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_6__1816, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_7__1361, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_8__1361, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_9__1361, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_10__1361, rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_11__1426, and rand/generate_bits[0].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_1__2276, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_2__2276, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_3__2276, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_4__2276, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_5__1820, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_6__1820, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_7__1364, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_8__1364, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_9__1364, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_10__1364, rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_11__971, and rand/generate_bits[0].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_1__2206, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_2__2206, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_3__2206, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_4__2206, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_5__1764, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_6__1764, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_7__1322, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_8__1322, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_9__1322, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_10__1322, rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_11__978, and rand/generate_bits[0].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_1__2281, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_2__2281, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_3__2281, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_4__2281, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_5__1824, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_6__1824, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_7__1367, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_8__1367, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_9__1367, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_10__1367, rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_11__1427, and rand/generate_bits[0].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_1__2286, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_2__2286, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_3__2286, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_4__2286, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_5__1828, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_6__1828, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_7__1370, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_8__1370, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_9__1370, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_10__1370, rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_11__970, and rand/generate_bits[0].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_1__2291, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_2__2291, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_3__2291, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_4__2291, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_5__1832, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_6__1832, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_7__1373, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_8__1373, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_9__1373, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_10__1373, rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_11__1428, and rand/generate_bits[0].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_1__2296, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_2__2296, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_3__2296, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_4__2296, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_5__1836, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_6__1836, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_7__1376, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_8__1376, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_9__1376, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_10__1376, rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_11__969, and rand/generate_bits[0].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_1__301, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_2__301, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_3__301, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_4__301, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_5__240, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_6__240, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_7__179, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_8__179, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_9__179, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_10__179, rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_11__1229, and rand/generate_bits[10].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_1__306, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_2__306, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_3__306, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_4__306, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_5__244, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_6__244, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_7__182, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_8__182, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_9__182, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_10__182, rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_11__1168, and rand/generate_bits[10].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_1__311, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_2__311, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_3__311, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_4__311, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_5__248, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_6__248, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_7__185, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_8__185, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_9__185, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_10__185, rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_11__1230, and rand/generate_bits[10].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_1__316, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_2__316, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_3__316, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_4__316, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_5__252, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_6__252, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_7__188, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_8__188, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_9__188, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_10__188, rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_11__1167, and rand/generate_bits[10].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_1__321, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_2__321, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_3__321, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_4__321, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_5__256, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_6__256, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_7__191, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_8__191, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_9__191, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_10__191, rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_11__1231, and rand/generate_bits[10].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_1__326, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_2__326, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_3__326, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_4__326, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_5__260, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_6__260, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_7__194, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_8__194, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_9__194, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_10__194, rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_11__1166, and rand/generate_bits[10].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_1__211, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_2__211, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_3__211, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_4__211, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_5__168, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_6__168, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_7__125, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_8__125, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_9__125, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_10__125, rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_11__1220, and rand/generate_bits[10].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_1__331, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_2__331, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_3__331, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_4__331, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_5__264, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_6__264, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_7__197, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_8__197, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_9__197, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_10__197, rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_11__1232, and rand/generate_bits[10].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_1__336, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_2__336, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_3__336, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_4__336, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_5__268, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_6__268, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_7__200, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_8__200, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_9__200, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_10__200, rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_11__1165, and rand/generate_bits[10].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_1__341, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_2__341, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_3__341, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_4__341, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_5__272, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_6__272, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_7__203, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_8__203, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_9__203, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_10__203, rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_11__1233, and rand/generate_bits[10].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_1__346, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_2__346, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_3__346, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_4__346, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_5__276, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_6__276, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_7__206, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_8__206, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_9__206, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_10__206, rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_11__1164, and rand/generate_bits[10].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_1__351, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_2__351, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_3__351, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_4__351, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_5__280, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_6__280, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_7__209, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_8__209, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_9__209, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_10__209, rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_11__1234, and rand/generate_bits[10].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_1__356, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_2__356, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_3__356, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_4__356, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_5__284, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_6__284, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_7__212, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_8__212, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_9__212, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_10__212, rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_11__1163, and rand/generate_bits[10].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_1__361, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_2__361, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_3__361, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_4__361, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_5__288, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_6__288, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_7__215, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_8__215, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_9__215, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_10__215, rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_11__1235, and rand/generate_bits[10].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_1__366, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_2__366, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_3__366, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_4__366, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_5__292, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_6__292, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_7__218, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_8__218, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_9__218, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_10__218, rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_11__1162, and rand/generate_bits[10].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_1__371, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_2__371, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_3__371, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_4__371, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_5__296, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_6__296, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_7__221, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_8__221, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_9__221, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_10__221, rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_11__1236, and rand/generate_bits[10].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_1__376, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_2__376, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_3__376, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_4__376, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_5__300, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_6__300, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_7__224, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_8__224, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_9__224, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_10__224, rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_11__1161, and rand/generate_bits[10].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_1__216, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_2__216, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_3__216, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_4__216, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_5__172, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_6__172, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_7__128, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_8__128, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_9__128, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_10__128, rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_11__1177, and rand/generate_bits[10].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_1__381, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_2__381, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_3__381, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_4__381, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_5__304, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_6__304, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_7__227, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_8__227, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_9__227, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_10__227, rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_11__1237, and rand/generate_bits[10].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_1__386, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_2__386, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_3__386, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_4__386, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_5__308, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_6__308, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_7__230, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_8__230, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_9__230, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_10__230, rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_11__1160, and rand/generate_bits[10].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_1__391, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_2__391, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_3__391, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_4__391, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_5__312, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_6__312, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_7__233, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_8__233, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_9__233, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_10__233, rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inferred_i_11__1238, and rand/generate_bits[10].rand_bit/generate_oscillators[192].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_1__396, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_2__396, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_3__396, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_4__396, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_5__316, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_6__316, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_7__236, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_8__236, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_9__236, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_10__236, rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inferred_i_11__1159, and rand/generate_bits[10].rand_bit/generate_oscillators[197].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_1__221, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_2__221, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_3__221, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_4__221, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_5__176, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_6__176, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_7__131, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_8__131, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_9__131, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_10__131, rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inferred_i_11__1221, and rand/generate_bits[10].rand_bit/generate_oscillators[22].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_1__226, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_2__226, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_3__226, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_4__226, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_5__180, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_6__180, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_7__134, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_8__134, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_9__134, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_10__134, rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inferred_i_11__1176, and rand/generate_bits[10].rand_bit/generate_oscillators[27].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_1__201, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_2__201, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_3__201, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_4__201, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_5__160, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_6__160, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_7__119, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_8__119, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_9__119, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_10__119, rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inferred_i_11__1219, and rand/generate_bits[10].rand_bit/generate_oscillators[2].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_1__231, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_2__231, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_3__231, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_4__231, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_5__184, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_6__184, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_7__137, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_8__137, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_9__137, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_10__137, rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inferred_i_11__1222, and rand/generate_bits[10].rand_bit/generate_oscillators[32].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_1__236, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_2__236, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_3__236, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_4__236, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_5__188, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_6__188, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_7__140, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_8__140, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_9__140, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_10__140, rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inferred_i_11__1175, and rand/generate_bits[10].rand_bit/generate_oscillators[37].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_1__241, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_2__241, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_3__241, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_4__241, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_5__192, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_6__192, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_7__143, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_8__143, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_9__143, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_10__143, rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inferred_i_11__1223, and rand/generate_bits[10].rand_bit/generate_oscillators[42].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_1__246, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_2__246, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_3__246, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_4__246, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_5__196, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_6__196, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_7__146, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_8__146, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_9__146, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_10__146, rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inferred_i_11__1174, and rand/generate_bits[10].rand_bit/generate_oscillators[47].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_1__251, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_2__251, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_3__251, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_4__251, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_5__200, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_6__200, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_7__149, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_8__149, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_9__149, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_10__149, rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inferred_i_11__1224, and rand/generate_bits[10].rand_bit/generate_oscillators[52].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_1__256, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_2__256, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_3__256, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_4__256, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_5__204, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_6__204, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_7__152, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_8__152, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_9__152, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_10__152, rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inferred_i_11__1173, and rand/generate_bits[10].rand_bit/generate_oscillators[57].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_1__261, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_2__261, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_3__261, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_4__261, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_5__208, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_6__208, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_7__155, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_8__155, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_9__155, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_10__155, rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inferred_i_11__1225, and rand/generate_bits[10].rand_bit/generate_oscillators[62].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_1__266, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_2__266, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_3__266, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_4__266, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_5__212, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_6__212, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_7__158, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_8__158, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_9__158, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_10__158, rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inferred_i_11__1172, and rand/generate_bits[10].rand_bit/generate_oscillators[67].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_1__271, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_2__271, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_3__271, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_4__271, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_5__216, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_6__216, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_7__161, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_8__161, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_9__161, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_10__161, rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inferred_i_11__1226, and rand/generate_bits[10].rand_bit/generate_oscillators[72].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_1__276, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_2__276, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_3__276, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_4__276, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_5__220, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_6__220, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_7__164, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_8__164, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_9__164, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_10__164, rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inferred_i_11__1171, and rand/generate_bits[10].rand_bit/generate_oscillators[77].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_1__206, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_2__206, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_3__206, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_4__206, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_5__164, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_6__164, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_7__122, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_8__122, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_9__122, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_10__122, rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inferred_i_11__1178, and rand/generate_bits[10].rand_bit/generate_oscillators[7].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_1__281, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_2__281, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_3__281, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_4__281, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_5__224, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_6__224, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_7__167, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_8__167, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_9__167, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_10__167, rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inferred_i_11__1227, and rand/generate_bits[10].rand_bit/generate_oscillators[82].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_1__286, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_2__286, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_3__286, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_4__286, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_5__228, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_6__228, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_7__170, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_8__170, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_9__170, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_10__170, rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inferred_i_11__1170, and rand/generate_bits[10].rand_bit/generate_oscillators[87].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_1__291, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_2__291, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_3__291, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_4__291, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_5__232, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_6__232, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_7__173, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_8__173, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_9__173, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_10__173, rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inferred_i_11__1228, and rand/generate_bits[10].rand_bit/generate_oscillators[92].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_1__296, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_2__296, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_3__296, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_4__296, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_5__236, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_6__236, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_7__176, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_8__176, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_9__176, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_10__176, rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inferred_i_11__1169, and rand/generate_bits[10].rand_bit/generate_oscillators[97].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_1__101, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_2__101, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_3__101, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_4__101, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_5__80, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_6__80, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_7__59, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_8__59, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_9__59, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_10__59, rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inferred_i_11__1209, and rand/generate_bits[11].rand_bit/generate_oscillators[102].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_1__106, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_2__106, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_3__106, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_4__106, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_5__84, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_6__84, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_7__62, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_8__62, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_9__62, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_10__62, rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inferred_i_11__1188, and rand/generate_bits[11].rand_bit/generate_oscillators[107].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_1__111, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_2__111, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_3__111, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_4__111, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_5__88, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_6__88, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_7__65, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_8__65, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_9__65, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_10__65, rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inferred_i_11__1210, and rand/generate_bits[11].rand_bit/generate_oscillators[112].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_1__116, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_2__116, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_3__116, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_4__116, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_5__92, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_6__92, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_7__68, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_8__68, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_9__68, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_10__68, rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inferred_i_11__1187, and rand/generate_bits[11].rand_bit/generate_oscillators[117].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_1__121, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_2__121, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_3__121, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_4__121, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_5__96, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_6__96, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_7__71, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_8__71, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_9__71, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_10__71, rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inferred_i_11__1211, and rand/generate_bits[11].rand_bit/generate_oscillators[122].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_1__126, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_2__126, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_3__126, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_4__126, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_5__100, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_6__100, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_7__74, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_8__74, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_9__74, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_10__74, rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inferred_i_11__1186, and rand/generate_bits[11].rand_bit/generate_oscillators[127].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_1__11, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_2__11, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_3__11, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_4__11, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_5__8, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_6__8, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_7__5, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_8__5, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_9__5, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_10__5, rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inferred_i_11__1200, and rand/generate_bits[11].rand_bit/generate_oscillators[12].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_1__131, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_2__131, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_3__131, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_4__131, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_5__104, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_6__104, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_7__77, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_8__77, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_9__77, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_10__77, rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inferred_i_11__1212, and rand/generate_bits[11].rand_bit/generate_oscillators[132].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_1__136, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_2__136, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_3__136, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_4__136, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_5__108, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_6__108, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_7__80, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_8__80, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_9__80, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_10__80, rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inferred_i_11__1185, and rand/generate_bits[11].rand_bit/generate_oscillators[137].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_1__141, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_2__141, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_3__141, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_4__141, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_5__112, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_6__112, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_7__83, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_8__83, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_9__83, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_10__83, rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inferred_i_11__1213, and rand/generate_bits[11].rand_bit/generate_oscillators[142].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_1__146, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_2__146, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_3__146, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_4__146, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_5__116, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_6__116, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_7__86, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_8__86, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_9__86, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_10__86, rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inferred_i_11__1184, and rand/generate_bits[11].rand_bit/generate_oscillators[147].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_1__151, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_2__151, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_3__151, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_4__151, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_5__120, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_6__120, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_7__89, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_8__89, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_9__89, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_10__89, rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inferred_i_11__1214, and rand/generate_bits[11].rand_bit/generate_oscillators[152].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_1__156, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_2__156, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_3__156, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_4__156, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_5__124, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_6__124, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_7__92, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_8__92, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_9__92, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_10__92, rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inferred_i_11__1183, and rand/generate_bits[11].rand_bit/generate_oscillators[157].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_1__161, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_2__161, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_3__161, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_4__161, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_5__128, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_6__128, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_7__95, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_8__95, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_9__95, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_10__95, rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inferred_i_11__1215, and rand/generate_bits[11].rand_bit/generate_oscillators[162].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_1__166, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_2__166, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_3__166, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_4__166, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_5__132, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_6__132, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_7__98, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_8__98, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_9__98, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_10__98, rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inferred_i_11__1182, and rand/generate_bits[11].rand_bit/generate_oscillators[167].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_1__171, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_2__171, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_3__171, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_4__171, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_5__136, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_6__136, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_7__101, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_8__101, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_9__101, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_10__101, rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inferred_i_11__1216, and rand/generate_bits[11].rand_bit/generate_oscillators[172].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_1__176, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_2__176, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_3__176, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_4__176, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_5__140, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_6__140, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_7__104, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_8__104, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_9__104, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_10__104, rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inferred_i_11__1181, and rand/generate_bits[11].rand_bit/generate_oscillators[177].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_1__16, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_2__16, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_3__16, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_4__16, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_5__12, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_6__12, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_7__8, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_8__8, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_9__8, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_10__8, rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inferred_i_11__1197, and rand/generate_bits[11].rand_bit/generate_oscillators[17].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_1__181, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_2__181, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_3__181, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_4__181, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_5__144, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_6__144, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_7__107, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_8__107, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_9__107, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_10__107, rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inferred_i_11__1217, and rand/generate_bits[11].rand_bit/generate_oscillators[182].oscillator_group.oscil/chain_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 12 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_1__186, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_2__186, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_3__186, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_4__186, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_5__148, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_6__148, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_7__110, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_8__110, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_9__110, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_10__110, rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inferred_i_11__1180, and rand/generate_bits[11].rand_bit/generate_oscillators[187].oscillator_group.oscil/chain_inst.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC LUTLP-3] Combinatorial Loops exceed allowed limit: 1000 combinatorial loops (LUTLP) have been found per current limit and messages issued, but there may be more loops.  The loops checking limit may be adjusted using the drc.maxLimitLUTLP parameter. The limit has a default of 1000 because of potential DRC performance issues if many more such loops are found.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1002 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4142.613 ; gain = 200.426 ; free physical = 462 ; free virtual = 2363
INFO: [Common 17-206] Exiting Vivado at Wed Sep 14 10:14:06 2022...
