<html>

<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf68.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:46:33 GMT -->
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf67.html" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<a name="bms_V_{"></a><a name="subkey_V_{"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>v0</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>v1</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>v2</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>v3</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>v4</b></a> <br><nobr><a name="bm_V"></a>v5 <a href="../xscinstruct_hh/WLDR.html"><b>1</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>2</b></a> </nobr><br><a name="bm_V"></a><a href="../xscinstruct_hh/WSTR.html"><b>V5</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>v6</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.html"><b>v7</b></a> <br><nobr><a name="bms_V_A"></a><a name="subkey_V_A"></a>vaddr <a href="../instruct64_hh/6400506.html"><b>1</b></a> <a href="../instruct64_hh/6400554.html"><b>2</b></a> <a href="../instruct64_hh/6400548.html"><b>3</b></a> <a href="../instruct64_hh/6400547.html"><b>4</b></a> </nobr><br><nobr><a name="bm_V"></a>val <a href="../instruct64_hh/6400199.html"><b>1</b></a> <a href="../instruct64_hh/6400283.html"><b>2</b></a> <a href="../instruct64_hh/6400281.html"><b>3</b></a> <a href="../instruct64_hh/6400279.html"><b>4</b></a> <a href="../instruct64_hh/6400365.html"><b>5</b></a> <a href="../instruct64_hh/6400381.html"><b>6</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.html"><b>7</b></a> <a href="../instruct64_hh/6400166.html"><b>8</b></a> </nobr><br><nobr><a name="bm_V"></a>valid <a href="../instruct32_hh/vc147.html"><b>1</b></a> <a href="../instruct64_hh/6400299.html"><b>2</b></a> <a href="../instruct32_hh/vc163.html"><b>3</b></a> </nobr><br><nobr><a name="bm_V"></a>value <a href="../instruct64_hh/6400491.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MSR.html"><b>2</b></a> <a href="../instruct64_hh/6400510.html"><b>3</b></a> <a href="../instruct32_hh/vc46.html"><b>4</b></a> <a href="../instruct32_hh/operations.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_STRBT.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>8</b></a> <a href="../instruct64_hh/6400558.html"><b>9</b></a> <a href="../instruct64_hh/6400526.html"><b>10</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).html"><b>11</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).html"><b>12</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).html"><b>13</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>14</b></a> <a href="../xscinstruct_hh/INST_UMLAL.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_SWI.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>18</b></a> <a href="../instruct64_hh/brl-operation.html"><b>19</b></a> <a href="../instruct32_hh/vc127.html"><b>20</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).html"><b>21</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).html"><b>22</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).html"><b>23</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).html"><b>24</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).html"><b>25</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).html"><b>26</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).html"><b>27</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).html"><b>28</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).html"><b>29</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).html"><b>30</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).html"><b>31</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).html"><b>32</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).html"><b>33</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).html"><b>34</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).html"><b>35</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).html"><b>36</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).html"><b>37</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).html"><b>38</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).html"><b>39</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).html"><b>40</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).html"><b>41</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>42</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).html"><b>43</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).html"><b>44</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).html"><b>45</b></a> <a href="../xscinstruct_hh/address_immedate_post-indexed_(am_3).html"><b>46</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).html"><b>47</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).html"><b>48</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).html"><b>49</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).html"><b>50</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).html"><b>51</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.html"><b>52</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.html"><b>53</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).html"><b>54</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).html"><b>55</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).html"><b>56</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).html"><b>57</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).html"><b>58</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).html"><b>59</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_3).html"><b>60</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_2).html"><b>61</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.html"><b>62</b></a> <a href="../instruct64_hh/6400154.html"><b>63</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).html"><b>64</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).html"><b>65</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).html"><b>66</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).html"><b>67</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>68</b></a> <a href="../xscinstruct_hh/INST_BLX(1).html"><b>69</b></a> <a href="../xscinstruct_hh/INST_BKPT.html"><b>70</b></a> <a href="../instruct32_hh/vc312.html"><b>71</b></a> <a href="../instruct32_hh/vc311.html"><b>72</b></a> </nobr><br><a name="bm_V"></a><a href="../xscinstruct_hh/WCMPGT.html"><b>values</b></a> <br><nobr><a name="bm_V"></a>variable_form <a href="../instruct64_hh/6400341.html"><b>1</b></a> <a href="../instruct64_hh/6400340.html"><b>2</b></a> <a href="../instruct64_hh/6400337.html"><b>3</b></a> <a href="../instruct64_hh/6400336.html"><b>4</b></a> </nobr><br><a name="bm_V"></a><a href="../instruct32_hh/vc283.html"><b>various</b></a> <br><a name="bms_V_C"></a><a name="subkey_V_C"></a><a href="../xscinstruct_hh/Conditional_Execution.html"><b>VC</b></a> <br><a name="bm_V"></a><a href="../xscinstruct_hh/notational_conventions.html"><b>vc</b></a> <br><a name="bms_V_E"></a><a name="subkey_V_E"></a><a href="../instruct32_hh/vc140.html"><b>vector_number</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc46.html"><b>Vendor</b></a> <br><nobr><a name="bm_V"></a>verr <a href="../instruct32_hh/vc321.html"><b>1</b></a> <a href="../instruct32_hh/vc157.html"><b>2</b></a> </nobr><br><nobr><a name="bm_V"></a>verw <a href="../instruct32_hh/vc321.html"><b>1</b></a> <a href="../instruct32_hh/vc157.html"><b>2</b></a> </nobr><br><nobr><a name="bms_V_F"></a><a name="subkey_V_F"></a>vf <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.html"><b>1</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.html"><b>2</b></a> </nobr><br><nobr><a name="bms_V_H"></a><a name="subkey_V_H"></a>vhpt <a href="../Itanium2_HH/Events642/hpw_data_references.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw_retired.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET1.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET0.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET1.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET0.html"><b>7</b></a> <a href="../instruct64_hh/6400548.html"><b>8</b></a> <a href="../instruct64_hh/6400523.html"><b>9</b></a> <a href="../Itanium2_HH/Events642/loads_retired.html"><b>10</b></a> <a href="../instruct64_hh/loadrs_-_Load_Register_Stack_Instruction.html"><b>11</b></a> <a href="../Itanium2_HH/Events642/uc_loads_retired.html"><b>12</b></a> <a href="../Itanium2_HH/Events642/stores_retired.html"><b>13</b></a> <a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.html"><b>14</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>15</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.html"><b>16</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.html"><b>17</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.html"><b>18</b></a> <a href="../instruct64_hh/tak_-_translation_access_key_instruction.html"><b>19</b></a> <a href="../Itanium2_HH/Events642/about_l1_data_cache_events.html"><b>20</b></a> <a href="../Itanium2_HH/Events642/about_tlb_events.html"><b>21</b></a> </nobr><br><a name="bm_V"></a><a name="subkey_V_H"></a><a href="../instruct64_hh/6400547.html"><b>VHPT</b></a> <br><a name="bms_V_I"></a><a name="subkey_V_I"></a><a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>vic_buf_full</b></a> <br><a name="bm_V"></a><a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>vic_pend</b></a> <br><nobr><a name="bm_V"></a>vif <a href="../instruct32_hh/vc46.html"><b>1</b></a> <a href="../instruct32_hh/vc143.html"><b>2</b></a> <a href="../instruct32_hh/vc247.html"><b>3</b></a> </nobr><br><nobr><a name="bm_V"></a>vip <a href="../instruct32_hh/vc46.html"><b>1</b></a> <a href="../instruct32_hh/vc143.html"><b>2</b></a> <a href="../instruct32_hh/vc247.html"><b>3</b></a> </nobr><br><nobr><a name="bm_V"></a>virtual <a href="../instruct32_hh/vc32.html"><b>1</b></a> <a href="../instruct32_hh/vc143.html"><b>2</b></a> <a href="../instruct32_hh/vc140.html"><b>3</b></a> <a href="../instruct32_hh/vc139.html"><b>4</b></a> <a href="../instruct32_hh/vc137.html"><b>5</b></a> <a href="../instruct32_hh/vc149.html"><b>6</b></a> <a href="../instruct32_hh/vc145.html"><b>7</b></a> <a href="../instruct32_hh/vc220.html"><b>8</b></a> <a href="../instruct32_hh/vc219.html"><b>9</b></a> <a href="../instruct32_hh/vc247.html"><b>10</b></a> <a href="../instruct32_hh/vc268.html"><b>11</b></a> <a href="../instruct32_hh/vc26.html"><b>12</b></a> <a href="../instruct32_hh/vc277.html"><b>13</b></a> <a href="../instruct32_hh/vc303.html"><b>14</b></a> </nobr><br><a name="bm_V"></a><a href="../instruct64_hh/6400554.html"><b>virtual_address</b></a> <br><a name="bm_V"></a><a href="../Pentium4_HH/Events4/mob_load_replays_retired.html"><b>visual</b></a> <br><nobr><a name="bms_V_M"></a><a name="subkey_V_M"></a>VM <a href="../instruct32_hh/vc220.html"><b>1</b></a> <a href="../instruct32_hh/vc219.html"><b>2</b></a> <a href="../instruct32_hh/vc26.html"><b>3</b></a> </nobr><br><nobr><a name="bm_V"></a>vm <a href="../instruct32_hh/vc32.html"><b>1</b></a> <a href="../instruct32_hh/vc143.html"><b>2</b></a> <a href="../instruct32_hh/vc140.html"><b>3</b></a> <a href="../instruct32_hh/vc139.html"><b>4</b></a> <a href="../instruct32_hh/vc137.html"><b>5</b></a> <a href="../instruct32_hh/vc145.html"><b>6</b></a> <a href="../instruct32_hh/vc247.html"><b>7</b></a> <a href="../instruct32_hh/vc268.html"><b>8</b></a> <a href="../instruct32_hh/vc277.html"><b>9</b></a> <a href="../instruct32_hh/vc311.html"><b>10</b></a> <a href="../instruct32_hh/vc303.html"><b>11</b></a> </nobr><br><a name="bm_V"></a><a href="../instruct32_hh/vc311.html"><b>vm86</b></a> <br><nobr><a name="bm_V"></a>vme <a href="../instruct32_hh/vc46.html"><b>1</b></a> <a href="../instruct32_hh/vc140.html"><b>2</b></a> </nobr><br><nobr><a name="bms_V_O"></a><a name="subkey_V_O"></a>void <a href="../instruct32_hh/vc153.html"><b>1</b></a> <a href="../instruct32_hh/vc172.html"><b>2</b></a> <a href="../instruct32_hh/vc187.html"><b>3</b></a> <a href="../instruct32_hh/vc184.html"><b>4</b></a> <a href="../instruct32_hh/vc183.html"><b>5</b></a> <a href="../instruct32_hh/vc191.html"><b>6</b></a> <a href="../instruct32_hh/vc190.html"><b>7</b></a> <a href="../instruct32_hh/vc188.html"><b>8</b></a> <a href="../instruct32_hh/vc202.html"><b>9</b></a> <a href="../instruct32_hh/vc287.html"><b>10</b></a> <a href="../instruct32_hh/vc31.html"><b>11</b></a> </nobr><br><a name="bm_V"></a><a href="../instruct32_hh/vc31.html"><b>void_mm_clflush</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc79.html"><b>void_mm_empty</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc153.html"><b>void_mm_lfence</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc167.html"><b>void_mm_maskmove_si64</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc166.html"><b>void_mm_maskmoveu_si128</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc172.html"><b>void_mm_mfence</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc249.html"><b>void_mm_prefetch</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc287.html"><b>void_mm_sfence</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc180.html"><b>void_mm_store_pd</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc181.html"><b>void_mm_store_ps</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc203.html"><b>void_mm_store_ss</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc205.html"><b>void_mm_storeu_pd</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc206.html"><b>void_mm_storeu_ps</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc196.html"><b>void_mm_stream_pd</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc198.html"><b>void_mm_stream_pi</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc197.html"><b>void_mm_stream_ps</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc194.html"><b>void_mm_stream_si128</b></a> <br><a name="bm_V"></a><a href="../instruct32_hh/vc195.html"><b>void_mm_stream_si32</b></a> <br><a name="bm_V"></a><a href="../PentiumM_HH/ERB/load_port_ratio.html"><b>volatile</b></a> <br><a name="bm_V"></a><a href="../Pentium4_HH/Lips/pentium(r)_processor.html"><b>voltage</b></a> <br><a name="bms_V_R"></a><a name="subkey_V_R"></a><a href="../Pentium4_HH/Lips/pentium(r)_processor.html"><b>vr</b></a> <br><a name="bm_V"></a><a href="../Pentium4_HH/Lips/pentium(r)_processor.html"><b>vrt</b></a> <br><a name="bms_V_S"></a><a name="subkey_V_S"></a><a href="../xscinstruct_hh/notational_conventions.html"><b>vs</b></a> <br><a name="bm_V"></a><a name="subkey_V_S"></a><a href="../xscinstruct_hh/Conditional_Execution.html"><b>VS</b></a> <br><a name="bms_V_T"></a><a name="subkey_V_T"></a><a href="../PentiumM_HH/AdviceB_HH/new_advice_for_pentium_m_processors.html"><b>vtable</b></a> <br><nobr><a name="bm_V"></a>vtune <a href="../PentiumM_HH/EventsB/ev3_074.html"><b>1</b></a> <a href="../PentiumM_HH/EventsB/ev3_073.html"><b>2</b></a> <a href="../PentiumM_HH/EventsB/ev3_072.html"><b>3</b></a> <a href="../PentiumM_HH/EventsB/ev3_071.html"><b>4</b></a> <a href="../PentiumM_HH/EventsB/ev3_070.html"><b>5</b></a> <a href="../PentiumM_HH/EventsB/ev3_069.html"><b>6</b></a> <a href="../PentiumM_HH/EventsB/data_memory_references_all.html"><b>7</b></a> <a href="../PentiumM_HH/EventsB/cycles_l2_data_bus_busy_transferring_data_to_cpu.html"><b>8</b></a> <a href="../PentiumM_HH/EventsB/cycles_l2_data_bus_busy.html"><b>9</b></a> <a href="../PentiumM_HH/EventsB/ev3_091.html"><b>10</b></a> <a href="../PentiumM_HH/EventsB/ev3_090.html"><b>11</b></a> <a href="../PentiumM_HH/EventsB/ev3_089.html"><b>12</b></a> <a href="../PentiumM_HH/EventsB/ev3_088.html"><b>13</b></a> <a href="../PentiumM_HH/EventsB/ev3_087.html"><b>14</b></a> <a href="../PentiumM_HH/EventsB/ev3_086.html"><b>15</b></a> <a href="../PentiumM_HH/EventsB/ev3_085.html"><b>16</b></a> <a href="../PentiumM_HH/EventsB/ev3_084.html"><b>17</b></a> <a href="../PentiumM_HH/EventsB/ev3_083.html"><b>18</b></a> <a href="../PentiumM_HH/EventsB/ev3_082.html"><b>19</b></a> <a href="../PentiumM_HH/EventsB/ev3_081.html"><b>20</b></a> <a href="../PentiumM_HH/EventsB/ev3_078.html"><b>21</b></a> <a href="../Pentium4_HH/Events4/streaming_simd_extensions_input_assists.html"><b>22</b></a> <a href="../Pentium4_HH/Events4/x87_input_assists.html"><b>23</b></a> <a href="../Pentium4_HH/Events4/unknown_pentium(r)_4_processor_event.html"><b>24</b></a> <a href="../xscinstruct_hh/inst_undef.html"><b>25</b></a> <a href="../PentiumM_HH/EventsB/instruction_tlb_misses.html"><b>26</b></a> <a href="../PentiumM_HH/EventsB/hardware_interrupts_received.html"><b>27</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.html"><b>28</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.html"><b>29</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_v_pen.html"><b>30</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_u_pen.html"><b>31</b></a> <a href="../Pentium4_HH/Lips/lipsbasic_block.html"><b>32</b></a> <a href="../Pentium4_HH/Lips/lipsbank_conflict.html"><b>33</b></a> <a href="../PentiumM_HH/EventsB/l2_address_strobes__address_bus_utilization.html"><b>34</b></a> <a href="../PentiumM_HH/EventsB/l1_lines_allocated.html"><b>35</b></a> <a href="../Pentium4_HH/Lips/lipspenalty_and_pairing_issues_in_th.html"><b>36</b></a> <a href="../Pentium4_HH/Lips/lipslabel.html"><b>37</b></a> <a href="../PentiumM_HH/EventsB/Length_Changing_Prefix_Stall.html"><b>38</b></a> <a href="../PentiumM_HH/EventsB/l2_lines_allocated_(hardware-prefetched_only).html"><b>39</b></a> <a href="../PentiumM_HH/EventsB/l2_lines_allocated_(excluding_hardware-prefetched).html"><b>40</b></a> <a href="../Pentium4_HH/Lips/lipsrep_prefix.html"><b>41</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.html"><b>42</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.html"><b>43</b></a> <a href="../Pentium4_HH/Lips/lipsprefetch_penalties.html"><b>44</b></a> <a href="../PentiumM_HH/EventsB/misaligned_data_memory_reference.html"><b>45</b></a> <a href="../Pentium4_HH/Lips/Static_Assembly_Analysis.html"><b>46</b></a> <a href="../Pentium4_HH/Lips/LipsUnreachable_Code.html"><b>47</b></a> <a href="../Pentium4_HH/Lips/lipsshow_indications.html"><b>48</b></a> <a href="../PentiumM_HH/EventsB/taken_branch_retired.html"><b>49</b></a> <a href="../PentiumM_HH/EventsB/taken_branch_mispredictions.html"><b>50</b></a> <a href="../Pentium4_HH/Advice4_HH/cautionary_statement.html"><b>51</b></a> <a href="../PentiumM_HH/EventsB/transitions_from_floating-point_to_mmxtm_instructions.html"><b>52</b></a> <a href="../PentiumM_HH/EventsB/transition_from_mmxtm_instructions_to_fp_instructions.html"><b>53</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/cautionary_statement.html"><b>54</b></a> <a href="../XScale_HH/XscEvents/about_events.html"><b>55</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>56</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Non-Halted_Clockticks_Instructions_Retired_(Non-Halted_CPI).html"><b>57</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Clockticks_per_Instructions_Retired.html"><b>58</b></a> <a href="../Pentium4_HH/ER4/non-halted_clockticks_instructions_retired_(non-halted_cpi).html"><b>59</b></a> <a href="../Pentium4_HH/ER4/Clockticks_per_Instructions_Retired.html"><b>60</b></a> <a href="../PentiumM_HH/AdviceB_HH/significant_floating_point_activity.html"><b>61</b></a> <a href="../Pentium4_HH/Events4/Clockticks.html"><b>62</b></a> <a href="../PentiumM_HH/EventsB/clocks_while_interrupts_masked_and_an_interrupt_is_pending.html"><b>63</b></a> <a href="../PentiumM_HH/EventsB/clocks_while_interrupts_masked.html"><b>64</b></a> <a href="../PentiumM_HH/EventsB/bogus_branches.html"><b>65</b></a> <a href="../Pentium4_HH/Events4/non-halted_clocktick.html"><b>66</b></a> </nobr><br><a name="bms_V_V"></a><a name="subkey_V_V"></a><a href="../xscinstruct_hh/WALIGNR.html"><b>vv</b></a> <br><a name="bm_V"></a><a href="../xscinstruct_hh/WALIGNI.html"><b>vvv</b></a> <br>
<br><br>
<nobr><a name="bm_W"></a><a name="subkey_W"></a>W <a href="../ht_index.html"><b>1</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>2</b></a> </nobr><br><nobr><a name="bm_W"></a>w <a href="../xscinstruct_hh/INST_LDRSH.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>5</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDM(3).html"><b>7</b></a> <a href="../ht_index.html"><b>8</b></a> <a href="../instruct32_hh/intrins_api.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>11</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>12</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>13</b></a> <a href="../xscinstruct_hh/INST_STC.html"><b>14</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>15</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>16</b></a> <a href="../instruct32_hh/vc140.html"><b>17</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>18</b></a> <a href="../xscinstruct_hh/TMOVMSK.html"><b>19</b></a> <a href="../xscinstruct_hh/TINSR.html"><b>20</b></a> <a href="../xscinstruct_hh/TEXTRM.html"><b>21</b></a> <a href="../xscinstruct_hh/TEXTRC.html"><b>22</b></a> <a href="../xscinstruct_hh/TBCST.html"><b>23</b></a> <a href="../xscinstruct_hh/TANDC.html"><b>24</b></a> <a href="../xscinstruct_hh/WMIN.html"><b>25</b></a> <a href="../xscinstruct_hh/WMAX.html"><b>26</b></a> <a href="../xscinstruct_hh/WLDR.html"><b>27</b></a> <a href="../xscinstruct_hh/WCMPGT.html"><b>28</b></a> <a href="../xscinstruct_hh/WCMPEQ.html"><b>29</b></a> <a href="../xscinstruct_hh/WADD.html"><b>30</b></a> <a href="../xscinstruct_hh/WACC.html"><b>31</b></a> <a href="../xscinstruct_hh/TORC.html"><b>32</b></a> <a href="../xscinstruct_hh/WUNPCKIL.html"><b>33</b></a> <a href="../xscinstruct_hh/WUNPCKIH.html"><b>34</b></a> <a href="../xscinstruct_hh/WUNPCKEL.html"><b>35</b></a> <a href="../xscinstruct_hh/WUNPCKEH.html"><b>36</b></a> <a href="../xscinstruct_hh/WSUB.html"><b>37</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>38</b></a> <a href="../xscinstruct_hh/WSRL.html"><b>39</b></a> <a href="../xscinstruct_hh/WSRA.html"><b>40</b></a> <a href="../xscinstruct_hh/WSLL.html"><b>41</b></a> <a href="../xscinstruct_hh/WROR.html"><b>42</b></a> <a href="../xscinstruct_hh/WPACK.html"><b>43</b></a> <a href="../xscinstruct_hh/WMOV.html"><b>44</b></a> <a href="../xscinstruct_hh/address_decrement_before_(am_4).html"><b>45</b></a> <a href="../xscinstruct_hh/address_decrement_after_(am_4).html"><b>46</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.html"><b>47</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.html"><b>48</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.html"><b>49</b></a> <a href="../xscinstruct_hh/address_increment_before_(am_4).html"><b>50</b></a> <a href="../xscinstruct_hh/address_increment_after_(am_4).html"><b>51</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_3).html"><b>52</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_2).html"><b>53</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_2).html"><b>54</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).html"><b>55</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).html"><b>56</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_3).html"><b>57</b></a> <a href="../xscinstruct_hh/Address_Register_Pre-indexed_(AM_2).html"><b>58</b></a> <a href="../xscinstruct_hh/Address_Register_Post-indexed_(AM_2).html"><b>59</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.html"><b>60</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>61</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>62</b></a> </nobr><br><nobr><a name="bms_W_A"></a><a name="subkey_W_A"></a>wacc <a href="../xscinstruct_hh/WMIN.html"><b>1</b></a> <a href="../xscinstruct_hh/WMAX.html"><b>2</b></a> <a href="../xscinstruct_hh/WAVG2.html"><b>3</b></a> <a href="../xscinstruct_hh/WADD.html"><b>4</b></a> <a href="../xscinstruct_hh/WACC.html"><b>5</b></a> <a href="../xscinstruct_hh/WSUB.html"><b>6</b></a> <a href="../xscinstruct_hh/WSAD.html"><b>7</b></a> <a href="../xscinstruct_hh/WMOV.html"><b>8</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>9</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>10</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>WACC</b></a> <br><a name="bm_W"></a><a href="../XScale_HH/LipsXSc/MulP_RESOURCE.html"><b>waccb</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/WACC.html"><b>wacclength</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>WADD</b></a> <br><nobr><a name="bm_W"></a>wadd <a href="../xscinstruct_hh/WMIN.html"><b>1</b></a> <a href="../xscinstruct_hh/WMAX.html"><b>2</b></a> <a href="../xscinstruct_hh/WAVG2.html"><b>3</b></a> <a href="../xscinstruct_hh/WADD.html"><b>4</b></a> <a href="../xscinstruct_hh/WACC.html"><b>5</b></a> <a href="../xscinstruct_hh/WSUB.html"><b>6</b></a> <a href="../xscinstruct_hh/WSAD.html"><b>7</b></a> <a href="../xscinstruct_hh/WMOV.html"><b>8</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>9</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.html"><b>10</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>11</b></a> </nobr><br><nobr><a name="bm_W"></a>waddb <a href="../XScale_HH/LipsXSc/CDP_RES.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>2</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/WADD.html"><b>waddlengthsign</b></a> <br><nobr><a name="bm_W"></a>wait <a href="../instruct32_hh/vc322.html"><b>1</b></a> <a href="../instruct32_hh/ra_mode_except.html"><b>2</b></a> <a href="../instruct32_hh/vc126.html"><b>3</b></a> </nobr><br><a name="bm_W"></a><a href="../instruct32_hh/vc172.html"><b>wait_on_following_loads_and_stores_until</b></a> <br><a name="bm_W"></a><a href="../instruct32_hh/vc153.html"><b>wait_on_following_loads_until</b></a> <br><a name="bm_W"></a><a href="../instruct32_hh/vc287.html"><b>wait_on_following_stores_until</b></a> <br><nobr><a name="bm_W"></a>waligni <a href="../xscinstruct_hh/WALIGNR.html"><b>1</b></a> <a href="../xscinstruct_hh/WALIGNI.html"><b>2</b></a> <a href="../xscinstruct_hh/WUNPCKIL.html"><b>3</b></a> <a href="../xscinstruct_hh/WUNPCKIH.html"><b>4</b></a> <a href="../xscinstruct_hh/WUNPCKEL.html"><b>5</b></a> <a href="../xscinstruct_hh/WUNPCKEH.html"><b>6</b></a> <a href="../xscinstruct_hh/WSHUFH.html"><b>7</b></a> <a href="../xscinstruct_hh/WPACK.html"><b>8</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>9</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>WALIGNI</b></a> <br><nobr><a name="bm_W"></a>walignr <a href="../xscinstruct_hh/WALIGNR.html"><b>1</b></a> <a href="../xscinstruct_hh/WALIGNI.html"><b>2</b></a> <a href="../xscinstruct_hh/WUNPCKIL.html"><b>3</b></a> <a href="../xscinstruct_hh/WUNPCKIH.html"><b>4</b></a> <a href="../xscinstruct_hh/WUNPCKEL.html"><b>5</b></a> <a href="../xscinstruct_hh/WUNPCKEH.html"><b>6</b></a> <a href="../xscinstruct_hh/WSHUFH.html"><b>7</b></a> <a href="../xscinstruct_hh/WPACK.html"><b>8</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>9</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>WALIGNR</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/WALIGNR.html"><b>walignrreg</b></a> <br><nobr><a name="bm_W"></a>wand <a href="../xscinstruct_hh/WCMPGT.html"><b>1</b></a> <a href="../xscinstruct_hh/WCMPEQ.html"><b>2</b></a> <a href="../xscinstruct_hh/WAND.html"><b>3</b></a> <a href="../xscinstruct_hh/WSRL.html"><b>4</b></a> <a href="../xscinstruct_hh/WSRA.html"><b>5</b></a> <a href="../xscinstruct_hh/WSLL.html"><b>6</b></a> <a href="../xscinstruct_hh/WROR.html"><b>7</b></a> <a href="../xscinstruct_hh/WOR.html"><b>8</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>9</b></a> <a href="../xscinstruct_hh/WXOR.html"><b>10</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>11</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>12</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>13</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>WAND</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>WANDN</b></a> <br><nobr><a name="bm_W"></a>wandn <a href="../xscinstruct_hh/WCMPGT.html"><b>1</b></a> <a href="../xscinstruct_hh/WCMPEQ.html"><b>2</b></a> <a href="../xscinstruct_hh/WANDN.html"><b>3</b></a> <a href="../xscinstruct_hh/WAND.html"><b>4</b></a> <a href="../xscinstruct_hh/WSRL.html"><b>5</b></a> <a href="../xscinstruct_hh/WSRA.html"><b>6</b></a> <a href="../xscinstruct_hh/WSLL.html"><b>7</b></a> <a href="../xscinstruct_hh/WROR.html"><b>8</b></a> <a href="../xscinstruct_hh/WOR.html"><b>9</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>10</b></a> <a href="../xscinstruct_hh/WXOR.html"><b>11</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>12</b></a> </nobr><br><a name="bm_W"></a><a href="../instruct64_hh/6400146.html"><b>war</b></a> <br><a name="bm_W"></a><a href="../instruct64_hh/brl_-_branch_long_instruction.html"><b>WAR</b></a> <br><a name="bm_W"></a><a href="../Pentium4_HH/Lips/lipspro_partial_at_target.html"><b>warning</b></a> <br><a name="bm_W"></a><a href="../Pentium4_HH/Lips/lipspenalty_and_pairing_issues_in_th.html"><b>warnings</b></a> <br><a name="bm_W"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>WAVG2</b></a> <br><nobr><a name="bm_W"></a>wavg2 <a href="../xscinstruct_hh/WMIN.html"><b>1</b></a> <a href="../xscinstruct_hh/WMAX.html"><b>2</b></a> <a href="../xscinstruct_hh/WAVG2.html"><b>3</b></a> <a href="../xscinstruct_hh/WADD.html"><b>4</b></a> <a href="../xscinstruct_hh/WACC.html"><b>5</b></a> <a href="../xscinstruct_hh/WSUB.html"><b>6</b></a> <a href="../xscinstruct_hh/WSAD.html"><b>7</b></a> <a href="../xscinstruct_hh/WMOV.html"><b>8</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>9</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>10</b></a> </nobr><br><a name="bm_W"></a><a href="../xscinstruct_hh/WAVG2.html"><b>wavg2length</b></a> <br><br><br></p><p class="ftsbody" align="center"><a href="whlstf69.html" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf68.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:46:33 GMT -->
</html>

