# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0_S00_AXIS.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0_M00_AXIS.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0_M01_AXIS.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0_M02_AXIS.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0_M03_AXIS.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0_M04_AXIS.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0_M05_AXIS.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0_M06_AXIS.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0_M07_AXIS.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/src/conv.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/src/kernel_multiplier.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ipshared/967f/hdl/full_conv_v2_0.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/ip/design_1_full_conv_0_0/sim/design_1_full_conv_0_0.vhd" \
"../../../../project_4_full_conv.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../project_4_full_conv.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../project_4_full_conv.srcs/sim_1/imports/emma/stimulus_generator_conv.vhd" \
"../../../../project_4_full_conv.srcs/sim_1/imports/emma/tb_full_conv_axi.vhd" \

# Do not sort compile order
nosort
