# compile vhdl design source files
vhdl xil_defaultlib  "../../../T12_SignedUnsignedTb.srcs/sim_1/imports/exercises/T12_SignedUnsignedTb.vhd"

# Do not sort compile order
nosort
