|uart_test
clk => UART_R:UART_R_i.clk
clk => uart_q:uart_q_i.clk_clk
reset => UART_R:UART_R_i.reset
LED <= <VCC>
LED2 <= uart_q:uart_q_i.loan_io_in[49]
LIORX <> uart_q:uart_q_i.hps_io_hps_io_gpio_inst_LOANIO49
LIOTX <> uart_q:uart_q_i.hps_io_hps_io_gpio_inst_LOANIO50
memory_mem_a[0] <= uart_q:uart_q_i.memory_mem_a[0]
memory_mem_a[1] <= uart_q:uart_q_i.memory_mem_a[1]
memory_mem_a[2] <= uart_q:uart_q_i.memory_mem_a[2]
memory_mem_a[3] <= uart_q:uart_q_i.memory_mem_a[3]
memory_mem_a[4] <= uart_q:uart_q_i.memory_mem_a[4]
memory_mem_a[5] <= uart_q:uart_q_i.memory_mem_a[5]
memory_mem_a[6] <= uart_q:uart_q_i.memory_mem_a[6]
memory_mem_a[7] <= uart_q:uart_q_i.memory_mem_a[7]
memory_mem_a[8] <= uart_q:uart_q_i.memory_mem_a[8]
memory_mem_a[9] <= uart_q:uart_q_i.memory_mem_a[9]
memory_mem_a[10] <= uart_q:uart_q_i.memory_mem_a[10]
memory_mem_a[11] <= uart_q:uart_q_i.memory_mem_a[11]
memory_mem_a[12] <= uart_q:uart_q_i.memory_mem_a[12]
memory_mem_ba[0] <= uart_q:uart_q_i.memory_mem_ba[0]
memory_mem_ba[1] <= uart_q:uart_q_i.memory_mem_ba[1]
memory_mem_ba[2] <= uart_q:uart_q_i.memory_mem_ba[2]
memory_mem_ck <= uart_q:uart_q_i.memory_mem_ck
memory_mem_ck_n <= uart_q:uart_q_i.memory_mem_ck_n
memory_mem_cke <= uart_q:uart_q_i.memory_mem_cke
memory_mem_cs_n <= uart_q:uart_q_i.memory_mem_cs_n
memory_mem_ras_n <= uart_q:uart_q_i.memory_mem_ras_n
memory_mem_cas_n <= uart_q:uart_q_i.memory_mem_cas_n
memory_mem_we_n <= uart_q:uart_q_i.memory_mem_we_n
memory_mem_reset_n <= uart_q:uart_q_i.memory_mem_reset_n
memory_mem_dq[0] <> uart_q:uart_q_i.memory_mem_dq[0]
memory_mem_dq[1] <> uart_q:uart_q_i.memory_mem_dq[1]
memory_mem_dq[2] <> uart_q:uart_q_i.memory_mem_dq[2]
memory_mem_dq[3] <> uart_q:uart_q_i.memory_mem_dq[3]
memory_mem_dq[4] <> uart_q:uart_q_i.memory_mem_dq[4]
memory_mem_dq[5] <> uart_q:uart_q_i.memory_mem_dq[5]
memory_mem_dq[6] <> uart_q:uart_q_i.memory_mem_dq[6]
memory_mem_dq[7] <> uart_q:uart_q_i.memory_mem_dq[7]
memory_mem_dqs <> uart_q:uart_q_i.memory_mem_dqs
memory_mem_dqs_n <> uart_q:uart_q_i.memory_mem_dqs_n
memory_mem_odt <= uart_q:uart_q_i.memory_mem_odt
memory_mem_dm <= uart_q:uart_q_i.memory_mem_dm
memory_oct_rzqin => uart_q:uart_q_i.memory_oct_rzqin


|uart_test|UART_R:UART_R_i
clk => RX_data_i.CLK
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
clk => index[6].CLK
clk => index[7].CLK
clk => index[8].CLK
clk => index[9].CLK
clk => index[10].CLK
clk => index[11].CLK
clk => index[12].CLK
clk => index[13].CLK
clk => index[14].CLK
clk => index[15].CLK
clk => index[16].CLK
clk => index[17].CLK
clk => index[18].CLK
clk => index[19].CLK
clk => index[20].CLK
clk => index[21].CLK
clk => index[22].CLK
clk => index[23].CLK
clk => index[24].CLK
clk => index[25].CLK
clk => index[26].CLK
clk => index[27].CLK
clk => index[28].CLK
clk => index[29].CLK
clk => index[30].CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => clk_count[6].CLK
clk => clk_count[7].CLK
clk => clk_count[8].CLK
clk => clk_count[9].CLK
clk => clk_count[10].CLK
clk => clk_count[11].CLK
clk => clk_count[12].CLK
clk => clk_count[13].CLK
clk => clk_count[14].CLK
clk => clk_count[15].CLK
clk => clk_count[16].CLK
clk => clk_count[17].CLK
clk => clk_count[18].CLK
clk => clk_count[19].CLK
clk => clk_count[20].CLK
clk => clk_count[21].CLK
clk => clk_count[22].CLK
clk => clk_count[23].CLK
clk => clk_count[24].CLK
clk => clk_count[25].CLK
clk => clk_count[26].CLK
clk => clk_count[27].CLK
clk => clk_count[28].CLK
clk => clk_count[29].CLK
clk => clk_count[30].CLK
clk => RX_data.CLK
clk => stop_sig.CLK
clk => byte[0].CLK
clk => byte[1].CLK
clk => byte[2].CLK
clk => byte[3].CLK
clk => byte[4].CLK
clk => byte[5].CLK
clk => byte[6].CLK
clk => byte[7].CLK
clk => curr_state~1.DATAIN
reset => index[0].PRESET
reset => index[1].PRESET
reset => index[2].PRESET
reset => index[3].ACLR
reset => index[4].ACLR
reset => index[5].ACLR
reset => index[6].ACLR
reset => index[7].ACLR
reset => index[8].ACLR
reset => index[9].ACLR
reset => index[10].ACLR
reset => index[11].ACLR
reset => index[12].ACLR
reset => index[13].ACLR
reset => index[14].ACLR
reset => index[15].ACLR
reset => index[16].ACLR
reset => index[17].ACLR
reset => index[18].ACLR
reset => index[19].ACLR
reset => index[20].ACLR
reset => index[21].ACLR
reset => index[22].ACLR
reset => index[23].ACLR
reset => index[24].ACLR
reset => index[25].ACLR
reset => index[26].ACLR
reset => index[27].ACLR
reset => index[28].ACLR
reset => index[29].ACLR
reset => index[30].ACLR
reset => clk_count[0].ACLR
reset => clk_count[1].ACLR
reset => clk_count[2].ACLR
reset => clk_count[3].ACLR
reset => clk_count[4].ACLR
reset => clk_count[5].ACLR
reset => clk_count[6].ACLR
reset => clk_count[7].ACLR
reset => clk_count[8].ACLR
reset => clk_count[9].ACLR
reset => clk_count[10].ACLR
reset => clk_count[11].ACLR
reset => clk_count[12].ACLR
reset => clk_count[13].ACLR
reset => clk_count[14].ACLR
reset => clk_count[15].ACLR
reset => clk_count[16].ACLR
reset => clk_count[17].ACLR
reset => clk_count[18].ACLR
reset => clk_count[19].ACLR
reset => clk_count[20].ACLR
reset => clk_count[21].ACLR
reset => clk_count[22].ACLR
reset => clk_count[23].ACLR
reset => clk_count[24].ACLR
reset => clk_count[25].ACLR
reset => clk_count[26].ACLR
reset => clk_count[27].ACLR
reset => clk_count[28].ACLR
reset => clk_count[29].ACLR
reset => clk_count[30].ACLR
reset => RX_data.ACLR
reset => stop_sig.ACLR
reset => byte[0].ACLR
reset => byte[1].ACLR
reset => byte[2].ACLR
reset => byte[3].ACLR
reset => byte[4].ACLR
reset => byte[5].ACLR
reset => byte[6].ACLR
reset => byte[7].ACLR
reset => curr_state~3.DATAIN
reset => RX_data_i.ENA
RX => RX_data_i.DATAIN
RX_DV <= stop_sig.DB_MAX_OUTPUT_PORT_TYPE
RX_byte[0] <= byte[0].DB_MAX_OUTPUT_PORT_TYPE
RX_byte[1] <= byte[1].DB_MAX_OUTPUT_PORT_TYPE
RX_byte[2] <= byte[2].DB_MAX_OUTPUT_PORT_TYPE
RX_byte[3] <= byte[3].DB_MAX_OUTPUT_PORT_TYPE
RX_byte[4] <= byte[4].DB_MAX_OUTPUT_PORT_TYPE
RX_byte[5] <= byte[5].DB_MAX_OUTPUT_PORT_TYPE
RX_byte[6] <= byte[6].DB_MAX_OUTPUT_PORT_TYPE
RX_byte[7] <= byte[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_test|uart_q:uart_q_i
clk_clk => uart_q_hps_0:hps_0.h2f_axi_clk
clk_clk => uart_q_hps_0:hps_0.f2h_axi_clk
clk_clk => uart_q_hps_0:hps_0.h2f_lw_axi_clk
hps_io_hps_io_gpio_inst_LOANIO49 <> uart_q_hps_0:hps_0.hps_io_gpio_inst_LOANIO49
hps_io_hps_io_gpio_inst_LOANIO50 <> uart_q_hps_0:hps_0.hps_io_gpio_inst_LOANIO50
loan_io_in[0] <= uart_q_hps_0:hps_0.h2f_loan_in[0]
loan_io_in[1] <= uart_q_hps_0:hps_0.h2f_loan_in[1]
loan_io_in[2] <= uart_q_hps_0:hps_0.h2f_loan_in[2]
loan_io_in[3] <= uart_q_hps_0:hps_0.h2f_loan_in[3]
loan_io_in[4] <= uart_q_hps_0:hps_0.h2f_loan_in[4]
loan_io_in[5] <= uart_q_hps_0:hps_0.h2f_loan_in[5]
loan_io_in[6] <= uart_q_hps_0:hps_0.h2f_loan_in[6]
loan_io_in[7] <= uart_q_hps_0:hps_0.h2f_loan_in[7]
loan_io_in[8] <= uart_q_hps_0:hps_0.h2f_loan_in[8]
loan_io_in[9] <= uart_q_hps_0:hps_0.h2f_loan_in[9]
loan_io_in[10] <= uart_q_hps_0:hps_0.h2f_loan_in[10]
loan_io_in[11] <= uart_q_hps_0:hps_0.h2f_loan_in[11]
loan_io_in[12] <= uart_q_hps_0:hps_0.h2f_loan_in[12]
loan_io_in[13] <= uart_q_hps_0:hps_0.h2f_loan_in[13]
loan_io_in[14] <= uart_q_hps_0:hps_0.h2f_loan_in[14]
loan_io_in[15] <= uart_q_hps_0:hps_0.h2f_loan_in[15]
loan_io_in[16] <= uart_q_hps_0:hps_0.h2f_loan_in[16]
loan_io_in[17] <= uart_q_hps_0:hps_0.h2f_loan_in[17]
loan_io_in[18] <= uart_q_hps_0:hps_0.h2f_loan_in[18]
loan_io_in[19] <= uart_q_hps_0:hps_0.h2f_loan_in[19]
loan_io_in[20] <= uart_q_hps_0:hps_0.h2f_loan_in[20]
loan_io_in[21] <= uart_q_hps_0:hps_0.h2f_loan_in[21]
loan_io_in[22] <= uart_q_hps_0:hps_0.h2f_loan_in[22]
loan_io_in[23] <= uart_q_hps_0:hps_0.h2f_loan_in[23]
loan_io_in[24] <= uart_q_hps_0:hps_0.h2f_loan_in[24]
loan_io_in[25] <= uart_q_hps_0:hps_0.h2f_loan_in[25]
loan_io_in[26] <= uart_q_hps_0:hps_0.h2f_loan_in[26]
loan_io_in[27] <= uart_q_hps_0:hps_0.h2f_loan_in[27]
loan_io_in[28] <= uart_q_hps_0:hps_0.h2f_loan_in[28]
loan_io_in[29] <= uart_q_hps_0:hps_0.h2f_loan_in[29]
loan_io_in[30] <= uart_q_hps_0:hps_0.h2f_loan_in[30]
loan_io_in[31] <= uart_q_hps_0:hps_0.h2f_loan_in[31]
loan_io_in[32] <= uart_q_hps_0:hps_0.h2f_loan_in[32]
loan_io_in[33] <= uart_q_hps_0:hps_0.h2f_loan_in[33]
loan_io_in[34] <= uart_q_hps_0:hps_0.h2f_loan_in[34]
loan_io_in[35] <= uart_q_hps_0:hps_0.h2f_loan_in[35]
loan_io_in[36] <= uart_q_hps_0:hps_0.h2f_loan_in[36]
loan_io_in[37] <= uart_q_hps_0:hps_0.h2f_loan_in[37]
loan_io_in[38] <= uart_q_hps_0:hps_0.h2f_loan_in[38]
loan_io_in[39] <= uart_q_hps_0:hps_0.h2f_loan_in[39]
loan_io_in[40] <= uart_q_hps_0:hps_0.h2f_loan_in[40]
loan_io_in[41] <= uart_q_hps_0:hps_0.h2f_loan_in[41]
loan_io_in[42] <= uart_q_hps_0:hps_0.h2f_loan_in[42]
loan_io_in[43] <= uart_q_hps_0:hps_0.h2f_loan_in[43]
loan_io_in[44] <= uart_q_hps_0:hps_0.h2f_loan_in[44]
loan_io_in[45] <= uart_q_hps_0:hps_0.h2f_loan_in[45]
loan_io_in[46] <= uart_q_hps_0:hps_0.h2f_loan_in[46]
loan_io_in[47] <= uart_q_hps_0:hps_0.h2f_loan_in[47]
loan_io_in[48] <= uart_q_hps_0:hps_0.h2f_loan_in[48]
loan_io_in[49] <= uart_q_hps_0:hps_0.h2f_loan_in[49]
loan_io_in[50] <= uart_q_hps_0:hps_0.h2f_loan_in[50]
loan_io_in[51] <= uart_q_hps_0:hps_0.h2f_loan_in[51]
loan_io_in[52] <= uart_q_hps_0:hps_0.h2f_loan_in[52]
loan_io_in[53] <= uart_q_hps_0:hps_0.h2f_loan_in[53]
loan_io_in[54] <= uart_q_hps_0:hps_0.h2f_loan_in[54]
loan_io_in[55] <= uart_q_hps_0:hps_0.h2f_loan_in[55]
loan_io_in[56] <= uart_q_hps_0:hps_0.h2f_loan_in[56]
loan_io_in[57] <= uart_q_hps_0:hps_0.h2f_loan_in[57]
loan_io_in[58] <= uart_q_hps_0:hps_0.h2f_loan_in[58]
loan_io_in[59] <= uart_q_hps_0:hps_0.h2f_loan_in[59]
loan_io_in[60] <= uart_q_hps_0:hps_0.h2f_loan_in[60]
loan_io_in[61] <= uart_q_hps_0:hps_0.h2f_loan_in[61]
loan_io_in[62] <= uart_q_hps_0:hps_0.h2f_loan_in[62]
loan_io_in[63] <= uart_q_hps_0:hps_0.h2f_loan_in[63]
loan_io_in[64] <= uart_q_hps_0:hps_0.h2f_loan_in[64]
loan_io_in[65] <= uart_q_hps_0:hps_0.h2f_loan_in[65]
loan_io_in[66] <= uart_q_hps_0:hps_0.h2f_loan_in[66]
loan_io_out[0] => uart_q_hps_0:hps_0.h2f_loan_out[0]
loan_io_out[1] => uart_q_hps_0:hps_0.h2f_loan_out[1]
loan_io_out[2] => uart_q_hps_0:hps_0.h2f_loan_out[2]
loan_io_out[3] => uart_q_hps_0:hps_0.h2f_loan_out[3]
loan_io_out[4] => uart_q_hps_0:hps_0.h2f_loan_out[4]
loan_io_out[5] => uart_q_hps_0:hps_0.h2f_loan_out[5]
loan_io_out[6] => uart_q_hps_0:hps_0.h2f_loan_out[6]
loan_io_out[7] => uart_q_hps_0:hps_0.h2f_loan_out[7]
loan_io_out[8] => uart_q_hps_0:hps_0.h2f_loan_out[8]
loan_io_out[9] => uart_q_hps_0:hps_0.h2f_loan_out[9]
loan_io_out[10] => uart_q_hps_0:hps_0.h2f_loan_out[10]
loan_io_out[11] => uart_q_hps_0:hps_0.h2f_loan_out[11]
loan_io_out[12] => uart_q_hps_0:hps_0.h2f_loan_out[12]
loan_io_out[13] => uart_q_hps_0:hps_0.h2f_loan_out[13]
loan_io_out[14] => uart_q_hps_0:hps_0.h2f_loan_out[14]
loan_io_out[15] => uart_q_hps_0:hps_0.h2f_loan_out[15]
loan_io_out[16] => uart_q_hps_0:hps_0.h2f_loan_out[16]
loan_io_out[17] => uart_q_hps_0:hps_0.h2f_loan_out[17]
loan_io_out[18] => uart_q_hps_0:hps_0.h2f_loan_out[18]
loan_io_out[19] => uart_q_hps_0:hps_0.h2f_loan_out[19]
loan_io_out[20] => uart_q_hps_0:hps_0.h2f_loan_out[20]
loan_io_out[21] => uart_q_hps_0:hps_0.h2f_loan_out[21]
loan_io_out[22] => uart_q_hps_0:hps_0.h2f_loan_out[22]
loan_io_out[23] => uart_q_hps_0:hps_0.h2f_loan_out[23]
loan_io_out[24] => uart_q_hps_0:hps_0.h2f_loan_out[24]
loan_io_out[25] => uart_q_hps_0:hps_0.h2f_loan_out[25]
loan_io_out[26] => uart_q_hps_0:hps_0.h2f_loan_out[26]
loan_io_out[27] => uart_q_hps_0:hps_0.h2f_loan_out[27]
loan_io_out[28] => uart_q_hps_0:hps_0.h2f_loan_out[28]
loan_io_out[29] => uart_q_hps_0:hps_0.h2f_loan_out[29]
loan_io_out[30] => uart_q_hps_0:hps_0.h2f_loan_out[30]
loan_io_out[31] => uart_q_hps_0:hps_0.h2f_loan_out[31]
loan_io_out[32] => uart_q_hps_0:hps_0.h2f_loan_out[32]
loan_io_out[33] => uart_q_hps_0:hps_0.h2f_loan_out[33]
loan_io_out[34] => uart_q_hps_0:hps_0.h2f_loan_out[34]
loan_io_out[35] => uart_q_hps_0:hps_0.h2f_loan_out[35]
loan_io_out[36] => uart_q_hps_0:hps_0.h2f_loan_out[36]
loan_io_out[37] => uart_q_hps_0:hps_0.h2f_loan_out[37]
loan_io_out[38] => uart_q_hps_0:hps_0.h2f_loan_out[38]
loan_io_out[39] => uart_q_hps_0:hps_0.h2f_loan_out[39]
loan_io_out[40] => uart_q_hps_0:hps_0.h2f_loan_out[40]
loan_io_out[41] => uart_q_hps_0:hps_0.h2f_loan_out[41]
loan_io_out[42] => uart_q_hps_0:hps_0.h2f_loan_out[42]
loan_io_out[43] => uart_q_hps_0:hps_0.h2f_loan_out[43]
loan_io_out[44] => uart_q_hps_0:hps_0.h2f_loan_out[44]
loan_io_out[45] => uart_q_hps_0:hps_0.h2f_loan_out[45]
loan_io_out[46] => uart_q_hps_0:hps_0.h2f_loan_out[46]
loan_io_out[47] => uart_q_hps_0:hps_0.h2f_loan_out[47]
loan_io_out[48] => uart_q_hps_0:hps_0.h2f_loan_out[48]
loan_io_out[49] => uart_q_hps_0:hps_0.h2f_loan_out[49]
loan_io_out[50] => uart_q_hps_0:hps_0.h2f_loan_out[50]
loan_io_out[51] => uart_q_hps_0:hps_0.h2f_loan_out[51]
loan_io_out[52] => uart_q_hps_0:hps_0.h2f_loan_out[52]
loan_io_out[53] => uart_q_hps_0:hps_0.h2f_loan_out[53]
loan_io_out[54] => uart_q_hps_0:hps_0.h2f_loan_out[54]
loan_io_out[55] => uart_q_hps_0:hps_0.h2f_loan_out[55]
loan_io_out[56] => uart_q_hps_0:hps_0.h2f_loan_out[56]
loan_io_out[57] => uart_q_hps_0:hps_0.h2f_loan_out[57]
loan_io_out[58] => uart_q_hps_0:hps_0.h2f_loan_out[58]
loan_io_out[59] => uart_q_hps_0:hps_0.h2f_loan_out[59]
loan_io_out[60] => uart_q_hps_0:hps_0.h2f_loan_out[60]
loan_io_out[61] => uart_q_hps_0:hps_0.h2f_loan_out[61]
loan_io_out[62] => uart_q_hps_0:hps_0.h2f_loan_out[62]
loan_io_out[63] => uart_q_hps_0:hps_0.h2f_loan_out[63]
loan_io_out[64] => uart_q_hps_0:hps_0.h2f_loan_out[64]
loan_io_out[65] => uart_q_hps_0:hps_0.h2f_loan_out[65]
loan_io_out[66] => uart_q_hps_0:hps_0.h2f_loan_out[66]
loan_io_oe[0] => uart_q_hps_0:hps_0.h2f_loan_oe[0]
loan_io_oe[1] => uart_q_hps_0:hps_0.h2f_loan_oe[1]
loan_io_oe[2] => uart_q_hps_0:hps_0.h2f_loan_oe[2]
loan_io_oe[3] => uart_q_hps_0:hps_0.h2f_loan_oe[3]
loan_io_oe[4] => uart_q_hps_0:hps_0.h2f_loan_oe[4]
loan_io_oe[5] => uart_q_hps_0:hps_0.h2f_loan_oe[5]
loan_io_oe[6] => uart_q_hps_0:hps_0.h2f_loan_oe[6]
loan_io_oe[7] => uart_q_hps_0:hps_0.h2f_loan_oe[7]
loan_io_oe[8] => uart_q_hps_0:hps_0.h2f_loan_oe[8]
loan_io_oe[9] => uart_q_hps_0:hps_0.h2f_loan_oe[9]
loan_io_oe[10] => uart_q_hps_0:hps_0.h2f_loan_oe[10]
loan_io_oe[11] => uart_q_hps_0:hps_0.h2f_loan_oe[11]
loan_io_oe[12] => uart_q_hps_0:hps_0.h2f_loan_oe[12]
loan_io_oe[13] => uart_q_hps_0:hps_0.h2f_loan_oe[13]
loan_io_oe[14] => uart_q_hps_0:hps_0.h2f_loan_oe[14]
loan_io_oe[15] => uart_q_hps_0:hps_0.h2f_loan_oe[15]
loan_io_oe[16] => uart_q_hps_0:hps_0.h2f_loan_oe[16]
loan_io_oe[17] => uart_q_hps_0:hps_0.h2f_loan_oe[17]
loan_io_oe[18] => uart_q_hps_0:hps_0.h2f_loan_oe[18]
loan_io_oe[19] => uart_q_hps_0:hps_0.h2f_loan_oe[19]
loan_io_oe[20] => uart_q_hps_0:hps_0.h2f_loan_oe[20]
loan_io_oe[21] => uart_q_hps_0:hps_0.h2f_loan_oe[21]
loan_io_oe[22] => uart_q_hps_0:hps_0.h2f_loan_oe[22]
loan_io_oe[23] => uart_q_hps_0:hps_0.h2f_loan_oe[23]
loan_io_oe[24] => uart_q_hps_0:hps_0.h2f_loan_oe[24]
loan_io_oe[25] => uart_q_hps_0:hps_0.h2f_loan_oe[25]
loan_io_oe[26] => uart_q_hps_0:hps_0.h2f_loan_oe[26]
loan_io_oe[27] => uart_q_hps_0:hps_0.h2f_loan_oe[27]
loan_io_oe[28] => uart_q_hps_0:hps_0.h2f_loan_oe[28]
loan_io_oe[29] => uart_q_hps_0:hps_0.h2f_loan_oe[29]
loan_io_oe[30] => uart_q_hps_0:hps_0.h2f_loan_oe[30]
loan_io_oe[31] => uart_q_hps_0:hps_0.h2f_loan_oe[31]
loan_io_oe[32] => uart_q_hps_0:hps_0.h2f_loan_oe[32]
loan_io_oe[33] => uart_q_hps_0:hps_0.h2f_loan_oe[33]
loan_io_oe[34] => uart_q_hps_0:hps_0.h2f_loan_oe[34]
loan_io_oe[35] => uart_q_hps_0:hps_0.h2f_loan_oe[35]
loan_io_oe[36] => uart_q_hps_0:hps_0.h2f_loan_oe[36]
loan_io_oe[37] => uart_q_hps_0:hps_0.h2f_loan_oe[37]
loan_io_oe[38] => uart_q_hps_0:hps_0.h2f_loan_oe[38]
loan_io_oe[39] => uart_q_hps_0:hps_0.h2f_loan_oe[39]
loan_io_oe[40] => uart_q_hps_0:hps_0.h2f_loan_oe[40]
loan_io_oe[41] => uart_q_hps_0:hps_0.h2f_loan_oe[41]
loan_io_oe[42] => uart_q_hps_0:hps_0.h2f_loan_oe[42]
loan_io_oe[43] => uart_q_hps_0:hps_0.h2f_loan_oe[43]
loan_io_oe[44] => uart_q_hps_0:hps_0.h2f_loan_oe[44]
loan_io_oe[45] => uart_q_hps_0:hps_0.h2f_loan_oe[45]
loan_io_oe[46] => uart_q_hps_0:hps_0.h2f_loan_oe[46]
loan_io_oe[47] => uart_q_hps_0:hps_0.h2f_loan_oe[47]
loan_io_oe[48] => uart_q_hps_0:hps_0.h2f_loan_oe[48]
loan_io_oe[49] => uart_q_hps_0:hps_0.h2f_loan_oe[49]
loan_io_oe[50] => uart_q_hps_0:hps_0.h2f_loan_oe[50]
loan_io_oe[51] => uart_q_hps_0:hps_0.h2f_loan_oe[51]
loan_io_oe[52] => uart_q_hps_0:hps_0.h2f_loan_oe[52]
loan_io_oe[53] => uart_q_hps_0:hps_0.h2f_loan_oe[53]
loan_io_oe[54] => uart_q_hps_0:hps_0.h2f_loan_oe[54]
loan_io_oe[55] => uart_q_hps_0:hps_0.h2f_loan_oe[55]
loan_io_oe[56] => uart_q_hps_0:hps_0.h2f_loan_oe[56]
loan_io_oe[57] => uart_q_hps_0:hps_0.h2f_loan_oe[57]
loan_io_oe[58] => uart_q_hps_0:hps_0.h2f_loan_oe[58]
loan_io_oe[59] => uart_q_hps_0:hps_0.h2f_loan_oe[59]
loan_io_oe[60] => uart_q_hps_0:hps_0.h2f_loan_oe[60]
loan_io_oe[61] => uart_q_hps_0:hps_0.h2f_loan_oe[61]
loan_io_oe[62] => uart_q_hps_0:hps_0.h2f_loan_oe[62]
loan_io_oe[63] => uart_q_hps_0:hps_0.h2f_loan_oe[63]
loan_io_oe[64] => uart_q_hps_0:hps_0.h2f_loan_oe[64]
loan_io_oe[65] => uart_q_hps_0:hps_0.h2f_loan_oe[65]
loan_io_oe[66] => uart_q_hps_0:hps_0.h2f_loan_oe[66]
memory_mem_a[0] <= uart_q_hps_0:hps_0.mem_a[0]
memory_mem_a[1] <= uart_q_hps_0:hps_0.mem_a[1]
memory_mem_a[2] <= uart_q_hps_0:hps_0.mem_a[2]
memory_mem_a[3] <= uart_q_hps_0:hps_0.mem_a[3]
memory_mem_a[4] <= uart_q_hps_0:hps_0.mem_a[4]
memory_mem_a[5] <= uart_q_hps_0:hps_0.mem_a[5]
memory_mem_a[6] <= uart_q_hps_0:hps_0.mem_a[6]
memory_mem_a[7] <= uart_q_hps_0:hps_0.mem_a[7]
memory_mem_a[8] <= uart_q_hps_0:hps_0.mem_a[8]
memory_mem_a[9] <= uart_q_hps_0:hps_0.mem_a[9]
memory_mem_a[10] <= uart_q_hps_0:hps_0.mem_a[10]
memory_mem_a[11] <= uart_q_hps_0:hps_0.mem_a[11]
memory_mem_a[12] <= uart_q_hps_0:hps_0.mem_a[12]
memory_mem_ba[0] <= uart_q_hps_0:hps_0.mem_ba[0]
memory_mem_ba[1] <= uart_q_hps_0:hps_0.mem_ba[1]
memory_mem_ba[2] <= uart_q_hps_0:hps_0.mem_ba[2]
memory_mem_ck <= uart_q_hps_0:hps_0.mem_ck
memory_mem_ck_n <= uart_q_hps_0:hps_0.mem_ck_n
memory_mem_cke <= uart_q_hps_0:hps_0.mem_cke
memory_mem_cs_n <= uart_q_hps_0:hps_0.mem_cs_n
memory_mem_ras_n <= uart_q_hps_0:hps_0.mem_ras_n
memory_mem_cas_n <= uart_q_hps_0:hps_0.mem_cas_n
memory_mem_we_n <= uart_q_hps_0:hps_0.mem_we_n
memory_mem_reset_n <= uart_q_hps_0:hps_0.mem_reset_n
memory_mem_dq[0] <> uart_q_hps_0:hps_0.mem_dq[0]
memory_mem_dq[1] <> uart_q_hps_0:hps_0.mem_dq[1]
memory_mem_dq[2] <> uart_q_hps_0:hps_0.mem_dq[2]
memory_mem_dq[3] <> uart_q_hps_0:hps_0.mem_dq[3]
memory_mem_dq[4] <> uart_q_hps_0:hps_0.mem_dq[4]
memory_mem_dq[5] <> uart_q_hps_0:hps_0.mem_dq[5]
memory_mem_dq[6] <> uart_q_hps_0:hps_0.mem_dq[6]
memory_mem_dq[7] <> uart_q_hps_0:hps_0.mem_dq[7]
memory_mem_dqs <> uart_q_hps_0:hps_0.mem_dqs
memory_mem_dqs_n <> uart_q_hps_0:hps_0.mem_dqs_n
memory_mem_odt <= uart_q_hps_0:hps_0.mem_odt
memory_mem_dm <= uart_q_hps_0:hps_0.mem_dm
memory_oct_rzqin => uart_q_hps_0:hps_0.oct_rzqin


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0
h2f_loan_in[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[12] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[13] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[14] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[15] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[16] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[17] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[18] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[19] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[20] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[21] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[22] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[23] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[24] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[25] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[26] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[27] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[28] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[29] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[30] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[31] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[32] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[33] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[34] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[35] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[36] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[37] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[38] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[39] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[40] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[41] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[42] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[43] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[44] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[45] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[46] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[47] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[48] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[49] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[50] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[51] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[52] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[53] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[54] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[55] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[56] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[57] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[58] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[59] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[60] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[61] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[62] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[63] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[64] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[65] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_in[66] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_loan_in
h2f_loan_out[0] => h2f_loan_out[0].IN1
h2f_loan_out[1] => h2f_loan_out[1].IN1
h2f_loan_out[2] => h2f_loan_out[2].IN1
h2f_loan_out[3] => h2f_loan_out[3].IN1
h2f_loan_out[4] => h2f_loan_out[4].IN1
h2f_loan_out[5] => h2f_loan_out[5].IN1
h2f_loan_out[6] => h2f_loan_out[6].IN1
h2f_loan_out[7] => h2f_loan_out[7].IN1
h2f_loan_out[8] => h2f_loan_out[8].IN1
h2f_loan_out[9] => h2f_loan_out[9].IN1
h2f_loan_out[10] => h2f_loan_out[10].IN1
h2f_loan_out[11] => h2f_loan_out[11].IN1
h2f_loan_out[12] => h2f_loan_out[12].IN1
h2f_loan_out[13] => h2f_loan_out[13].IN1
h2f_loan_out[14] => h2f_loan_out[14].IN1
h2f_loan_out[15] => h2f_loan_out[15].IN1
h2f_loan_out[16] => h2f_loan_out[16].IN1
h2f_loan_out[17] => h2f_loan_out[17].IN1
h2f_loan_out[18] => h2f_loan_out[18].IN1
h2f_loan_out[19] => h2f_loan_out[19].IN1
h2f_loan_out[20] => h2f_loan_out[20].IN1
h2f_loan_out[21] => h2f_loan_out[21].IN1
h2f_loan_out[22] => h2f_loan_out[22].IN1
h2f_loan_out[23] => h2f_loan_out[23].IN1
h2f_loan_out[24] => h2f_loan_out[24].IN1
h2f_loan_out[25] => h2f_loan_out[25].IN1
h2f_loan_out[26] => h2f_loan_out[26].IN1
h2f_loan_out[27] => h2f_loan_out[27].IN1
h2f_loan_out[28] => h2f_loan_out[28].IN1
h2f_loan_out[29] => h2f_loan_out[29].IN1
h2f_loan_out[30] => h2f_loan_out[30].IN1
h2f_loan_out[31] => h2f_loan_out[31].IN1
h2f_loan_out[32] => h2f_loan_out[32].IN1
h2f_loan_out[33] => h2f_loan_out[33].IN1
h2f_loan_out[34] => h2f_loan_out[34].IN1
h2f_loan_out[35] => h2f_loan_out[35].IN1
h2f_loan_out[36] => h2f_loan_out[36].IN1
h2f_loan_out[37] => h2f_loan_out[37].IN1
h2f_loan_out[38] => h2f_loan_out[38].IN1
h2f_loan_out[39] => h2f_loan_out[39].IN1
h2f_loan_out[40] => h2f_loan_out[40].IN1
h2f_loan_out[41] => h2f_loan_out[41].IN1
h2f_loan_out[42] => h2f_loan_out[42].IN1
h2f_loan_out[43] => h2f_loan_out[43].IN1
h2f_loan_out[44] => h2f_loan_out[44].IN1
h2f_loan_out[45] => h2f_loan_out[45].IN1
h2f_loan_out[46] => h2f_loan_out[46].IN1
h2f_loan_out[47] => h2f_loan_out[47].IN1
h2f_loan_out[48] => h2f_loan_out[48].IN1
h2f_loan_out[49] => h2f_loan_out[49].IN1
h2f_loan_out[50] => h2f_loan_out[50].IN1
h2f_loan_out[51] => h2f_loan_out[51].IN1
h2f_loan_out[52] => h2f_loan_out[52].IN1
h2f_loan_out[53] => h2f_loan_out[53].IN1
h2f_loan_out[54] => h2f_loan_out[54].IN1
h2f_loan_out[55] => h2f_loan_out[55].IN1
h2f_loan_out[56] => h2f_loan_out[56].IN1
h2f_loan_out[57] => h2f_loan_out[57].IN1
h2f_loan_out[58] => h2f_loan_out[58].IN1
h2f_loan_out[59] => h2f_loan_out[59].IN1
h2f_loan_out[60] => h2f_loan_out[60].IN1
h2f_loan_out[61] => h2f_loan_out[61].IN1
h2f_loan_out[62] => h2f_loan_out[62].IN1
h2f_loan_out[63] => h2f_loan_out[63].IN1
h2f_loan_out[64] => h2f_loan_out[64].IN1
h2f_loan_out[65] => h2f_loan_out[65].IN1
h2f_loan_out[66] => h2f_loan_out[66].IN1
h2f_loan_oe[0] => h2f_loan_oe[0].IN1
h2f_loan_oe[1] => h2f_loan_oe[1].IN1
h2f_loan_oe[2] => h2f_loan_oe[2].IN1
h2f_loan_oe[3] => h2f_loan_oe[3].IN1
h2f_loan_oe[4] => h2f_loan_oe[4].IN1
h2f_loan_oe[5] => h2f_loan_oe[5].IN1
h2f_loan_oe[6] => h2f_loan_oe[6].IN1
h2f_loan_oe[7] => h2f_loan_oe[7].IN1
h2f_loan_oe[8] => h2f_loan_oe[8].IN1
h2f_loan_oe[9] => h2f_loan_oe[9].IN1
h2f_loan_oe[10] => h2f_loan_oe[10].IN1
h2f_loan_oe[11] => h2f_loan_oe[11].IN1
h2f_loan_oe[12] => h2f_loan_oe[12].IN1
h2f_loan_oe[13] => h2f_loan_oe[13].IN1
h2f_loan_oe[14] => h2f_loan_oe[14].IN1
h2f_loan_oe[15] => h2f_loan_oe[15].IN1
h2f_loan_oe[16] => h2f_loan_oe[16].IN1
h2f_loan_oe[17] => h2f_loan_oe[17].IN1
h2f_loan_oe[18] => h2f_loan_oe[18].IN1
h2f_loan_oe[19] => h2f_loan_oe[19].IN1
h2f_loan_oe[20] => h2f_loan_oe[20].IN1
h2f_loan_oe[21] => h2f_loan_oe[21].IN1
h2f_loan_oe[22] => h2f_loan_oe[22].IN1
h2f_loan_oe[23] => h2f_loan_oe[23].IN1
h2f_loan_oe[24] => h2f_loan_oe[24].IN1
h2f_loan_oe[25] => h2f_loan_oe[25].IN1
h2f_loan_oe[26] => h2f_loan_oe[26].IN1
h2f_loan_oe[27] => h2f_loan_oe[27].IN1
h2f_loan_oe[28] => h2f_loan_oe[28].IN1
h2f_loan_oe[29] => h2f_loan_oe[29].IN1
h2f_loan_oe[30] => h2f_loan_oe[30].IN1
h2f_loan_oe[31] => h2f_loan_oe[31].IN1
h2f_loan_oe[32] => h2f_loan_oe[32].IN1
h2f_loan_oe[33] => h2f_loan_oe[33].IN1
h2f_loan_oe[34] => h2f_loan_oe[34].IN1
h2f_loan_oe[35] => h2f_loan_oe[35].IN1
h2f_loan_oe[36] => h2f_loan_oe[36].IN1
h2f_loan_oe[37] => h2f_loan_oe[37].IN1
h2f_loan_oe[38] => h2f_loan_oe[38].IN1
h2f_loan_oe[39] => h2f_loan_oe[39].IN1
h2f_loan_oe[40] => h2f_loan_oe[40].IN1
h2f_loan_oe[41] => h2f_loan_oe[41].IN1
h2f_loan_oe[42] => h2f_loan_oe[42].IN1
h2f_loan_oe[43] => h2f_loan_oe[43].IN1
h2f_loan_oe[44] => h2f_loan_oe[44].IN1
h2f_loan_oe[45] => h2f_loan_oe[45].IN1
h2f_loan_oe[46] => h2f_loan_oe[46].IN1
h2f_loan_oe[47] => h2f_loan_oe[47].IN1
h2f_loan_oe[48] => h2f_loan_oe[48].IN1
h2f_loan_oe[49] => h2f_loan_oe[49].IN1
h2f_loan_oe[50] => h2f_loan_oe[50].IN1
h2f_loan_oe[51] => h2f_loan_oe[51].IN1
h2f_loan_oe[52] => h2f_loan_oe[52].IN1
h2f_loan_oe[53] => h2f_loan_oe[53].IN1
h2f_loan_oe[54] => h2f_loan_oe[54].IN1
h2f_loan_oe[55] => h2f_loan_oe[55].IN1
h2f_loan_oe[56] => h2f_loan_oe[56].IN1
h2f_loan_oe[57] => h2f_loan_oe[57].IN1
h2f_loan_oe[58] => h2f_loan_oe[58].IN1
h2f_loan_oe[59] => h2f_loan_oe[59].IN1
h2f_loan_oe[60] => h2f_loan_oe[60].IN1
h2f_loan_oe[61] => h2f_loan_oe[61].IN1
h2f_loan_oe[62] => h2f_loan_oe[62].IN1
h2f_loan_oe[63] => h2f_loan_oe[63].IN1
h2f_loan_oe[64] => h2f_loan_oe[64].IN1
h2f_loan_oe[65] => h2f_loan_oe[65].IN1
h2f_loan_oe[66] => h2f_loan_oe[66].IN1
h2f_rst_n <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_rst_n
f2h_axi_clk => f2h_axi_clk.IN1
f2h_AWID[0] => f2h_AWID[0].IN1
f2h_AWID[1] => f2h_AWID[1].IN1
f2h_AWID[2] => f2h_AWID[2].IN1
f2h_AWID[3] => f2h_AWID[3].IN1
f2h_AWID[4] => f2h_AWID[4].IN1
f2h_AWID[5] => f2h_AWID[5].IN1
f2h_AWID[6] => f2h_AWID[6].IN1
f2h_AWID[7] => f2h_AWID[7].IN1
f2h_AWADDR[0] => f2h_AWADDR[0].IN1
f2h_AWADDR[1] => f2h_AWADDR[1].IN1
f2h_AWADDR[2] => f2h_AWADDR[2].IN1
f2h_AWADDR[3] => f2h_AWADDR[3].IN1
f2h_AWADDR[4] => f2h_AWADDR[4].IN1
f2h_AWADDR[5] => f2h_AWADDR[5].IN1
f2h_AWADDR[6] => f2h_AWADDR[6].IN1
f2h_AWADDR[7] => f2h_AWADDR[7].IN1
f2h_AWADDR[8] => f2h_AWADDR[8].IN1
f2h_AWADDR[9] => f2h_AWADDR[9].IN1
f2h_AWADDR[10] => f2h_AWADDR[10].IN1
f2h_AWADDR[11] => f2h_AWADDR[11].IN1
f2h_AWADDR[12] => f2h_AWADDR[12].IN1
f2h_AWADDR[13] => f2h_AWADDR[13].IN1
f2h_AWADDR[14] => f2h_AWADDR[14].IN1
f2h_AWADDR[15] => f2h_AWADDR[15].IN1
f2h_AWADDR[16] => f2h_AWADDR[16].IN1
f2h_AWADDR[17] => f2h_AWADDR[17].IN1
f2h_AWADDR[18] => f2h_AWADDR[18].IN1
f2h_AWADDR[19] => f2h_AWADDR[19].IN1
f2h_AWADDR[20] => f2h_AWADDR[20].IN1
f2h_AWADDR[21] => f2h_AWADDR[21].IN1
f2h_AWADDR[22] => f2h_AWADDR[22].IN1
f2h_AWADDR[23] => f2h_AWADDR[23].IN1
f2h_AWADDR[24] => f2h_AWADDR[24].IN1
f2h_AWADDR[25] => f2h_AWADDR[25].IN1
f2h_AWADDR[26] => f2h_AWADDR[26].IN1
f2h_AWADDR[27] => f2h_AWADDR[27].IN1
f2h_AWADDR[28] => f2h_AWADDR[28].IN1
f2h_AWADDR[29] => f2h_AWADDR[29].IN1
f2h_AWADDR[30] => f2h_AWADDR[30].IN1
f2h_AWADDR[31] => f2h_AWADDR[31].IN1
f2h_AWLEN[0] => f2h_AWLEN[0].IN1
f2h_AWLEN[1] => f2h_AWLEN[1].IN1
f2h_AWLEN[2] => f2h_AWLEN[2].IN1
f2h_AWLEN[3] => f2h_AWLEN[3].IN1
f2h_AWSIZE[0] => f2h_AWSIZE[0].IN1
f2h_AWSIZE[1] => f2h_AWSIZE[1].IN1
f2h_AWSIZE[2] => f2h_AWSIZE[2].IN1
f2h_AWBURST[0] => f2h_AWBURST[0].IN1
f2h_AWBURST[1] => f2h_AWBURST[1].IN1
f2h_AWLOCK[0] => f2h_AWLOCK[0].IN1
f2h_AWLOCK[1] => f2h_AWLOCK[1].IN1
f2h_AWCACHE[0] => f2h_AWCACHE[0].IN1
f2h_AWCACHE[1] => f2h_AWCACHE[1].IN1
f2h_AWCACHE[2] => f2h_AWCACHE[2].IN1
f2h_AWCACHE[3] => f2h_AWCACHE[3].IN1
f2h_AWPROT[0] => f2h_AWPROT[0].IN1
f2h_AWPROT[1] => f2h_AWPROT[1].IN1
f2h_AWPROT[2] => f2h_AWPROT[2].IN1
f2h_AWVALID => f2h_AWVALID.IN1
f2h_AWREADY <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_AWREADY
f2h_AWUSER[0] => f2h_AWUSER[0].IN1
f2h_AWUSER[1] => f2h_AWUSER[1].IN1
f2h_AWUSER[2] => f2h_AWUSER[2].IN1
f2h_AWUSER[3] => f2h_AWUSER[3].IN1
f2h_AWUSER[4] => f2h_AWUSER[4].IN1
f2h_WID[0] => f2h_WID[0].IN1
f2h_WID[1] => f2h_WID[1].IN1
f2h_WID[2] => f2h_WID[2].IN1
f2h_WID[3] => f2h_WID[3].IN1
f2h_WID[4] => f2h_WID[4].IN1
f2h_WID[5] => f2h_WID[5].IN1
f2h_WID[6] => f2h_WID[6].IN1
f2h_WID[7] => f2h_WID[7].IN1
f2h_WDATA[0] => f2h_WDATA[0].IN1
f2h_WDATA[1] => f2h_WDATA[1].IN1
f2h_WDATA[2] => f2h_WDATA[2].IN1
f2h_WDATA[3] => f2h_WDATA[3].IN1
f2h_WDATA[4] => f2h_WDATA[4].IN1
f2h_WDATA[5] => f2h_WDATA[5].IN1
f2h_WDATA[6] => f2h_WDATA[6].IN1
f2h_WDATA[7] => f2h_WDATA[7].IN1
f2h_WDATA[8] => f2h_WDATA[8].IN1
f2h_WDATA[9] => f2h_WDATA[9].IN1
f2h_WDATA[10] => f2h_WDATA[10].IN1
f2h_WDATA[11] => f2h_WDATA[11].IN1
f2h_WDATA[12] => f2h_WDATA[12].IN1
f2h_WDATA[13] => f2h_WDATA[13].IN1
f2h_WDATA[14] => f2h_WDATA[14].IN1
f2h_WDATA[15] => f2h_WDATA[15].IN1
f2h_WDATA[16] => f2h_WDATA[16].IN1
f2h_WDATA[17] => f2h_WDATA[17].IN1
f2h_WDATA[18] => f2h_WDATA[18].IN1
f2h_WDATA[19] => f2h_WDATA[19].IN1
f2h_WDATA[20] => f2h_WDATA[20].IN1
f2h_WDATA[21] => f2h_WDATA[21].IN1
f2h_WDATA[22] => f2h_WDATA[22].IN1
f2h_WDATA[23] => f2h_WDATA[23].IN1
f2h_WDATA[24] => f2h_WDATA[24].IN1
f2h_WDATA[25] => f2h_WDATA[25].IN1
f2h_WDATA[26] => f2h_WDATA[26].IN1
f2h_WDATA[27] => f2h_WDATA[27].IN1
f2h_WDATA[28] => f2h_WDATA[28].IN1
f2h_WDATA[29] => f2h_WDATA[29].IN1
f2h_WDATA[30] => f2h_WDATA[30].IN1
f2h_WDATA[31] => f2h_WDATA[31].IN1
f2h_WDATA[32] => f2h_WDATA[32].IN1
f2h_WDATA[33] => f2h_WDATA[33].IN1
f2h_WDATA[34] => f2h_WDATA[34].IN1
f2h_WDATA[35] => f2h_WDATA[35].IN1
f2h_WDATA[36] => f2h_WDATA[36].IN1
f2h_WDATA[37] => f2h_WDATA[37].IN1
f2h_WDATA[38] => f2h_WDATA[38].IN1
f2h_WDATA[39] => f2h_WDATA[39].IN1
f2h_WDATA[40] => f2h_WDATA[40].IN1
f2h_WDATA[41] => f2h_WDATA[41].IN1
f2h_WDATA[42] => f2h_WDATA[42].IN1
f2h_WDATA[43] => f2h_WDATA[43].IN1
f2h_WDATA[44] => f2h_WDATA[44].IN1
f2h_WDATA[45] => f2h_WDATA[45].IN1
f2h_WDATA[46] => f2h_WDATA[46].IN1
f2h_WDATA[47] => f2h_WDATA[47].IN1
f2h_WDATA[48] => f2h_WDATA[48].IN1
f2h_WDATA[49] => f2h_WDATA[49].IN1
f2h_WDATA[50] => f2h_WDATA[50].IN1
f2h_WDATA[51] => f2h_WDATA[51].IN1
f2h_WDATA[52] => f2h_WDATA[52].IN1
f2h_WDATA[53] => f2h_WDATA[53].IN1
f2h_WDATA[54] => f2h_WDATA[54].IN1
f2h_WDATA[55] => f2h_WDATA[55].IN1
f2h_WDATA[56] => f2h_WDATA[56].IN1
f2h_WDATA[57] => f2h_WDATA[57].IN1
f2h_WDATA[58] => f2h_WDATA[58].IN1
f2h_WDATA[59] => f2h_WDATA[59].IN1
f2h_WDATA[60] => f2h_WDATA[60].IN1
f2h_WDATA[61] => f2h_WDATA[61].IN1
f2h_WDATA[62] => f2h_WDATA[62].IN1
f2h_WDATA[63] => f2h_WDATA[63].IN1
f2h_WSTRB[0] => f2h_WSTRB[0].IN1
f2h_WSTRB[1] => f2h_WSTRB[1].IN1
f2h_WSTRB[2] => f2h_WSTRB[2].IN1
f2h_WSTRB[3] => f2h_WSTRB[3].IN1
f2h_WSTRB[4] => f2h_WSTRB[4].IN1
f2h_WSTRB[5] => f2h_WSTRB[5].IN1
f2h_WSTRB[6] => f2h_WSTRB[6].IN1
f2h_WSTRB[7] => f2h_WSTRB[7].IN1
f2h_WLAST => f2h_WLAST.IN1
f2h_WVALID => f2h_WVALID.IN1
f2h_WREADY <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_WREADY
f2h_BID[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BRESP[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BRESP
f2h_BRESP[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BRESP
f2h_BVALID <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_BVALID
f2h_BREADY => f2h_BREADY.IN1
f2h_ARID[0] => f2h_ARID[0].IN1
f2h_ARID[1] => f2h_ARID[1].IN1
f2h_ARID[2] => f2h_ARID[2].IN1
f2h_ARID[3] => f2h_ARID[3].IN1
f2h_ARID[4] => f2h_ARID[4].IN1
f2h_ARID[5] => f2h_ARID[5].IN1
f2h_ARID[6] => f2h_ARID[6].IN1
f2h_ARID[7] => f2h_ARID[7].IN1
f2h_ARADDR[0] => f2h_ARADDR[0].IN1
f2h_ARADDR[1] => f2h_ARADDR[1].IN1
f2h_ARADDR[2] => f2h_ARADDR[2].IN1
f2h_ARADDR[3] => f2h_ARADDR[3].IN1
f2h_ARADDR[4] => f2h_ARADDR[4].IN1
f2h_ARADDR[5] => f2h_ARADDR[5].IN1
f2h_ARADDR[6] => f2h_ARADDR[6].IN1
f2h_ARADDR[7] => f2h_ARADDR[7].IN1
f2h_ARADDR[8] => f2h_ARADDR[8].IN1
f2h_ARADDR[9] => f2h_ARADDR[9].IN1
f2h_ARADDR[10] => f2h_ARADDR[10].IN1
f2h_ARADDR[11] => f2h_ARADDR[11].IN1
f2h_ARADDR[12] => f2h_ARADDR[12].IN1
f2h_ARADDR[13] => f2h_ARADDR[13].IN1
f2h_ARADDR[14] => f2h_ARADDR[14].IN1
f2h_ARADDR[15] => f2h_ARADDR[15].IN1
f2h_ARADDR[16] => f2h_ARADDR[16].IN1
f2h_ARADDR[17] => f2h_ARADDR[17].IN1
f2h_ARADDR[18] => f2h_ARADDR[18].IN1
f2h_ARADDR[19] => f2h_ARADDR[19].IN1
f2h_ARADDR[20] => f2h_ARADDR[20].IN1
f2h_ARADDR[21] => f2h_ARADDR[21].IN1
f2h_ARADDR[22] => f2h_ARADDR[22].IN1
f2h_ARADDR[23] => f2h_ARADDR[23].IN1
f2h_ARADDR[24] => f2h_ARADDR[24].IN1
f2h_ARADDR[25] => f2h_ARADDR[25].IN1
f2h_ARADDR[26] => f2h_ARADDR[26].IN1
f2h_ARADDR[27] => f2h_ARADDR[27].IN1
f2h_ARADDR[28] => f2h_ARADDR[28].IN1
f2h_ARADDR[29] => f2h_ARADDR[29].IN1
f2h_ARADDR[30] => f2h_ARADDR[30].IN1
f2h_ARADDR[31] => f2h_ARADDR[31].IN1
f2h_ARLEN[0] => f2h_ARLEN[0].IN1
f2h_ARLEN[1] => f2h_ARLEN[1].IN1
f2h_ARLEN[2] => f2h_ARLEN[2].IN1
f2h_ARLEN[3] => f2h_ARLEN[3].IN1
f2h_ARSIZE[0] => f2h_ARSIZE[0].IN1
f2h_ARSIZE[1] => f2h_ARSIZE[1].IN1
f2h_ARSIZE[2] => f2h_ARSIZE[2].IN1
f2h_ARBURST[0] => f2h_ARBURST[0].IN1
f2h_ARBURST[1] => f2h_ARBURST[1].IN1
f2h_ARLOCK[0] => f2h_ARLOCK[0].IN1
f2h_ARLOCK[1] => f2h_ARLOCK[1].IN1
f2h_ARCACHE[0] => f2h_ARCACHE[0].IN1
f2h_ARCACHE[1] => f2h_ARCACHE[1].IN1
f2h_ARCACHE[2] => f2h_ARCACHE[2].IN1
f2h_ARCACHE[3] => f2h_ARCACHE[3].IN1
f2h_ARPROT[0] => f2h_ARPROT[0].IN1
f2h_ARPROT[1] => f2h_ARPROT[1].IN1
f2h_ARPROT[2] => f2h_ARPROT[2].IN1
f2h_ARVALID => f2h_ARVALID.IN1
f2h_ARREADY <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_ARREADY
f2h_ARUSER[0] => f2h_ARUSER[0].IN1
f2h_ARUSER[1] => f2h_ARUSER[1].IN1
f2h_ARUSER[2] => f2h_ARUSER[2].IN1
f2h_ARUSER[3] => f2h_ARUSER[3].IN1
f2h_ARUSER[4] => f2h_ARUSER[4].IN1
f2h_RID[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RDATA[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[12] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[13] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[14] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[15] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[16] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[17] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[18] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[19] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[20] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[21] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[22] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[23] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[24] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[25] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[26] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[27] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[28] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[29] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[30] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[31] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[32] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[33] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[34] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[35] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[36] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[37] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[38] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[39] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[40] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[41] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[42] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[43] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[44] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[45] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[46] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[47] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[48] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[49] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[50] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[51] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[52] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[53] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[54] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[55] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[56] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[57] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[58] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[59] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[60] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[61] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[62] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[63] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RRESP[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RRESP
f2h_RRESP[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RRESP
f2h_RLAST <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RLAST
f2h_RVALID <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.f2h_RVALID
f2h_RREADY => f2h_RREADY.IN1
h2f_lw_axi_clk => h2f_lw_axi_clk.IN1
h2f_lw_AWID[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWADDR[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[12] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[13] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[14] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[15] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[16] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[17] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[18] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[19] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[20] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWLEN[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWSIZE[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWBURST[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWBURST[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWLOCK[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWLOCK[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWCACHE[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWPROT[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWVALID <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWVALID
h2f_lw_AWREADY => h2f_lw_AWREADY.IN1
h2f_lw_WID[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WDATA[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[12] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[13] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[14] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[15] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[16] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[17] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[18] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[19] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[20] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[21] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[22] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[23] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[24] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[25] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[26] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[27] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[28] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[29] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[30] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[31] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WSTRB[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WLAST <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WLAST
h2f_lw_WVALID <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WVALID
h2f_lw_WREADY => h2f_lw_WREADY.IN1
h2f_lw_BID[0] => h2f_lw_BID[0].IN1
h2f_lw_BID[1] => h2f_lw_BID[1].IN1
h2f_lw_BID[2] => h2f_lw_BID[2].IN1
h2f_lw_BID[3] => h2f_lw_BID[3].IN1
h2f_lw_BID[4] => h2f_lw_BID[4].IN1
h2f_lw_BID[5] => h2f_lw_BID[5].IN1
h2f_lw_BID[6] => h2f_lw_BID[6].IN1
h2f_lw_BID[7] => h2f_lw_BID[7].IN1
h2f_lw_BID[8] => h2f_lw_BID[8].IN1
h2f_lw_BID[9] => h2f_lw_BID[9].IN1
h2f_lw_BID[10] => h2f_lw_BID[10].IN1
h2f_lw_BID[11] => h2f_lw_BID[11].IN1
h2f_lw_BRESP[0] => h2f_lw_BRESP[0].IN1
h2f_lw_BRESP[1] => h2f_lw_BRESP[1].IN1
h2f_lw_BVALID => h2f_lw_BVALID.IN1
h2f_lw_BREADY <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_BREADY
h2f_lw_ARID[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARADDR[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[12] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[13] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[14] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[15] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[16] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[17] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[18] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[19] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[20] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARLEN[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARSIZE[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARBURST[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARBURST[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARLOCK[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARLOCK[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARCACHE[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARPROT[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARVALID <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARVALID
h2f_lw_ARREADY => h2f_lw_ARREADY.IN1
h2f_lw_RID[0] => h2f_lw_RID[0].IN1
h2f_lw_RID[1] => h2f_lw_RID[1].IN1
h2f_lw_RID[2] => h2f_lw_RID[2].IN1
h2f_lw_RID[3] => h2f_lw_RID[3].IN1
h2f_lw_RID[4] => h2f_lw_RID[4].IN1
h2f_lw_RID[5] => h2f_lw_RID[5].IN1
h2f_lw_RID[6] => h2f_lw_RID[6].IN1
h2f_lw_RID[7] => h2f_lw_RID[7].IN1
h2f_lw_RID[8] => h2f_lw_RID[8].IN1
h2f_lw_RID[9] => h2f_lw_RID[9].IN1
h2f_lw_RID[10] => h2f_lw_RID[10].IN1
h2f_lw_RID[11] => h2f_lw_RID[11].IN1
h2f_lw_RDATA[0] => h2f_lw_RDATA[0].IN1
h2f_lw_RDATA[1] => h2f_lw_RDATA[1].IN1
h2f_lw_RDATA[2] => h2f_lw_RDATA[2].IN1
h2f_lw_RDATA[3] => h2f_lw_RDATA[3].IN1
h2f_lw_RDATA[4] => h2f_lw_RDATA[4].IN1
h2f_lw_RDATA[5] => h2f_lw_RDATA[5].IN1
h2f_lw_RDATA[6] => h2f_lw_RDATA[6].IN1
h2f_lw_RDATA[7] => h2f_lw_RDATA[7].IN1
h2f_lw_RDATA[8] => h2f_lw_RDATA[8].IN1
h2f_lw_RDATA[9] => h2f_lw_RDATA[9].IN1
h2f_lw_RDATA[10] => h2f_lw_RDATA[10].IN1
h2f_lw_RDATA[11] => h2f_lw_RDATA[11].IN1
h2f_lw_RDATA[12] => h2f_lw_RDATA[12].IN1
h2f_lw_RDATA[13] => h2f_lw_RDATA[13].IN1
h2f_lw_RDATA[14] => h2f_lw_RDATA[14].IN1
h2f_lw_RDATA[15] => h2f_lw_RDATA[15].IN1
h2f_lw_RDATA[16] => h2f_lw_RDATA[16].IN1
h2f_lw_RDATA[17] => h2f_lw_RDATA[17].IN1
h2f_lw_RDATA[18] => h2f_lw_RDATA[18].IN1
h2f_lw_RDATA[19] => h2f_lw_RDATA[19].IN1
h2f_lw_RDATA[20] => h2f_lw_RDATA[20].IN1
h2f_lw_RDATA[21] => h2f_lw_RDATA[21].IN1
h2f_lw_RDATA[22] => h2f_lw_RDATA[22].IN1
h2f_lw_RDATA[23] => h2f_lw_RDATA[23].IN1
h2f_lw_RDATA[24] => h2f_lw_RDATA[24].IN1
h2f_lw_RDATA[25] => h2f_lw_RDATA[25].IN1
h2f_lw_RDATA[26] => h2f_lw_RDATA[26].IN1
h2f_lw_RDATA[27] => h2f_lw_RDATA[27].IN1
h2f_lw_RDATA[28] => h2f_lw_RDATA[28].IN1
h2f_lw_RDATA[29] => h2f_lw_RDATA[29].IN1
h2f_lw_RDATA[30] => h2f_lw_RDATA[30].IN1
h2f_lw_RDATA[31] => h2f_lw_RDATA[31].IN1
h2f_lw_RRESP[0] => h2f_lw_RRESP[0].IN1
h2f_lw_RRESP[1] => h2f_lw_RRESP[1].IN1
h2f_lw_RLAST => h2f_lw_RLAST.IN1
h2f_lw_RVALID => h2f_lw_RVALID.IN1
h2f_lw_RREADY <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_RREADY
h2f_axi_clk => h2f_axi_clk.IN1
h2f_AWID[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWADDR[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[12] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[13] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[14] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[15] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[16] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[17] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[18] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[19] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[20] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[21] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[22] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[23] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[24] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[25] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[26] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[27] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[28] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[29] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWLEN[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWSIZE[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWSIZE[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWSIZE[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWBURST[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWBURST
h2f_AWBURST[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWBURST
h2f_AWLOCK[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLOCK
h2f_AWLOCK[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLOCK
h2f_AWCACHE[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWPROT[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWPROT[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWPROT[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWVALID <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWVALID
h2f_AWREADY => h2f_AWREADY.IN1
h2f_WID[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WDATA[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[12] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[13] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[14] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[15] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[16] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[17] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[18] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[19] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[20] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[21] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[22] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[23] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[24] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[25] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[26] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[27] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[28] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[29] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[30] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[31] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[32] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[33] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[34] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[35] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[36] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[37] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[38] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[39] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[40] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[41] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[42] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[43] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[44] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[45] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[46] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[47] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[48] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[49] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[50] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[51] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[52] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[53] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[54] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[55] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[56] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[57] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[58] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[59] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[60] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[61] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[62] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[63] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WSTRB[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WLAST <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WLAST
h2f_WVALID <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_WVALID
h2f_WREADY => h2f_WREADY.IN1
h2f_BID[0] => h2f_BID[0].IN1
h2f_BID[1] => h2f_BID[1].IN1
h2f_BID[2] => h2f_BID[2].IN1
h2f_BID[3] => h2f_BID[3].IN1
h2f_BID[4] => h2f_BID[4].IN1
h2f_BID[5] => h2f_BID[5].IN1
h2f_BID[6] => h2f_BID[6].IN1
h2f_BID[7] => h2f_BID[7].IN1
h2f_BID[8] => h2f_BID[8].IN1
h2f_BID[9] => h2f_BID[9].IN1
h2f_BID[10] => h2f_BID[10].IN1
h2f_BID[11] => h2f_BID[11].IN1
h2f_BRESP[0] => h2f_BRESP[0].IN1
h2f_BRESP[1] => h2f_BRESP[1].IN1
h2f_BVALID => h2f_BVALID.IN1
h2f_BREADY <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_BREADY
h2f_ARID[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARADDR[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[4] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[5] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[6] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[7] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[8] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[9] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[10] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[11] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[12] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[13] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[14] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[15] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[16] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[17] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[18] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[19] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[20] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[21] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[22] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[23] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[24] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[25] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[26] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[27] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[28] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[29] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARLEN[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARSIZE[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARSIZE[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARSIZE[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARBURST[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARBURST
h2f_ARBURST[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARBURST
h2f_ARLOCK[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLOCK
h2f_ARLOCK[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLOCK
h2f_ARCACHE[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[3] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARPROT[0] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARPROT[1] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARPROT[2] <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARVALID <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARVALID
h2f_ARREADY => h2f_ARREADY.IN1
h2f_RID[0] => h2f_RID[0].IN1
h2f_RID[1] => h2f_RID[1].IN1
h2f_RID[2] => h2f_RID[2].IN1
h2f_RID[3] => h2f_RID[3].IN1
h2f_RID[4] => h2f_RID[4].IN1
h2f_RID[5] => h2f_RID[5].IN1
h2f_RID[6] => h2f_RID[6].IN1
h2f_RID[7] => h2f_RID[7].IN1
h2f_RID[8] => h2f_RID[8].IN1
h2f_RID[9] => h2f_RID[9].IN1
h2f_RID[10] => h2f_RID[10].IN1
h2f_RID[11] => h2f_RID[11].IN1
h2f_RDATA[0] => h2f_RDATA[0].IN1
h2f_RDATA[1] => h2f_RDATA[1].IN1
h2f_RDATA[2] => h2f_RDATA[2].IN1
h2f_RDATA[3] => h2f_RDATA[3].IN1
h2f_RDATA[4] => h2f_RDATA[4].IN1
h2f_RDATA[5] => h2f_RDATA[5].IN1
h2f_RDATA[6] => h2f_RDATA[6].IN1
h2f_RDATA[7] => h2f_RDATA[7].IN1
h2f_RDATA[8] => h2f_RDATA[8].IN1
h2f_RDATA[9] => h2f_RDATA[9].IN1
h2f_RDATA[10] => h2f_RDATA[10].IN1
h2f_RDATA[11] => h2f_RDATA[11].IN1
h2f_RDATA[12] => h2f_RDATA[12].IN1
h2f_RDATA[13] => h2f_RDATA[13].IN1
h2f_RDATA[14] => h2f_RDATA[14].IN1
h2f_RDATA[15] => h2f_RDATA[15].IN1
h2f_RDATA[16] => h2f_RDATA[16].IN1
h2f_RDATA[17] => h2f_RDATA[17].IN1
h2f_RDATA[18] => h2f_RDATA[18].IN1
h2f_RDATA[19] => h2f_RDATA[19].IN1
h2f_RDATA[20] => h2f_RDATA[20].IN1
h2f_RDATA[21] => h2f_RDATA[21].IN1
h2f_RDATA[22] => h2f_RDATA[22].IN1
h2f_RDATA[23] => h2f_RDATA[23].IN1
h2f_RDATA[24] => h2f_RDATA[24].IN1
h2f_RDATA[25] => h2f_RDATA[25].IN1
h2f_RDATA[26] => h2f_RDATA[26].IN1
h2f_RDATA[27] => h2f_RDATA[27].IN1
h2f_RDATA[28] => h2f_RDATA[28].IN1
h2f_RDATA[29] => h2f_RDATA[29].IN1
h2f_RDATA[30] => h2f_RDATA[30].IN1
h2f_RDATA[31] => h2f_RDATA[31].IN1
h2f_RDATA[32] => h2f_RDATA[32].IN1
h2f_RDATA[33] => h2f_RDATA[33].IN1
h2f_RDATA[34] => h2f_RDATA[34].IN1
h2f_RDATA[35] => h2f_RDATA[35].IN1
h2f_RDATA[36] => h2f_RDATA[36].IN1
h2f_RDATA[37] => h2f_RDATA[37].IN1
h2f_RDATA[38] => h2f_RDATA[38].IN1
h2f_RDATA[39] => h2f_RDATA[39].IN1
h2f_RDATA[40] => h2f_RDATA[40].IN1
h2f_RDATA[41] => h2f_RDATA[41].IN1
h2f_RDATA[42] => h2f_RDATA[42].IN1
h2f_RDATA[43] => h2f_RDATA[43].IN1
h2f_RDATA[44] => h2f_RDATA[44].IN1
h2f_RDATA[45] => h2f_RDATA[45].IN1
h2f_RDATA[46] => h2f_RDATA[46].IN1
h2f_RDATA[47] => h2f_RDATA[47].IN1
h2f_RDATA[48] => h2f_RDATA[48].IN1
h2f_RDATA[49] => h2f_RDATA[49].IN1
h2f_RDATA[50] => h2f_RDATA[50].IN1
h2f_RDATA[51] => h2f_RDATA[51].IN1
h2f_RDATA[52] => h2f_RDATA[52].IN1
h2f_RDATA[53] => h2f_RDATA[53].IN1
h2f_RDATA[54] => h2f_RDATA[54].IN1
h2f_RDATA[55] => h2f_RDATA[55].IN1
h2f_RDATA[56] => h2f_RDATA[56].IN1
h2f_RDATA[57] => h2f_RDATA[57].IN1
h2f_RDATA[58] => h2f_RDATA[58].IN1
h2f_RDATA[59] => h2f_RDATA[59].IN1
h2f_RDATA[60] => h2f_RDATA[60].IN1
h2f_RDATA[61] => h2f_RDATA[61].IN1
h2f_RDATA[62] => h2f_RDATA[62].IN1
h2f_RDATA[63] => h2f_RDATA[63].IN1
h2f_RRESP[0] => h2f_RRESP[0].IN1
h2f_RRESP[1] => h2f_RRESP[1].IN1
h2f_RLAST => h2f_RLAST.IN1
h2f_RVALID => h2f_RVALID.IN1
h2f_RREADY <= uart_q_hps_0_fpga_interfaces:fpga_interfaces.h2f_RREADY
mem_a[0] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[1] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[2] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[3] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[4] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[5] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[6] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[7] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[8] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[9] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[10] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[11] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_a[12] <= uart_q_hps_0_hps_io:hps_io.mem_a
mem_ba[0] <= uart_q_hps_0_hps_io:hps_io.mem_ba
mem_ba[1] <= uart_q_hps_0_hps_io:hps_io.mem_ba
mem_ba[2] <= uart_q_hps_0_hps_io:hps_io.mem_ba
mem_ck <= uart_q_hps_0_hps_io:hps_io.mem_ck
mem_ck_n <= uart_q_hps_0_hps_io:hps_io.mem_ck_n
mem_cke <= uart_q_hps_0_hps_io:hps_io.mem_cke
mem_cs_n <= uart_q_hps_0_hps_io:hps_io.mem_cs_n
mem_ras_n <= uart_q_hps_0_hps_io:hps_io.mem_ras_n
mem_cas_n <= uart_q_hps_0_hps_io:hps_io.mem_cas_n
mem_we_n <= uart_q_hps_0_hps_io:hps_io.mem_we_n
mem_reset_n <= uart_q_hps_0_hps_io:hps_io.mem_reset_n
mem_dq[0] <> uart_q_hps_0_hps_io:hps_io.mem_dq
mem_dq[1] <> uart_q_hps_0_hps_io:hps_io.mem_dq
mem_dq[2] <> uart_q_hps_0_hps_io:hps_io.mem_dq
mem_dq[3] <> uart_q_hps_0_hps_io:hps_io.mem_dq
mem_dq[4] <> uart_q_hps_0_hps_io:hps_io.mem_dq
mem_dq[5] <> uart_q_hps_0_hps_io:hps_io.mem_dq
mem_dq[6] <> uart_q_hps_0_hps_io:hps_io.mem_dq
mem_dq[7] <> uart_q_hps_0_hps_io:hps_io.mem_dq
mem_dqs <> uart_q_hps_0_hps_io:hps_io.mem_dqs
mem_dqs_n <> uart_q_hps_0_hps_io:hps_io.mem_dqs_n
mem_odt <= uart_q_hps_0_hps_io:hps_io.mem_odt
mem_dm <= uart_q_hps_0_hps_io:hps_io.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_gpio_inst_LOANIO49 <> uart_q_hps_0_hps_io:hps_io.hps_io_gpio_inst_LOANIO49
hps_io_gpio_inst_LOANIO50 <> uart_q_hps_0_hps_io:hps_io.hps_io_gpio_inst_LOANIO50


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_fpga_interfaces:fpga_interfaces
h2f_loan_in[0] <= loan_io_inst.O_LOANIO_IN
h2f_loan_in[1] <= loan_io_inst.O_LOANIO_IN1
h2f_loan_in[2] <= loan_io_inst.O_LOANIO_IN2
h2f_loan_in[3] <= loan_io_inst.O_LOANIO_IN3
h2f_loan_in[4] <= loan_io_inst.O_LOANIO_IN4
h2f_loan_in[5] <= loan_io_inst.O_LOANIO_IN5
h2f_loan_in[6] <= loan_io_inst.O_LOANIO_IN6
h2f_loan_in[7] <= loan_io_inst.O_LOANIO_IN7
h2f_loan_in[8] <= loan_io_inst.O_LOANIO_IN8
h2f_loan_in[9] <= loan_io_inst.O_LOANIO_IN9
h2f_loan_in[10] <= loan_io_inst.O_LOANIO_IN10
h2f_loan_in[11] <= loan_io_inst.O_LOANIO_IN11
h2f_loan_in[12] <= loan_io_inst.O_LOANIO_IN12
h2f_loan_in[13] <= loan_io_inst.O_LOANIO_IN13
h2f_loan_in[14] <= loan_io_inst.O_LOANIO_IN14
h2f_loan_in[15] <= loan_io_inst.O_LOANIO_IN15
h2f_loan_in[16] <= loan_io_inst.O_LOANIO_IN16
h2f_loan_in[17] <= loan_io_inst.O_LOANIO_IN17
h2f_loan_in[18] <= loan_io_inst.O_LOANIO_IN18
h2f_loan_in[19] <= loan_io_inst.O_LOANIO_IN19
h2f_loan_in[20] <= loan_io_inst.O_LOANIO_IN20
h2f_loan_in[21] <= loan_io_inst.O_LOANIO_IN21
h2f_loan_in[22] <= loan_io_inst.O_LOANIO_IN22
h2f_loan_in[23] <= loan_io_inst.O_LOANIO_IN23
h2f_loan_in[24] <= loan_io_inst.O_LOANIO_IN24
h2f_loan_in[25] <= loan_io_inst.O_LOANIO_IN25
h2f_loan_in[26] <= loan_io_inst.O_LOANIO_IN26
h2f_loan_in[27] <= loan_io_inst.O_LOANIO_IN27
h2f_loan_in[28] <= loan_io_inst.O_LOANIO_IN28
h2f_loan_in[29] <= loan_io_inst.O_LOANIO_IN29
h2f_loan_in[30] <= loan_io_inst.O_LOANIO_IN30
h2f_loan_in[31] <= loan_io_inst.O_LOANIO_IN31
h2f_loan_in[32] <= loan_io_inst.O_LOANIO_IN32
h2f_loan_in[33] <= loan_io_inst.O_LOANIO_IN33
h2f_loan_in[34] <= loan_io_inst.O_LOANIO_IN34
h2f_loan_in[35] <= loan_io_inst.O_LOANIO_IN35
h2f_loan_in[36] <= loan_io_inst.O_LOANIO_IN36
h2f_loan_in[37] <= loan_io_inst.O_LOANIO_IN37
h2f_loan_in[38] <= loan_io_inst.O_LOANIO_IN38
h2f_loan_in[39] <= loan_io_inst.O_LOANIO_IN39
h2f_loan_in[40] <= loan_io_inst.O_LOANIO_IN40
h2f_loan_in[41] <= loan_io_inst.O_LOANIO_IN41
h2f_loan_in[42] <= loan_io_inst.O_LOANIO_IN42
h2f_loan_in[43] <= loan_io_inst.O_LOANIO_IN43
h2f_loan_in[44] <= loan_io_inst.O_LOANIO_IN44
h2f_loan_in[45] <= loan_io_inst.O_LOANIO_IN45
h2f_loan_in[46] <= loan_io_inst.O_LOANIO_IN46
h2f_loan_in[47] <= loan_io_inst.O_LOANIO_IN47
h2f_loan_in[48] <= loan_io_inst.O_LOANIO_IN48
h2f_loan_in[49] <= loan_io_inst.O_LOANIO_IN49
h2f_loan_in[50] <= loan_io_inst.O_LOANIO_IN50
h2f_loan_in[51] <= loan_io_inst.O_LOANIO_IN51
h2f_loan_in[52] <= loan_io_inst.O_LOANIO_IN52
h2f_loan_in[53] <= loan_io_inst.O_LOANIO_IN53
h2f_loan_in[54] <= loan_io_inst.O_LOANIO_IN54
h2f_loan_in[55] <= loan_io_inst.O_LOANIO_IN55
h2f_loan_in[56] <= loan_io_inst.O_LOANIO_IN56
h2f_loan_in[57] <= loan_io_inst.O_LOANIO_IN57
h2f_loan_in[58] <= loan_io_inst.O_LOANIO_IN58
h2f_loan_in[59] <= loan_io_inst.O_LOANIO_IN59
h2f_loan_in[60] <= loan_io_inst.O_LOANIO_IN60
h2f_loan_in[61] <= loan_io_inst.O_LOANIO_IN61
h2f_loan_in[62] <= loan_io_inst.O_LOANIO_IN62
h2f_loan_in[63] <= loan_io_inst.O_LOANIO_IN63
h2f_loan_in[64] <= loan_io_inst.O_LOANIO_IN64
h2f_loan_in[65] <= loan_io_inst.O_LOANIO_IN65
h2f_loan_in[66] <= loan_io_inst.O_LOANIO_IN66
h2f_loan_out[0] => loan_io_inst.I_LOANIO_OUT
h2f_loan_out[1] => loan_io_inst.I_LOANIO_OUT1
h2f_loan_out[2] => loan_io_inst.I_LOANIO_OUT2
h2f_loan_out[3] => loan_io_inst.I_LOANIO_OUT3
h2f_loan_out[4] => loan_io_inst.I_LOANIO_OUT4
h2f_loan_out[5] => loan_io_inst.I_LOANIO_OUT5
h2f_loan_out[6] => loan_io_inst.I_LOANIO_OUT6
h2f_loan_out[7] => loan_io_inst.I_LOANIO_OUT7
h2f_loan_out[8] => loan_io_inst.I_LOANIO_OUT8
h2f_loan_out[9] => loan_io_inst.I_LOANIO_OUT9
h2f_loan_out[10] => loan_io_inst.I_LOANIO_OUT10
h2f_loan_out[11] => loan_io_inst.I_LOANIO_OUT11
h2f_loan_out[12] => loan_io_inst.I_LOANIO_OUT12
h2f_loan_out[13] => loan_io_inst.I_LOANIO_OUT13
h2f_loan_out[14] => loan_io_inst.I_LOANIO_OUT14
h2f_loan_out[15] => loan_io_inst.I_LOANIO_OUT15
h2f_loan_out[16] => loan_io_inst.I_LOANIO_OUT16
h2f_loan_out[17] => loan_io_inst.I_LOANIO_OUT17
h2f_loan_out[18] => loan_io_inst.I_LOANIO_OUT18
h2f_loan_out[19] => loan_io_inst.I_LOANIO_OUT19
h2f_loan_out[20] => loan_io_inst.I_LOANIO_OUT20
h2f_loan_out[21] => loan_io_inst.I_LOANIO_OUT21
h2f_loan_out[22] => loan_io_inst.I_LOANIO_OUT22
h2f_loan_out[23] => loan_io_inst.I_LOANIO_OUT23
h2f_loan_out[24] => loan_io_inst.I_LOANIO_OUT24
h2f_loan_out[25] => loan_io_inst.I_LOANIO_OUT25
h2f_loan_out[26] => loan_io_inst.I_LOANIO_OUT26
h2f_loan_out[27] => loan_io_inst.I_LOANIO_OUT27
h2f_loan_out[28] => loan_io_inst.I_LOANIO_OUT28
h2f_loan_out[29] => loan_io_inst.I_LOANIO_OUT29
h2f_loan_out[30] => loan_io_inst.I_LOANIO_OUT30
h2f_loan_out[31] => loan_io_inst.I_LOANIO_OUT31
h2f_loan_out[32] => loan_io_inst.I_LOANIO_OUT32
h2f_loan_out[33] => loan_io_inst.I_LOANIO_OUT33
h2f_loan_out[34] => loan_io_inst.I_LOANIO_OUT34
h2f_loan_out[35] => loan_io_inst.I_LOANIO_OUT35
h2f_loan_out[36] => loan_io_inst.I_LOANIO_OUT36
h2f_loan_out[37] => loan_io_inst.I_LOANIO_OUT37
h2f_loan_out[38] => loan_io_inst.I_LOANIO_OUT38
h2f_loan_out[39] => loan_io_inst.I_LOANIO_OUT39
h2f_loan_out[40] => loan_io_inst.I_LOANIO_OUT40
h2f_loan_out[41] => loan_io_inst.I_LOANIO_OUT41
h2f_loan_out[42] => loan_io_inst.I_LOANIO_OUT42
h2f_loan_out[43] => loan_io_inst.I_LOANIO_OUT43
h2f_loan_out[44] => loan_io_inst.I_LOANIO_OUT44
h2f_loan_out[45] => loan_io_inst.I_LOANIO_OUT45
h2f_loan_out[46] => loan_io_inst.I_LOANIO_OUT46
h2f_loan_out[47] => loan_io_inst.I_LOANIO_OUT47
h2f_loan_out[48] => loan_io_inst.I_LOANIO_OUT48
h2f_loan_out[49] => loan_io_inst.I_LOANIO_OUT49
h2f_loan_out[50] => loan_io_inst.I_LOANIO_OUT50
h2f_loan_out[51] => loan_io_inst.I_LOANIO_OUT51
h2f_loan_out[52] => loan_io_inst.I_LOANIO_OUT52
h2f_loan_out[53] => loan_io_inst.I_LOANIO_OUT53
h2f_loan_out[54] => loan_io_inst.I_LOANIO_OUT54
h2f_loan_out[55] => loan_io_inst.I_LOANIO_OUT55
h2f_loan_out[56] => loan_io_inst.I_LOANIO_OUT56
h2f_loan_out[57] => loan_io_inst.I_LOANIO_OUT57
h2f_loan_out[58] => loan_io_inst.I_LOANIO_OUT58
h2f_loan_out[59] => loan_io_inst.I_LOANIO_OUT59
h2f_loan_out[60] => loan_io_inst.I_LOANIO_OUT60
h2f_loan_out[61] => loan_io_inst.I_LOANIO_OUT61
h2f_loan_out[62] => loan_io_inst.I_LOANIO_OUT62
h2f_loan_out[63] => loan_io_inst.I_LOANIO_OUT63
h2f_loan_out[64] => loan_io_inst.I_LOANIO_OUT64
h2f_loan_out[65] => loan_io_inst.I_LOANIO_OUT65
h2f_loan_out[66] => loan_io_inst.I_LOANIO_OUT66
h2f_loan_oe[0] => loan_io_inst.I_LOANIO_OE
h2f_loan_oe[1] => loan_io_inst.I_LOANIO_OE1
h2f_loan_oe[2] => loan_io_inst.I_LOANIO_OE2
h2f_loan_oe[3] => loan_io_inst.I_LOANIO_OE3
h2f_loan_oe[4] => loan_io_inst.I_LOANIO_OE4
h2f_loan_oe[5] => loan_io_inst.I_LOANIO_OE5
h2f_loan_oe[6] => loan_io_inst.I_LOANIO_OE6
h2f_loan_oe[7] => loan_io_inst.I_LOANIO_OE7
h2f_loan_oe[8] => loan_io_inst.I_LOANIO_OE8
h2f_loan_oe[9] => loan_io_inst.I_LOANIO_OE9
h2f_loan_oe[10] => loan_io_inst.I_LOANIO_OE10
h2f_loan_oe[11] => loan_io_inst.I_LOANIO_OE11
h2f_loan_oe[12] => loan_io_inst.I_LOANIO_OE12
h2f_loan_oe[13] => loan_io_inst.I_LOANIO_OE13
h2f_loan_oe[14] => loan_io_inst.I_LOANIO_OE14
h2f_loan_oe[15] => loan_io_inst.I_LOANIO_OE15
h2f_loan_oe[16] => loan_io_inst.I_LOANIO_OE16
h2f_loan_oe[17] => loan_io_inst.I_LOANIO_OE17
h2f_loan_oe[18] => loan_io_inst.I_LOANIO_OE18
h2f_loan_oe[19] => loan_io_inst.I_LOANIO_OE19
h2f_loan_oe[20] => loan_io_inst.I_LOANIO_OE20
h2f_loan_oe[21] => loan_io_inst.I_LOANIO_OE21
h2f_loan_oe[22] => loan_io_inst.I_LOANIO_OE22
h2f_loan_oe[23] => loan_io_inst.I_LOANIO_OE23
h2f_loan_oe[24] => loan_io_inst.I_LOANIO_OE24
h2f_loan_oe[25] => loan_io_inst.I_LOANIO_OE25
h2f_loan_oe[26] => loan_io_inst.I_LOANIO_OE26
h2f_loan_oe[27] => loan_io_inst.I_LOANIO_OE27
h2f_loan_oe[28] => loan_io_inst.I_LOANIO_OE28
h2f_loan_oe[29] => loan_io_inst.I_LOANIO_OE29
h2f_loan_oe[30] => loan_io_inst.I_LOANIO_OE30
h2f_loan_oe[31] => loan_io_inst.I_LOANIO_OE31
h2f_loan_oe[32] => loan_io_inst.I_LOANIO_OE32
h2f_loan_oe[33] => loan_io_inst.I_LOANIO_OE33
h2f_loan_oe[34] => loan_io_inst.I_LOANIO_OE34
h2f_loan_oe[35] => loan_io_inst.I_LOANIO_OE35
h2f_loan_oe[36] => loan_io_inst.I_LOANIO_OE36
h2f_loan_oe[37] => loan_io_inst.I_LOANIO_OE37
h2f_loan_oe[38] => loan_io_inst.I_LOANIO_OE38
h2f_loan_oe[39] => loan_io_inst.I_LOANIO_OE39
h2f_loan_oe[40] => loan_io_inst.I_LOANIO_OE40
h2f_loan_oe[41] => loan_io_inst.I_LOANIO_OE41
h2f_loan_oe[42] => loan_io_inst.I_LOANIO_OE42
h2f_loan_oe[43] => loan_io_inst.I_LOANIO_OE43
h2f_loan_oe[44] => loan_io_inst.I_LOANIO_OE44
h2f_loan_oe[45] => loan_io_inst.I_LOANIO_OE45
h2f_loan_oe[46] => loan_io_inst.I_LOANIO_OE46
h2f_loan_oe[47] => loan_io_inst.I_LOANIO_OE47
h2f_loan_oe[48] => loan_io_inst.I_LOANIO_OE48
h2f_loan_oe[49] => loan_io_inst.I_LOANIO_OE49
h2f_loan_oe[50] => loan_io_inst.I_LOANIO_OE50
h2f_loan_oe[51] => loan_io_inst.I_LOANIO_OE51
h2f_loan_oe[52] => loan_io_inst.I_LOANIO_OE52
h2f_loan_oe[53] => loan_io_inst.I_LOANIO_OE53
h2f_loan_oe[54] => loan_io_inst.I_LOANIO_OE54
h2f_loan_oe[55] => loan_io_inst.I_LOANIO_OE55
h2f_loan_oe[56] => loan_io_inst.I_LOANIO_OE56
h2f_loan_oe[57] => loan_io_inst.I_LOANIO_OE57
h2f_loan_oe[58] => loan_io_inst.I_LOANIO_OE58
h2f_loan_oe[59] => loan_io_inst.I_LOANIO_OE59
h2f_loan_oe[60] => loan_io_inst.I_LOANIO_OE60
h2f_loan_oe[61] => loan_io_inst.I_LOANIO_OE61
h2f_loan_oe[62] => loan_io_inst.I_LOANIO_OE62
h2f_loan_oe[63] => loan_io_inst.I_LOANIO_OE63
h2f_loan_oe[64] => loan_io_inst.I_LOANIO_OE64
h2f_loan_oe[65] => loan_io_inst.I_LOANIO_OE65
h2f_loan_oe[66] => loan_io_inst.I_LOANIO_OE66
loanio_gpio_loanio0_i[0] => loan_io_inst.I_GPIO_IN
loanio_gpio_loanio0_i[1] => loan_io_inst.I_GPIO_IN1
loanio_gpio_loanio0_i[2] => loan_io_inst.I_GPIO_IN2
loanio_gpio_loanio0_i[3] => loan_io_inst.I_GPIO_IN3
loanio_gpio_loanio0_i[4] => loan_io_inst.I_GPIO_IN4
loanio_gpio_loanio0_i[5] => loan_io_inst.I_GPIO_IN5
loanio_gpio_loanio0_i[6] => loan_io_inst.I_GPIO_IN6
loanio_gpio_loanio0_i[7] => loan_io_inst.I_GPIO_IN7
loanio_gpio_loanio0_i[8] => loan_io_inst.I_GPIO_IN8
loanio_gpio_loanio0_i[9] => loan_io_inst.I_GPIO_IN9
loanio_gpio_loanio0_i[10] => loan_io_inst.I_GPIO_IN10
loanio_gpio_loanio0_i[11] => loan_io_inst.I_GPIO_IN11
loanio_gpio_loanio0_i[12] => loan_io_inst.I_GPIO_IN12
loanio_gpio_loanio0_i[13] => loan_io_inst.I_GPIO_IN13
loanio_gpio_loanio0_i[14] => loan_io_inst.I_GPIO_IN14
loanio_gpio_loanio0_i[15] => loan_io_inst.I_GPIO_IN15
loanio_gpio_loanio0_i[16] => loan_io_inst.I_GPIO_IN16
loanio_gpio_loanio0_i[17] => loan_io_inst.I_GPIO_IN17
loanio_gpio_loanio0_i[18] => loan_io_inst.I_GPIO_IN18
loanio_gpio_loanio0_i[19] => loan_io_inst.I_GPIO_IN19
loanio_gpio_loanio0_i[20] => loan_io_inst.I_GPIO_IN20
loanio_gpio_loanio0_i[21] => loan_io_inst.I_GPIO_IN21
loanio_gpio_loanio0_i[22] => loan_io_inst.I_GPIO_IN22
loanio_gpio_loanio0_i[23] => loan_io_inst.I_GPIO_IN23
loanio_gpio_loanio0_i[24] => loan_io_inst.I_GPIO_IN24
loanio_gpio_loanio0_i[25] => loan_io_inst.I_GPIO_IN25
loanio_gpio_loanio0_i[26] => loan_io_inst.I_GPIO_IN26
loanio_gpio_loanio0_i[27] => loan_io_inst.I_GPIO_IN27
loanio_gpio_loanio0_i[28] => loan_io_inst.I_GPIO_IN28
loanio_gpio_loanio0_oe[0] <= loan_io_inst.O_GPIO_OE
loanio_gpio_loanio0_oe[1] <= loan_io_inst.O_GPIO_OE1
loanio_gpio_loanio0_oe[2] <= loan_io_inst.O_GPIO_OE2
loanio_gpio_loanio0_oe[3] <= loan_io_inst.O_GPIO_OE3
loanio_gpio_loanio0_oe[4] <= loan_io_inst.O_GPIO_OE4
loanio_gpio_loanio0_oe[5] <= loan_io_inst.O_GPIO_OE5
loanio_gpio_loanio0_oe[6] <= loan_io_inst.O_GPIO_OE6
loanio_gpio_loanio0_oe[7] <= loan_io_inst.O_GPIO_OE7
loanio_gpio_loanio0_oe[8] <= loan_io_inst.O_GPIO_OE8
loanio_gpio_loanio0_oe[9] <= loan_io_inst.O_GPIO_OE9
loanio_gpio_loanio0_oe[10] <= loan_io_inst.O_GPIO_OE10
loanio_gpio_loanio0_oe[11] <= loan_io_inst.O_GPIO_OE11
loanio_gpio_loanio0_oe[12] <= loan_io_inst.O_GPIO_OE12
loanio_gpio_loanio0_oe[13] <= loan_io_inst.O_GPIO_OE13
loanio_gpio_loanio0_oe[14] <= loan_io_inst.O_GPIO_OE14
loanio_gpio_loanio0_oe[15] <= loan_io_inst.O_GPIO_OE15
loanio_gpio_loanio0_oe[16] <= loan_io_inst.O_GPIO_OE16
loanio_gpio_loanio0_oe[17] <= loan_io_inst.O_GPIO_OE17
loanio_gpio_loanio0_oe[18] <= loan_io_inst.O_GPIO_OE18
loanio_gpio_loanio0_oe[19] <= loan_io_inst.O_GPIO_OE19
loanio_gpio_loanio0_oe[20] <= loan_io_inst.O_GPIO_OE20
loanio_gpio_loanio0_oe[21] <= loan_io_inst.O_GPIO_OE21
loanio_gpio_loanio0_oe[22] <= loan_io_inst.O_GPIO_OE22
loanio_gpio_loanio0_oe[23] <= loan_io_inst.O_GPIO_OE23
loanio_gpio_loanio0_oe[24] <= loan_io_inst.O_GPIO_OE24
loanio_gpio_loanio0_oe[25] <= loan_io_inst.O_GPIO_OE25
loanio_gpio_loanio0_oe[26] <= loan_io_inst.O_GPIO_OE26
loanio_gpio_loanio0_oe[27] <= loan_io_inst.O_GPIO_OE27
loanio_gpio_loanio0_oe[28] <= loan_io_inst.O_GPIO_OE28
loanio_gpio_loanio0_o[0] <= loan_io_inst.O_GPIO_OUT
loanio_gpio_loanio0_o[1] <= loan_io_inst.O_GPIO_OUT1
loanio_gpio_loanio0_o[2] <= loan_io_inst.O_GPIO_OUT2
loanio_gpio_loanio0_o[3] <= loan_io_inst.O_GPIO_OUT3
loanio_gpio_loanio0_o[4] <= loan_io_inst.O_GPIO_OUT4
loanio_gpio_loanio0_o[5] <= loan_io_inst.O_GPIO_OUT5
loanio_gpio_loanio0_o[6] <= loan_io_inst.O_GPIO_OUT6
loanio_gpio_loanio0_o[7] <= loan_io_inst.O_GPIO_OUT7
loanio_gpio_loanio0_o[8] <= loan_io_inst.O_GPIO_OUT8
loanio_gpio_loanio0_o[9] <= loan_io_inst.O_GPIO_OUT9
loanio_gpio_loanio0_o[10] <= loan_io_inst.O_GPIO_OUT10
loanio_gpio_loanio0_o[11] <= loan_io_inst.O_GPIO_OUT11
loanio_gpio_loanio0_o[12] <= loan_io_inst.O_GPIO_OUT12
loanio_gpio_loanio0_o[13] <= loan_io_inst.O_GPIO_OUT13
loanio_gpio_loanio0_o[14] <= loan_io_inst.O_GPIO_OUT14
loanio_gpio_loanio0_o[15] <= loan_io_inst.O_GPIO_OUT15
loanio_gpio_loanio0_o[16] <= loan_io_inst.O_GPIO_OUT16
loanio_gpio_loanio0_o[17] <= loan_io_inst.O_GPIO_OUT17
loanio_gpio_loanio0_o[18] <= loan_io_inst.O_GPIO_OUT18
loanio_gpio_loanio0_o[19] <= loan_io_inst.O_GPIO_OUT19
loanio_gpio_loanio0_o[20] <= loan_io_inst.O_GPIO_OUT20
loanio_gpio_loanio0_o[21] <= loan_io_inst.O_GPIO_OUT21
loanio_gpio_loanio0_o[22] <= loan_io_inst.O_GPIO_OUT22
loanio_gpio_loanio0_o[23] <= loan_io_inst.O_GPIO_OUT23
loanio_gpio_loanio0_o[24] <= loan_io_inst.O_GPIO_OUT24
loanio_gpio_loanio0_o[25] <= loan_io_inst.O_GPIO_OUT25
loanio_gpio_loanio0_o[26] <= loan_io_inst.O_GPIO_OUT26
loanio_gpio_loanio0_o[27] <= loan_io_inst.O_GPIO_OUT27
loanio_gpio_loanio0_o[28] <= loan_io_inst.O_GPIO_OUT28
loanio_gpio_loanio1_i[0] => loan_io_inst.I_GPIO_IN29
loanio_gpio_loanio1_i[1] => loan_io_inst.I_GPIO_IN30
loanio_gpio_loanio1_i[2] => loan_io_inst.I_GPIO_IN31
loanio_gpio_loanio1_i[3] => loan_io_inst.I_GPIO_IN32
loanio_gpio_loanio1_i[4] => loan_io_inst.I_GPIO_IN33
loanio_gpio_loanio1_i[5] => loan_io_inst.I_GPIO_IN34
loanio_gpio_loanio1_i[6] => loan_io_inst.I_GPIO_IN35
loanio_gpio_loanio1_i[7] => loan_io_inst.I_GPIO_IN36
loanio_gpio_loanio1_i[8] => loan_io_inst.I_GPIO_IN37
loanio_gpio_loanio1_i[9] => loan_io_inst.I_GPIO_IN38
loanio_gpio_loanio1_i[10] => loan_io_inst.I_GPIO_IN39
loanio_gpio_loanio1_i[11] => loan_io_inst.I_GPIO_IN40
loanio_gpio_loanio1_i[12] => loan_io_inst.I_GPIO_IN41
loanio_gpio_loanio1_i[13] => loan_io_inst.I_GPIO_IN42
loanio_gpio_loanio1_i[14] => loan_io_inst.I_GPIO_IN43
loanio_gpio_loanio1_i[15] => loan_io_inst.I_GPIO_IN44
loanio_gpio_loanio1_i[16] => loan_io_inst.I_GPIO_IN45
loanio_gpio_loanio1_i[17] => loan_io_inst.I_GPIO_IN46
loanio_gpio_loanio1_i[18] => loan_io_inst.I_GPIO_IN47
loanio_gpio_loanio1_i[19] => loan_io_inst.I_GPIO_IN48
loanio_gpio_loanio1_i[20] => loan_io_inst.I_GPIO_IN49
loanio_gpio_loanio1_i[21] => loan_io_inst.I_GPIO_IN50
loanio_gpio_loanio1_i[22] => loan_io_inst.I_GPIO_IN51
loanio_gpio_loanio1_i[23] => loan_io_inst.I_GPIO_IN52
loanio_gpio_loanio1_i[24] => loan_io_inst.I_GPIO_IN53
loanio_gpio_loanio1_i[25] => loan_io_inst.I_GPIO_IN54
loanio_gpio_loanio1_i[26] => loan_io_inst.I_GPIO_IN55
loanio_gpio_loanio1_i[27] => loan_io_inst.I_GPIO_IN56
loanio_gpio_loanio1_i[28] => loan_io_inst.I_GPIO_IN57
loanio_gpio_loanio1_oe[0] <= loan_io_inst.O_GPIO_OE29
loanio_gpio_loanio1_oe[1] <= loan_io_inst.O_GPIO_OE30
loanio_gpio_loanio1_oe[2] <= loan_io_inst.O_GPIO_OE31
loanio_gpio_loanio1_oe[3] <= loan_io_inst.O_GPIO_OE32
loanio_gpio_loanio1_oe[4] <= loan_io_inst.O_GPIO_OE33
loanio_gpio_loanio1_oe[5] <= loan_io_inst.O_GPIO_OE34
loanio_gpio_loanio1_oe[6] <= loan_io_inst.O_GPIO_OE35
loanio_gpio_loanio1_oe[7] <= loan_io_inst.O_GPIO_OE36
loanio_gpio_loanio1_oe[8] <= loan_io_inst.O_GPIO_OE37
loanio_gpio_loanio1_oe[9] <= loan_io_inst.O_GPIO_OE38
loanio_gpio_loanio1_oe[10] <= loan_io_inst.O_GPIO_OE39
loanio_gpio_loanio1_oe[11] <= loan_io_inst.O_GPIO_OE40
loanio_gpio_loanio1_oe[12] <= loan_io_inst.O_GPIO_OE41
loanio_gpio_loanio1_oe[13] <= loan_io_inst.O_GPIO_OE42
loanio_gpio_loanio1_oe[14] <= loan_io_inst.O_GPIO_OE43
loanio_gpio_loanio1_oe[15] <= loan_io_inst.O_GPIO_OE44
loanio_gpio_loanio1_oe[16] <= loan_io_inst.O_GPIO_OE45
loanio_gpio_loanio1_oe[17] <= loan_io_inst.O_GPIO_OE46
loanio_gpio_loanio1_oe[18] <= loan_io_inst.O_GPIO_OE47
loanio_gpio_loanio1_oe[19] <= loan_io_inst.O_GPIO_OE48
loanio_gpio_loanio1_oe[20] <= loan_io_inst.O_GPIO_OE49
loanio_gpio_loanio1_oe[21] <= loan_io_inst.O_GPIO_OE50
loanio_gpio_loanio1_oe[22] <= loan_io_inst.O_GPIO_OE51
loanio_gpio_loanio1_oe[23] <= loan_io_inst.O_GPIO_OE52
loanio_gpio_loanio1_oe[24] <= loan_io_inst.O_GPIO_OE53
loanio_gpio_loanio1_oe[25] <= loan_io_inst.O_GPIO_OE54
loanio_gpio_loanio1_oe[26] <= loan_io_inst.O_GPIO_OE55
loanio_gpio_loanio1_oe[27] <= loan_io_inst.O_GPIO_OE56
loanio_gpio_loanio1_oe[28] <= loan_io_inst.O_GPIO_OE57
loanio_gpio_loanio1_o[0] <= loan_io_inst.O_GPIO_OUT29
loanio_gpio_loanio1_o[1] <= loan_io_inst.O_GPIO_OUT30
loanio_gpio_loanio1_o[2] <= loan_io_inst.O_GPIO_OUT31
loanio_gpio_loanio1_o[3] <= loan_io_inst.O_GPIO_OUT32
loanio_gpio_loanio1_o[4] <= loan_io_inst.O_GPIO_OUT33
loanio_gpio_loanio1_o[5] <= loan_io_inst.O_GPIO_OUT34
loanio_gpio_loanio1_o[6] <= loan_io_inst.O_GPIO_OUT35
loanio_gpio_loanio1_o[7] <= loan_io_inst.O_GPIO_OUT36
loanio_gpio_loanio1_o[8] <= loan_io_inst.O_GPIO_OUT37
loanio_gpio_loanio1_o[9] <= loan_io_inst.O_GPIO_OUT38
loanio_gpio_loanio1_o[10] <= loan_io_inst.O_GPIO_OUT39
loanio_gpio_loanio1_o[11] <= loan_io_inst.O_GPIO_OUT40
loanio_gpio_loanio1_o[12] <= loan_io_inst.O_GPIO_OUT41
loanio_gpio_loanio1_o[13] <= loan_io_inst.O_GPIO_OUT42
loanio_gpio_loanio1_o[14] <= loan_io_inst.O_GPIO_OUT43
loanio_gpio_loanio1_o[15] <= loan_io_inst.O_GPIO_OUT44
loanio_gpio_loanio1_o[16] <= loan_io_inst.O_GPIO_OUT45
loanio_gpio_loanio1_o[17] <= loan_io_inst.O_GPIO_OUT46
loanio_gpio_loanio1_o[18] <= loan_io_inst.O_GPIO_OUT47
loanio_gpio_loanio1_o[19] <= loan_io_inst.O_GPIO_OUT48
loanio_gpio_loanio1_o[20] <= loan_io_inst.O_GPIO_OUT49
loanio_gpio_loanio1_o[21] <= loan_io_inst.O_GPIO_OUT50
loanio_gpio_loanio1_o[22] <= loan_io_inst.O_GPIO_OUT51
loanio_gpio_loanio1_o[23] <= loan_io_inst.O_GPIO_OUT52
loanio_gpio_loanio1_o[24] <= loan_io_inst.O_GPIO_OUT53
loanio_gpio_loanio1_o[25] <= loan_io_inst.O_GPIO_OUT54
loanio_gpio_loanio1_o[26] <= loan_io_inst.O_GPIO_OUT55
loanio_gpio_loanio1_o[27] <= loan_io_inst.O_GPIO_OUT56
loanio_gpio_loanio1_o[28] <= loan_io_inst.O_GPIO_OUT57
loanio_gpio_loanio2_i[0] => loan_io_inst.I_GPIO_IN58
loanio_gpio_loanio2_i[1] => loan_io_inst.I_GPIO_IN59
loanio_gpio_loanio2_i[2] => loan_io_inst.I_GPIO_IN60
loanio_gpio_loanio2_i[3] => loan_io_inst.I_GPIO_IN61
loanio_gpio_loanio2_i[4] => loan_io_inst.I_GPIO_IN62
loanio_gpio_loanio2_i[5] => loan_io_inst.I_GPIO_IN63
loanio_gpio_loanio2_i[6] => loan_io_inst.I_GPIO_IN64
loanio_gpio_loanio2_i[7] => loan_io_inst.I_GPIO_IN65
loanio_gpio_loanio2_i[8] => loan_io_inst.I_GPIO_IN66
loanio_gpio_loanio2_oe[0] <= loan_io_inst.O_GPIO_OE58
loanio_gpio_loanio2_oe[1] <= loan_io_inst.O_GPIO_OE59
loanio_gpio_loanio2_oe[2] <= loan_io_inst.O_GPIO_OE60
loanio_gpio_loanio2_oe[3] <= loan_io_inst.O_GPIO_OE61
loanio_gpio_loanio2_oe[4] <= loan_io_inst.O_GPIO_OE62
loanio_gpio_loanio2_oe[5] <= loan_io_inst.O_GPIO_OE63
loanio_gpio_loanio2_oe[6] <= loan_io_inst.O_GPIO_OE64
loanio_gpio_loanio2_oe[7] <= loan_io_inst.O_GPIO_OE65
loanio_gpio_loanio2_oe[8] <= loan_io_inst.O_GPIO_OE66
loanio_gpio_loanio2_o[0] <= loan_io_inst.O_GPIO_OUT58
loanio_gpio_loanio2_o[1] <= loan_io_inst.O_GPIO_OUT59
loanio_gpio_loanio2_o[2] <= loan_io_inst.O_GPIO_OUT60
loanio_gpio_loanio2_o[3] <= loan_io_inst.O_GPIO_OUT61
loanio_gpio_loanio2_o[4] <= loan_io_inst.O_GPIO_OUT62
loanio_gpio_loanio2_o[5] <= loan_io_inst.O_GPIO_OUT63
loanio_gpio_loanio2_o[6] <= loan_io_inst.O_GPIO_OUT64
loanio_gpio_loanio2_o[7] <= loan_io_inst.O_GPIO_OUT65
loanio_gpio_loanio2_o[8] <= loan_io_inst.O_GPIO_OUT66
h2f_rst_n[0] <= clocks_resets.O_H2F_RST_N
f2h_axi_clk[0] => fpga2hps.I_CLK
f2h_AWID[0] => fpga2hps.I_AWID
f2h_AWID[1] => fpga2hps.I_AWID1
f2h_AWID[2] => fpga2hps.I_AWID2
f2h_AWID[3] => fpga2hps.I_AWID3
f2h_AWID[4] => fpga2hps.I_AWID4
f2h_AWID[5] => fpga2hps.I_AWID5
f2h_AWID[6] => fpga2hps.I_AWID6
f2h_AWID[7] => fpga2hps.I_AWID7
f2h_AWADDR[0] => fpga2hps.I_AWADDR
f2h_AWADDR[1] => fpga2hps.I_AWADDR1
f2h_AWADDR[2] => fpga2hps.I_AWADDR2
f2h_AWADDR[3] => fpga2hps.I_AWADDR3
f2h_AWADDR[4] => fpga2hps.I_AWADDR4
f2h_AWADDR[5] => fpga2hps.I_AWADDR5
f2h_AWADDR[6] => fpga2hps.I_AWADDR6
f2h_AWADDR[7] => fpga2hps.I_AWADDR7
f2h_AWADDR[8] => fpga2hps.I_AWADDR8
f2h_AWADDR[9] => fpga2hps.I_AWADDR9
f2h_AWADDR[10] => fpga2hps.I_AWADDR10
f2h_AWADDR[11] => fpga2hps.I_AWADDR11
f2h_AWADDR[12] => fpga2hps.I_AWADDR12
f2h_AWADDR[13] => fpga2hps.I_AWADDR13
f2h_AWADDR[14] => fpga2hps.I_AWADDR14
f2h_AWADDR[15] => fpga2hps.I_AWADDR15
f2h_AWADDR[16] => fpga2hps.I_AWADDR16
f2h_AWADDR[17] => fpga2hps.I_AWADDR17
f2h_AWADDR[18] => fpga2hps.I_AWADDR18
f2h_AWADDR[19] => fpga2hps.I_AWADDR19
f2h_AWADDR[20] => fpga2hps.I_AWADDR20
f2h_AWADDR[21] => fpga2hps.I_AWADDR21
f2h_AWADDR[22] => fpga2hps.I_AWADDR22
f2h_AWADDR[23] => fpga2hps.I_AWADDR23
f2h_AWADDR[24] => fpga2hps.I_AWADDR24
f2h_AWADDR[25] => fpga2hps.I_AWADDR25
f2h_AWADDR[26] => fpga2hps.I_AWADDR26
f2h_AWADDR[27] => fpga2hps.I_AWADDR27
f2h_AWADDR[28] => fpga2hps.I_AWADDR28
f2h_AWADDR[29] => fpga2hps.I_AWADDR29
f2h_AWADDR[30] => fpga2hps.I_AWADDR30
f2h_AWADDR[31] => fpga2hps.I_AWADDR31
f2h_AWLEN[0] => fpga2hps.I_AWLEN
f2h_AWLEN[1] => fpga2hps.I_AWLEN1
f2h_AWLEN[2] => fpga2hps.I_AWLEN2
f2h_AWLEN[3] => fpga2hps.I_AWLEN3
f2h_AWSIZE[0] => fpga2hps.I_AWSIZE
f2h_AWSIZE[1] => fpga2hps.I_AWSIZE1
f2h_AWSIZE[2] => fpga2hps.I_AWSIZE2
f2h_AWBURST[0] => fpga2hps.I_AWBURST
f2h_AWBURST[1] => fpga2hps.I_AWBURST1
f2h_AWLOCK[0] => fpga2hps.I_AWLOCK
f2h_AWLOCK[1] => fpga2hps.I_AWLOCK1
f2h_AWCACHE[0] => fpga2hps.I_AWCACHE
f2h_AWCACHE[1] => fpga2hps.I_AWCACHE1
f2h_AWCACHE[2] => fpga2hps.I_AWCACHE2
f2h_AWCACHE[3] => fpga2hps.I_AWCACHE3
f2h_AWPROT[0] => fpga2hps.I_AWPROT
f2h_AWPROT[1] => fpga2hps.I_AWPROT1
f2h_AWPROT[2] => fpga2hps.I_AWPROT2
f2h_AWVALID[0] => fpga2hps.I_AWVALID
f2h_AWREADY[0] <= fpga2hps.O_AWREADY
f2h_AWUSER[0] => fpga2hps.I_AWUSER
f2h_AWUSER[1] => fpga2hps.I_AWUSER1
f2h_AWUSER[2] => fpga2hps.I_AWUSER2
f2h_AWUSER[3] => fpga2hps.I_AWUSER3
f2h_AWUSER[4] => fpga2hps.I_AWUSER4
f2h_WID[0] => fpga2hps.I_WID
f2h_WID[1] => fpga2hps.I_WID1
f2h_WID[2] => fpga2hps.I_WID2
f2h_WID[3] => fpga2hps.I_WID3
f2h_WID[4] => fpga2hps.I_WID4
f2h_WID[5] => fpga2hps.I_WID5
f2h_WID[6] => fpga2hps.I_WID6
f2h_WID[7] => fpga2hps.I_WID7
f2h_WDATA[0] => fpga2hps.I_WDATA
f2h_WDATA[1] => fpga2hps.I_WDATA1
f2h_WDATA[2] => fpga2hps.I_WDATA2
f2h_WDATA[3] => fpga2hps.I_WDATA3
f2h_WDATA[4] => fpga2hps.I_WDATA4
f2h_WDATA[5] => fpga2hps.I_WDATA5
f2h_WDATA[6] => fpga2hps.I_WDATA6
f2h_WDATA[7] => fpga2hps.I_WDATA7
f2h_WDATA[8] => fpga2hps.I_WDATA8
f2h_WDATA[9] => fpga2hps.I_WDATA9
f2h_WDATA[10] => fpga2hps.I_WDATA10
f2h_WDATA[11] => fpga2hps.I_WDATA11
f2h_WDATA[12] => fpga2hps.I_WDATA12
f2h_WDATA[13] => fpga2hps.I_WDATA13
f2h_WDATA[14] => fpga2hps.I_WDATA14
f2h_WDATA[15] => fpga2hps.I_WDATA15
f2h_WDATA[16] => fpga2hps.I_WDATA16
f2h_WDATA[17] => fpga2hps.I_WDATA17
f2h_WDATA[18] => fpga2hps.I_WDATA18
f2h_WDATA[19] => fpga2hps.I_WDATA19
f2h_WDATA[20] => fpga2hps.I_WDATA20
f2h_WDATA[21] => fpga2hps.I_WDATA21
f2h_WDATA[22] => fpga2hps.I_WDATA22
f2h_WDATA[23] => fpga2hps.I_WDATA23
f2h_WDATA[24] => fpga2hps.I_WDATA24
f2h_WDATA[25] => fpga2hps.I_WDATA25
f2h_WDATA[26] => fpga2hps.I_WDATA26
f2h_WDATA[27] => fpga2hps.I_WDATA27
f2h_WDATA[28] => fpga2hps.I_WDATA28
f2h_WDATA[29] => fpga2hps.I_WDATA29
f2h_WDATA[30] => fpga2hps.I_WDATA30
f2h_WDATA[31] => fpga2hps.I_WDATA31
f2h_WDATA[32] => fpga2hps.I_WDATA32
f2h_WDATA[33] => fpga2hps.I_WDATA33
f2h_WDATA[34] => fpga2hps.I_WDATA34
f2h_WDATA[35] => fpga2hps.I_WDATA35
f2h_WDATA[36] => fpga2hps.I_WDATA36
f2h_WDATA[37] => fpga2hps.I_WDATA37
f2h_WDATA[38] => fpga2hps.I_WDATA38
f2h_WDATA[39] => fpga2hps.I_WDATA39
f2h_WDATA[40] => fpga2hps.I_WDATA40
f2h_WDATA[41] => fpga2hps.I_WDATA41
f2h_WDATA[42] => fpga2hps.I_WDATA42
f2h_WDATA[43] => fpga2hps.I_WDATA43
f2h_WDATA[44] => fpga2hps.I_WDATA44
f2h_WDATA[45] => fpga2hps.I_WDATA45
f2h_WDATA[46] => fpga2hps.I_WDATA46
f2h_WDATA[47] => fpga2hps.I_WDATA47
f2h_WDATA[48] => fpga2hps.I_WDATA48
f2h_WDATA[49] => fpga2hps.I_WDATA49
f2h_WDATA[50] => fpga2hps.I_WDATA50
f2h_WDATA[51] => fpga2hps.I_WDATA51
f2h_WDATA[52] => fpga2hps.I_WDATA52
f2h_WDATA[53] => fpga2hps.I_WDATA53
f2h_WDATA[54] => fpga2hps.I_WDATA54
f2h_WDATA[55] => fpga2hps.I_WDATA55
f2h_WDATA[56] => fpga2hps.I_WDATA56
f2h_WDATA[57] => fpga2hps.I_WDATA57
f2h_WDATA[58] => fpga2hps.I_WDATA58
f2h_WDATA[59] => fpga2hps.I_WDATA59
f2h_WDATA[60] => fpga2hps.I_WDATA60
f2h_WDATA[61] => fpga2hps.I_WDATA61
f2h_WDATA[62] => fpga2hps.I_WDATA62
f2h_WDATA[63] => fpga2hps.I_WDATA63
f2h_WSTRB[0] => fpga2hps.I_WSTRB
f2h_WSTRB[1] => fpga2hps.I_WSTRB1
f2h_WSTRB[2] => fpga2hps.I_WSTRB2
f2h_WSTRB[3] => fpga2hps.I_WSTRB3
f2h_WSTRB[4] => fpga2hps.I_WSTRB4
f2h_WSTRB[5] => fpga2hps.I_WSTRB5
f2h_WSTRB[6] => fpga2hps.I_WSTRB6
f2h_WSTRB[7] => fpga2hps.I_WSTRB7
f2h_WLAST[0] => fpga2hps.I_WLAST
f2h_WVALID[0] => fpga2hps.I_WVALID
f2h_WREADY[0] <= fpga2hps.O_WREADY
f2h_BID[0] <= fpga2hps.O_BID
f2h_BID[1] <= fpga2hps.O_BID1
f2h_BID[2] <= fpga2hps.O_BID2
f2h_BID[3] <= fpga2hps.O_BID3
f2h_BID[4] <= fpga2hps.O_BID4
f2h_BID[5] <= fpga2hps.O_BID5
f2h_BID[6] <= fpga2hps.O_BID6
f2h_BID[7] <= fpga2hps.O_BID7
f2h_BRESP[0] <= fpga2hps.O_BRESP
f2h_BRESP[1] <= fpga2hps.O_BRESP1
f2h_BVALID[0] <= fpga2hps.O_BVALID
f2h_BREADY[0] => fpga2hps.I_BREADY
f2h_ARID[0] => fpga2hps.I_ARID
f2h_ARID[1] => fpga2hps.I_ARID1
f2h_ARID[2] => fpga2hps.I_ARID2
f2h_ARID[3] => fpga2hps.I_ARID3
f2h_ARID[4] => fpga2hps.I_ARID4
f2h_ARID[5] => fpga2hps.I_ARID5
f2h_ARID[6] => fpga2hps.I_ARID6
f2h_ARID[7] => fpga2hps.I_ARID7
f2h_ARADDR[0] => fpga2hps.I_ARADDR
f2h_ARADDR[1] => fpga2hps.I_ARADDR1
f2h_ARADDR[2] => fpga2hps.I_ARADDR2
f2h_ARADDR[3] => fpga2hps.I_ARADDR3
f2h_ARADDR[4] => fpga2hps.I_ARADDR4
f2h_ARADDR[5] => fpga2hps.I_ARADDR5
f2h_ARADDR[6] => fpga2hps.I_ARADDR6
f2h_ARADDR[7] => fpga2hps.I_ARADDR7
f2h_ARADDR[8] => fpga2hps.I_ARADDR8
f2h_ARADDR[9] => fpga2hps.I_ARADDR9
f2h_ARADDR[10] => fpga2hps.I_ARADDR10
f2h_ARADDR[11] => fpga2hps.I_ARADDR11
f2h_ARADDR[12] => fpga2hps.I_ARADDR12
f2h_ARADDR[13] => fpga2hps.I_ARADDR13
f2h_ARADDR[14] => fpga2hps.I_ARADDR14
f2h_ARADDR[15] => fpga2hps.I_ARADDR15
f2h_ARADDR[16] => fpga2hps.I_ARADDR16
f2h_ARADDR[17] => fpga2hps.I_ARADDR17
f2h_ARADDR[18] => fpga2hps.I_ARADDR18
f2h_ARADDR[19] => fpga2hps.I_ARADDR19
f2h_ARADDR[20] => fpga2hps.I_ARADDR20
f2h_ARADDR[21] => fpga2hps.I_ARADDR21
f2h_ARADDR[22] => fpga2hps.I_ARADDR22
f2h_ARADDR[23] => fpga2hps.I_ARADDR23
f2h_ARADDR[24] => fpga2hps.I_ARADDR24
f2h_ARADDR[25] => fpga2hps.I_ARADDR25
f2h_ARADDR[26] => fpga2hps.I_ARADDR26
f2h_ARADDR[27] => fpga2hps.I_ARADDR27
f2h_ARADDR[28] => fpga2hps.I_ARADDR28
f2h_ARADDR[29] => fpga2hps.I_ARADDR29
f2h_ARADDR[30] => fpga2hps.I_ARADDR30
f2h_ARADDR[31] => fpga2hps.I_ARADDR31
f2h_ARLEN[0] => fpga2hps.I_ARLEN
f2h_ARLEN[1] => fpga2hps.I_ARLEN1
f2h_ARLEN[2] => fpga2hps.I_ARLEN2
f2h_ARLEN[3] => fpga2hps.I_ARLEN3
f2h_ARSIZE[0] => fpga2hps.I_ARSIZE
f2h_ARSIZE[1] => fpga2hps.I_ARSIZE1
f2h_ARSIZE[2] => fpga2hps.I_ARSIZE2
f2h_ARBURST[0] => fpga2hps.I_ARBURST
f2h_ARBURST[1] => fpga2hps.I_ARBURST1
f2h_ARLOCK[0] => fpga2hps.I_ARLOCK
f2h_ARLOCK[1] => fpga2hps.I_ARLOCK1
f2h_ARCACHE[0] => fpga2hps.I_ARCACHE
f2h_ARCACHE[1] => fpga2hps.I_ARCACHE1
f2h_ARCACHE[2] => fpga2hps.I_ARCACHE2
f2h_ARCACHE[3] => fpga2hps.I_ARCACHE3
f2h_ARPROT[0] => fpga2hps.I_ARPROT
f2h_ARPROT[1] => fpga2hps.I_ARPROT1
f2h_ARPROT[2] => fpga2hps.I_ARPROT2
f2h_ARVALID[0] => fpga2hps.I_ARVALID
f2h_ARREADY[0] <= fpga2hps.O_ARREADY
f2h_ARUSER[0] => fpga2hps.I_ARUSER
f2h_ARUSER[1] => fpga2hps.I_ARUSER1
f2h_ARUSER[2] => fpga2hps.I_ARUSER2
f2h_ARUSER[3] => fpga2hps.I_ARUSER3
f2h_ARUSER[4] => fpga2hps.I_ARUSER4
f2h_RID[0] <= fpga2hps.O_RID
f2h_RID[1] <= fpga2hps.O_RID1
f2h_RID[2] <= fpga2hps.O_RID2
f2h_RID[3] <= fpga2hps.O_RID3
f2h_RID[4] <= fpga2hps.O_RID4
f2h_RID[5] <= fpga2hps.O_RID5
f2h_RID[6] <= fpga2hps.O_RID6
f2h_RID[7] <= fpga2hps.O_RID7
f2h_RDATA[0] <= fpga2hps.O_RDATA
f2h_RDATA[1] <= fpga2hps.O_RDATA1
f2h_RDATA[2] <= fpga2hps.O_RDATA2
f2h_RDATA[3] <= fpga2hps.O_RDATA3
f2h_RDATA[4] <= fpga2hps.O_RDATA4
f2h_RDATA[5] <= fpga2hps.O_RDATA5
f2h_RDATA[6] <= fpga2hps.O_RDATA6
f2h_RDATA[7] <= fpga2hps.O_RDATA7
f2h_RDATA[8] <= fpga2hps.O_RDATA8
f2h_RDATA[9] <= fpga2hps.O_RDATA9
f2h_RDATA[10] <= fpga2hps.O_RDATA10
f2h_RDATA[11] <= fpga2hps.O_RDATA11
f2h_RDATA[12] <= fpga2hps.O_RDATA12
f2h_RDATA[13] <= fpga2hps.O_RDATA13
f2h_RDATA[14] <= fpga2hps.O_RDATA14
f2h_RDATA[15] <= fpga2hps.O_RDATA15
f2h_RDATA[16] <= fpga2hps.O_RDATA16
f2h_RDATA[17] <= fpga2hps.O_RDATA17
f2h_RDATA[18] <= fpga2hps.O_RDATA18
f2h_RDATA[19] <= fpga2hps.O_RDATA19
f2h_RDATA[20] <= fpga2hps.O_RDATA20
f2h_RDATA[21] <= fpga2hps.O_RDATA21
f2h_RDATA[22] <= fpga2hps.O_RDATA22
f2h_RDATA[23] <= fpga2hps.O_RDATA23
f2h_RDATA[24] <= fpga2hps.O_RDATA24
f2h_RDATA[25] <= fpga2hps.O_RDATA25
f2h_RDATA[26] <= fpga2hps.O_RDATA26
f2h_RDATA[27] <= fpga2hps.O_RDATA27
f2h_RDATA[28] <= fpga2hps.O_RDATA28
f2h_RDATA[29] <= fpga2hps.O_RDATA29
f2h_RDATA[30] <= fpga2hps.O_RDATA30
f2h_RDATA[31] <= fpga2hps.O_RDATA31
f2h_RDATA[32] <= fpga2hps.O_RDATA32
f2h_RDATA[33] <= fpga2hps.O_RDATA33
f2h_RDATA[34] <= fpga2hps.O_RDATA34
f2h_RDATA[35] <= fpga2hps.O_RDATA35
f2h_RDATA[36] <= fpga2hps.O_RDATA36
f2h_RDATA[37] <= fpga2hps.O_RDATA37
f2h_RDATA[38] <= fpga2hps.O_RDATA38
f2h_RDATA[39] <= fpga2hps.O_RDATA39
f2h_RDATA[40] <= fpga2hps.O_RDATA40
f2h_RDATA[41] <= fpga2hps.O_RDATA41
f2h_RDATA[42] <= fpga2hps.O_RDATA42
f2h_RDATA[43] <= fpga2hps.O_RDATA43
f2h_RDATA[44] <= fpga2hps.O_RDATA44
f2h_RDATA[45] <= fpga2hps.O_RDATA45
f2h_RDATA[46] <= fpga2hps.O_RDATA46
f2h_RDATA[47] <= fpga2hps.O_RDATA47
f2h_RDATA[48] <= fpga2hps.O_RDATA48
f2h_RDATA[49] <= fpga2hps.O_RDATA49
f2h_RDATA[50] <= fpga2hps.O_RDATA50
f2h_RDATA[51] <= fpga2hps.O_RDATA51
f2h_RDATA[52] <= fpga2hps.O_RDATA52
f2h_RDATA[53] <= fpga2hps.O_RDATA53
f2h_RDATA[54] <= fpga2hps.O_RDATA54
f2h_RDATA[55] <= fpga2hps.O_RDATA55
f2h_RDATA[56] <= fpga2hps.O_RDATA56
f2h_RDATA[57] <= fpga2hps.O_RDATA57
f2h_RDATA[58] <= fpga2hps.O_RDATA58
f2h_RDATA[59] <= fpga2hps.O_RDATA59
f2h_RDATA[60] <= fpga2hps.O_RDATA60
f2h_RDATA[61] <= fpga2hps.O_RDATA61
f2h_RDATA[62] <= fpga2hps.O_RDATA62
f2h_RDATA[63] <= fpga2hps.O_RDATA63
f2h_RRESP[0] <= fpga2hps.O_RRESP
f2h_RRESP[1] <= fpga2hps.O_RRESP1
f2h_RLAST[0] <= fpga2hps.O_RLAST
f2h_RVALID[0] <= fpga2hps.O_RVALID
f2h_RREADY[0] => fpga2hps.I_RREADY
h2f_lw_axi_clk[0] => hps2fpga_light_weight.I_CLK
h2f_lw_AWID[0] <= hps2fpga_light_weight.O_AWID
h2f_lw_AWID[1] <= hps2fpga_light_weight.O_AWID1
h2f_lw_AWID[2] <= hps2fpga_light_weight.O_AWID2
h2f_lw_AWID[3] <= hps2fpga_light_weight.O_AWID3
h2f_lw_AWID[4] <= hps2fpga_light_weight.O_AWID4
h2f_lw_AWID[5] <= hps2fpga_light_weight.O_AWID5
h2f_lw_AWID[6] <= hps2fpga_light_weight.O_AWID6
h2f_lw_AWID[7] <= hps2fpga_light_weight.O_AWID7
h2f_lw_AWID[8] <= hps2fpga_light_weight.O_AWID8
h2f_lw_AWID[9] <= hps2fpga_light_weight.O_AWID9
h2f_lw_AWID[10] <= hps2fpga_light_weight.O_AWID10
h2f_lw_AWID[11] <= hps2fpga_light_weight.O_AWID11
h2f_lw_AWADDR[0] <= hps2fpga_light_weight.O_AWADDR
h2f_lw_AWADDR[1] <= hps2fpga_light_weight.O_AWADDR1
h2f_lw_AWADDR[2] <= hps2fpga_light_weight.O_AWADDR2
h2f_lw_AWADDR[3] <= hps2fpga_light_weight.O_AWADDR3
h2f_lw_AWADDR[4] <= hps2fpga_light_weight.O_AWADDR4
h2f_lw_AWADDR[5] <= hps2fpga_light_weight.O_AWADDR5
h2f_lw_AWADDR[6] <= hps2fpga_light_weight.O_AWADDR6
h2f_lw_AWADDR[7] <= hps2fpga_light_weight.O_AWADDR7
h2f_lw_AWADDR[8] <= hps2fpga_light_weight.O_AWADDR8
h2f_lw_AWADDR[9] <= hps2fpga_light_weight.O_AWADDR9
h2f_lw_AWADDR[10] <= hps2fpga_light_weight.O_AWADDR10
h2f_lw_AWADDR[11] <= hps2fpga_light_weight.O_AWADDR11
h2f_lw_AWADDR[12] <= hps2fpga_light_weight.O_AWADDR12
h2f_lw_AWADDR[13] <= hps2fpga_light_weight.O_AWADDR13
h2f_lw_AWADDR[14] <= hps2fpga_light_weight.O_AWADDR14
h2f_lw_AWADDR[15] <= hps2fpga_light_weight.O_AWADDR15
h2f_lw_AWADDR[16] <= hps2fpga_light_weight.O_AWADDR16
h2f_lw_AWADDR[17] <= hps2fpga_light_weight.O_AWADDR17
h2f_lw_AWADDR[18] <= hps2fpga_light_weight.O_AWADDR18
h2f_lw_AWADDR[19] <= hps2fpga_light_weight.O_AWADDR19
h2f_lw_AWADDR[20] <= hps2fpga_light_weight.O_AWADDR20
h2f_lw_AWLEN[0] <= hps2fpga_light_weight.O_AWLEN
h2f_lw_AWLEN[1] <= hps2fpga_light_weight.O_AWLEN1
h2f_lw_AWLEN[2] <= hps2fpga_light_weight.O_AWLEN2
h2f_lw_AWLEN[3] <= hps2fpga_light_weight.O_AWLEN3
h2f_lw_AWSIZE[0] <= hps2fpga_light_weight.O_AWSIZE
h2f_lw_AWSIZE[1] <= hps2fpga_light_weight.O_AWSIZE1
h2f_lw_AWSIZE[2] <= hps2fpga_light_weight.O_AWSIZE2
h2f_lw_AWBURST[0] <= hps2fpga_light_weight.O_AWBURST
h2f_lw_AWBURST[1] <= hps2fpga_light_weight.O_AWBURST1
h2f_lw_AWLOCK[0] <= hps2fpga_light_weight.O_AWLOCK
h2f_lw_AWLOCK[1] <= hps2fpga_light_weight.O_AWLOCK1
h2f_lw_AWCACHE[0] <= hps2fpga_light_weight.O_AWCACHE
h2f_lw_AWCACHE[1] <= hps2fpga_light_weight.O_AWCACHE1
h2f_lw_AWCACHE[2] <= hps2fpga_light_weight.O_AWCACHE2
h2f_lw_AWCACHE[3] <= hps2fpga_light_weight.O_AWCACHE3
h2f_lw_AWPROT[0] <= hps2fpga_light_weight.O_AWPROT
h2f_lw_AWPROT[1] <= hps2fpga_light_weight.O_AWPROT1
h2f_lw_AWPROT[2] <= hps2fpga_light_weight.O_AWPROT2
h2f_lw_AWVALID[0] <= hps2fpga_light_weight.O_AWVALID
h2f_lw_AWREADY[0] => hps2fpga_light_weight.I_AWREADY
h2f_lw_WID[0] <= hps2fpga_light_weight.O_WID
h2f_lw_WID[1] <= hps2fpga_light_weight.O_WID1
h2f_lw_WID[2] <= hps2fpga_light_weight.O_WID2
h2f_lw_WID[3] <= hps2fpga_light_weight.O_WID3
h2f_lw_WID[4] <= hps2fpga_light_weight.O_WID4
h2f_lw_WID[5] <= hps2fpga_light_weight.O_WID5
h2f_lw_WID[6] <= hps2fpga_light_weight.O_WID6
h2f_lw_WID[7] <= hps2fpga_light_weight.O_WID7
h2f_lw_WID[8] <= hps2fpga_light_weight.O_WID8
h2f_lw_WID[9] <= hps2fpga_light_weight.O_WID9
h2f_lw_WID[10] <= hps2fpga_light_weight.O_WID10
h2f_lw_WID[11] <= hps2fpga_light_weight.O_WID11
h2f_lw_WDATA[0] <= hps2fpga_light_weight.O_WDATA
h2f_lw_WDATA[1] <= hps2fpga_light_weight.O_WDATA1
h2f_lw_WDATA[2] <= hps2fpga_light_weight.O_WDATA2
h2f_lw_WDATA[3] <= hps2fpga_light_weight.O_WDATA3
h2f_lw_WDATA[4] <= hps2fpga_light_weight.O_WDATA4
h2f_lw_WDATA[5] <= hps2fpga_light_weight.O_WDATA5
h2f_lw_WDATA[6] <= hps2fpga_light_weight.O_WDATA6
h2f_lw_WDATA[7] <= hps2fpga_light_weight.O_WDATA7
h2f_lw_WDATA[8] <= hps2fpga_light_weight.O_WDATA8
h2f_lw_WDATA[9] <= hps2fpga_light_weight.O_WDATA9
h2f_lw_WDATA[10] <= hps2fpga_light_weight.O_WDATA10
h2f_lw_WDATA[11] <= hps2fpga_light_weight.O_WDATA11
h2f_lw_WDATA[12] <= hps2fpga_light_weight.O_WDATA12
h2f_lw_WDATA[13] <= hps2fpga_light_weight.O_WDATA13
h2f_lw_WDATA[14] <= hps2fpga_light_weight.O_WDATA14
h2f_lw_WDATA[15] <= hps2fpga_light_weight.O_WDATA15
h2f_lw_WDATA[16] <= hps2fpga_light_weight.O_WDATA16
h2f_lw_WDATA[17] <= hps2fpga_light_weight.O_WDATA17
h2f_lw_WDATA[18] <= hps2fpga_light_weight.O_WDATA18
h2f_lw_WDATA[19] <= hps2fpga_light_weight.O_WDATA19
h2f_lw_WDATA[20] <= hps2fpga_light_weight.O_WDATA20
h2f_lw_WDATA[21] <= hps2fpga_light_weight.O_WDATA21
h2f_lw_WDATA[22] <= hps2fpga_light_weight.O_WDATA22
h2f_lw_WDATA[23] <= hps2fpga_light_weight.O_WDATA23
h2f_lw_WDATA[24] <= hps2fpga_light_weight.O_WDATA24
h2f_lw_WDATA[25] <= hps2fpga_light_weight.O_WDATA25
h2f_lw_WDATA[26] <= hps2fpga_light_weight.O_WDATA26
h2f_lw_WDATA[27] <= hps2fpga_light_weight.O_WDATA27
h2f_lw_WDATA[28] <= hps2fpga_light_weight.O_WDATA28
h2f_lw_WDATA[29] <= hps2fpga_light_weight.O_WDATA29
h2f_lw_WDATA[30] <= hps2fpga_light_weight.O_WDATA30
h2f_lw_WDATA[31] <= hps2fpga_light_weight.O_WDATA31
h2f_lw_WSTRB[0] <= hps2fpga_light_weight.O_WSTRB
h2f_lw_WSTRB[1] <= hps2fpga_light_weight.O_WSTRB1
h2f_lw_WSTRB[2] <= hps2fpga_light_weight.O_WSTRB2
h2f_lw_WSTRB[3] <= hps2fpga_light_weight.O_WSTRB3
h2f_lw_WLAST[0] <= hps2fpga_light_weight.O_WLAST
h2f_lw_WVALID[0] <= hps2fpga_light_weight.O_WVALID
h2f_lw_WREADY[0] => hps2fpga_light_weight.I_WREADY
h2f_lw_BID[0] => hps2fpga_light_weight.I_BID
h2f_lw_BID[1] => hps2fpga_light_weight.I_BID1
h2f_lw_BID[2] => hps2fpga_light_weight.I_BID2
h2f_lw_BID[3] => hps2fpga_light_weight.I_BID3
h2f_lw_BID[4] => hps2fpga_light_weight.I_BID4
h2f_lw_BID[5] => hps2fpga_light_weight.I_BID5
h2f_lw_BID[6] => hps2fpga_light_weight.I_BID6
h2f_lw_BID[7] => hps2fpga_light_weight.I_BID7
h2f_lw_BID[8] => hps2fpga_light_weight.I_BID8
h2f_lw_BID[9] => hps2fpga_light_weight.I_BID9
h2f_lw_BID[10] => hps2fpga_light_weight.I_BID10
h2f_lw_BID[11] => hps2fpga_light_weight.I_BID11
h2f_lw_BRESP[0] => hps2fpga_light_weight.I_BRESP
h2f_lw_BRESP[1] => hps2fpga_light_weight.I_BRESP1
h2f_lw_BVALID[0] => hps2fpga_light_weight.I_BVALID
h2f_lw_BREADY[0] <= hps2fpga_light_weight.O_BREADY
h2f_lw_ARID[0] <= hps2fpga_light_weight.O_ARID
h2f_lw_ARID[1] <= hps2fpga_light_weight.O_ARID1
h2f_lw_ARID[2] <= hps2fpga_light_weight.O_ARID2
h2f_lw_ARID[3] <= hps2fpga_light_weight.O_ARID3
h2f_lw_ARID[4] <= hps2fpga_light_weight.O_ARID4
h2f_lw_ARID[5] <= hps2fpga_light_weight.O_ARID5
h2f_lw_ARID[6] <= hps2fpga_light_weight.O_ARID6
h2f_lw_ARID[7] <= hps2fpga_light_weight.O_ARID7
h2f_lw_ARID[8] <= hps2fpga_light_weight.O_ARID8
h2f_lw_ARID[9] <= hps2fpga_light_weight.O_ARID9
h2f_lw_ARID[10] <= hps2fpga_light_weight.O_ARID10
h2f_lw_ARID[11] <= hps2fpga_light_weight.O_ARID11
h2f_lw_ARADDR[0] <= hps2fpga_light_weight.O_ARADDR
h2f_lw_ARADDR[1] <= hps2fpga_light_weight.O_ARADDR1
h2f_lw_ARADDR[2] <= hps2fpga_light_weight.O_ARADDR2
h2f_lw_ARADDR[3] <= hps2fpga_light_weight.O_ARADDR3
h2f_lw_ARADDR[4] <= hps2fpga_light_weight.O_ARADDR4
h2f_lw_ARADDR[5] <= hps2fpga_light_weight.O_ARADDR5
h2f_lw_ARADDR[6] <= hps2fpga_light_weight.O_ARADDR6
h2f_lw_ARADDR[7] <= hps2fpga_light_weight.O_ARADDR7
h2f_lw_ARADDR[8] <= hps2fpga_light_weight.O_ARADDR8
h2f_lw_ARADDR[9] <= hps2fpga_light_weight.O_ARADDR9
h2f_lw_ARADDR[10] <= hps2fpga_light_weight.O_ARADDR10
h2f_lw_ARADDR[11] <= hps2fpga_light_weight.O_ARADDR11
h2f_lw_ARADDR[12] <= hps2fpga_light_weight.O_ARADDR12
h2f_lw_ARADDR[13] <= hps2fpga_light_weight.O_ARADDR13
h2f_lw_ARADDR[14] <= hps2fpga_light_weight.O_ARADDR14
h2f_lw_ARADDR[15] <= hps2fpga_light_weight.O_ARADDR15
h2f_lw_ARADDR[16] <= hps2fpga_light_weight.O_ARADDR16
h2f_lw_ARADDR[17] <= hps2fpga_light_weight.O_ARADDR17
h2f_lw_ARADDR[18] <= hps2fpga_light_weight.O_ARADDR18
h2f_lw_ARADDR[19] <= hps2fpga_light_weight.O_ARADDR19
h2f_lw_ARADDR[20] <= hps2fpga_light_weight.O_ARADDR20
h2f_lw_ARLEN[0] <= hps2fpga_light_weight.O_ARLEN
h2f_lw_ARLEN[1] <= hps2fpga_light_weight.O_ARLEN1
h2f_lw_ARLEN[2] <= hps2fpga_light_weight.O_ARLEN2
h2f_lw_ARLEN[3] <= hps2fpga_light_weight.O_ARLEN3
h2f_lw_ARSIZE[0] <= hps2fpga_light_weight.O_ARSIZE
h2f_lw_ARSIZE[1] <= hps2fpga_light_weight.O_ARSIZE1
h2f_lw_ARSIZE[2] <= hps2fpga_light_weight.O_ARSIZE2
h2f_lw_ARBURST[0] <= hps2fpga_light_weight.O_ARBURST
h2f_lw_ARBURST[1] <= hps2fpga_light_weight.O_ARBURST1
h2f_lw_ARLOCK[0] <= hps2fpga_light_weight.O_ARLOCK
h2f_lw_ARLOCK[1] <= hps2fpga_light_weight.O_ARLOCK1
h2f_lw_ARCACHE[0] <= hps2fpga_light_weight.O_ARCACHE
h2f_lw_ARCACHE[1] <= hps2fpga_light_weight.O_ARCACHE1
h2f_lw_ARCACHE[2] <= hps2fpga_light_weight.O_ARCACHE2
h2f_lw_ARCACHE[3] <= hps2fpga_light_weight.O_ARCACHE3
h2f_lw_ARPROT[0] <= hps2fpga_light_weight.O_ARPROT
h2f_lw_ARPROT[1] <= hps2fpga_light_weight.O_ARPROT1
h2f_lw_ARPROT[2] <= hps2fpga_light_weight.O_ARPROT2
h2f_lw_ARVALID[0] <= hps2fpga_light_weight.O_ARVALID
h2f_lw_ARREADY[0] => hps2fpga_light_weight.I_ARREADY
h2f_lw_RID[0] => hps2fpga_light_weight.I_RID
h2f_lw_RID[1] => hps2fpga_light_weight.I_RID1
h2f_lw_RID[2] => hps2fpga_light_weight.I_RID2
h2f_lw_RID[3] => hps2fpga_light_weight.I_RID3
h2f_lw_RID[4] => hps2fpga_light_weight.I_RID4
h2f_lw_RID[5] => hps2fpga_light_weight.I_RID5
h2f_lw_RID[6] => hps2fpga_light_weight.I_RID6
h2f_lw_RID[7] => hps2fpga_light_weight.I_RID7
h2f_lw_RID[8] => hps2fpga_light_weight.I_RID8
h2f_lw_RID[9] => hps2fpga_light_weight.I_RID9
h2f_lw_RID[10] => hps2fpga_light_weight.I_RID10
h2f_lw_RID[11] => hps2fpga_light_weight.I_RID11
h2f_lw_RDATA[0] => hps2fpga_light_weight.I_RDATA
h2f_lw_RDATA[1] => hps2fpga_light_weight.I_RDATA1
h2f_lw_RDATA[2] => hps2fpga_light_weight.I_RDATA2
h2f_lw_RDATA[3] => hps2fpga_light_weight.I_RDATA3
h2f_lw_RDATA[4] => hps2fpga_light_weight.I_RDATA4
h2f_lw_RDATA[5] => hps2fpga_light_weight.I_RDATA5
h2f_lw_RDATA[6] => hps2fpga_light_weight.I_RDATA6
h2f_lw_RDATA[7] => hps2fpga_light_weight.I_RDATA7
h2f_lw_RDATA[8] => hps2fpga_light_weight.I_RDATA8
h2f_lw_RDATA[9] => hps2fpga_light_weight.I_RDATA9
h2f_lw_RDATA[10] => hps2fpga_light_weight.I_RDATA10
h2f_lw_RDATA[11] => hps2fpga_light_weight.I_RDATA11
h2f_lw_RDATA[12] => hps2fpga_light_weight.I_RDATA12
h2f_lw_RDATA[13] => hps2fpga_light_weight.I_RDATA13
h2f_lw_RDATA[14] => hps2fpga_light_weight.I_RDATA14
h2f_lw_RDATA[15] => hps2fpga_light_weight.I_RDATA15
h2f_lw_RDATA[16] => hps2fpga_light_weight.I_RDATA16
h2f_lw_RDATA[17] => hps2fpga_light_weight.I_RDATA17
h2f_lw_RDATA[18] => hps2fpga_light_weight.I_RDATA18
h2f_lw_RDATA[19] => hps2fpga_light_weight.I_RDATA19
h2f_lw_RDATA[20] => hps2fpga_light_weight.I_RDATA20
h2f_lw_RDATA[21] => hps2fpga_light_weight.I_RDATA21
h2f_lw_RDATA[22] => hps2fpga_light_weight.I_RDATA22
h2f_lw_RDATA[23] => hps2fpga_light_weight.I_RDATA23
h2f_lw_RDATA[24] => hps2fpga_light_weight.I_RDATA24
h2f_lw_RDATA[25] => hps2fpga_light_weight.I_RDATA25
h2f_lw_RDATA[26] => hps2fpga_light_weight.I_RDATA26
h2f_lw_RDATA[27] => hps2fpga_light_weight.I_RDATA27
h2f_lw_RDATA[28] => hps2fpga_light_weight.I_RDATA28
h2f_lw_RDATA[29] => hps2fpga_light_weight.I_RDATA29
h2f_lw_RDATA[30] => hps2fpga_light_weight.I_RDATA30
h2f_lw_RDATA[31] => hps2fpga_light_weight.I_RDATA31
h2f_lw_RRESP[0] => hps2fpga_light_weight.I_RRESP
h2f_lw_RRESP[1] => hps2fpga_light_weight.I_RRESP1
h2f_lw_RLAST[0] => hps2fpga_light_weight.I_RLAST
h2f_lw_RVALID[0] => hps2fpga_light_weight.I_RVALID
h2f_lw_RREADY[0] <= hps2fpga_light_weight.O_RREADY
h2f_axi_clk[0] => hps2fpga.I_CLK
h2f_AWID[0] <= hps2fpga.O_AWID
h2f_AWID[1] <= hps2fpga.O_AWID1
h2f_AWID[2] <= hps2fpga.O_AWID2
h2f_AWID[3] <= hps2fpga.O_AWID3
h2f_AWID[4] <= hps2fpga.O_AWID4
h2f_AWID[5] <= hps2fpga.O_AWID5
h2f_AWID[6] <= hps2fpga.O_AWID6
h2f_AWID[7] <= hps2fpga.O_AWID7
h2f_AWID[8] <= hps2fpga.O_AWID8
h2f_AWID[9] <= hps2fpga.O_AWID9
h2f_AWID[10] <= hps2fpga.O_AWID10
h2f_AWID[11] <= hps2fpga.O_AWID11
h2f_AWADDR[0] <= hps2fpga.O_AWADDR
h2f_AWADDR[1] <= hps2fpga.O_AWADDR1
h2f_AWADDR[2] <= hps2fpga.O_AWADDR2
h2f_AWADDR[3] <= hps2fpga.O_AWADDR3
h2f_AWADDR[4] <= hps2fpga.O_AWADDR4
h2f_AWADDR[5] <= hps2fpga.O_AWADDR5
h2f_AWADDR[6] <= hps2fpga.O_AWADDR6
h2f_AWADDR[7] <= hps2fpga.O_AWADDR7
h2f_AWADDR[8] <= hps2fpga.O_AWADDR8
h2f_AWADDR[9] <= hps2fpga.O_AWADDR9
h2f_AWADDR[10] <= hps2fpga.O_AWADDR10
h2f_AWADDR[11] <= hps2fpga.O_AWADDR11
h2f_AWADDR[12] <= hps2fpga.O_AWADDR12
h2f_AWADDR[13] <= hps2fpga.O_AWADDR13
h2f_AWADDR[14] <= hps2fpga.O_AWADDR14
h2f_AWADDR[15] <= hps2fpga.O_AWADDR15
h2f_AWADDR[16] <= hps2fpga.O_AWADDR16
h2f_AWADDR[17] <= hps2fpga.O_AWADDR17
h2f_AWADDR[18] <= hps2fpga.O_AWADDR18
h2f_AWADDR[19] <= hps2fpga.O_AWADDR19
h2f_AWADDR[20] <= hps2fpga.O_AWADDR20
h2f_AWADDR[21] <= hps2fpga.O_AWADDR21
h2f_AWADDR[22] <= hps2fpga.O_AWADDR22
h2f_AWADDR[23] <= hps2fpga.O_AWADDR23
h2f_AWADDR[24] <= hps2fpga.O_AWADDR24
h2f_AWADDR[25] <= hps2fpga.O_AWADDR25
h2f_AWADDR[26] <= hps2fpga.O_AWADDR26
h2f_AWADDR[27] <= hps2fpga.O_AWADDR27
h2f_AWADDR[28] <= hps2fpga.O_AWADDR28
h2f_AWADDR[29] <= hps2fpga.O_AWADDR29
h2f_AWLEN[0] <= hps2fpga.O_AWLEN
h2f_AWLEN[1] <= hps2fpga.O_AWLEN1
h2f_AWLEN[2] <= hps2fpga.O_AWLEN2
h2f_AWLEN[3] <= hps2fpga.O_AWLEN3
h2f_AWSIZE[0] <= hps2fpga.O_AWSIZE
h2f_AWSIZE[1] <= hps2fpga.O_AWSIZE1
h2f_AWSIZE[2] <= hps2fpga.O_AWSIZE2
h2f_AWBURST[0] <= hps2fpga.O_AWBURST
h2f_AWBURST[1] <= hps2fpga.O_AWBURST1
h2f_AWLOCK[0] <= hps2fpga.O_AWLOCK
h2f_AWLOCK[1] <= hps2fpga.O_AWLOCK1
h2f_AWCACHE[0] <= hps2fpga.O_AWCACHE
h2f_AWCACHE[1] <= hps2fpga.O_AWCACHE1
h2f_AWCACHE[2] <= hps2fpga.O_AWCACHE2
h2f_AWCACHE[3] <= hps2fpga.O_AWCACHE3
h2f_AWPROT[0] <= hps2fpga.O_AWPROT
h2f_AWPROT[1] <= hps2fpga.O_AWPROT1
h2f_AWPROT[2] <= hps2fpga.O_AWPROT2
h2f_AWVALID[0] <= hps2fpga.O_AWVALID
h2f_AWREADY[0] => hps2fpga.I_AWREADY
h2f_WID[0] <= hps2fpga.O_WID
h2f_WID[1] <= hps2fpga.O_WID1
h2f_WID[2] <= hps2fpga.O_WID2
h2f_WID[3] <= hps2fpga.O_WID3
h2f_WID[4] <= hps2fpga.O_WID4
h2f_WID[5] <= hps2fpga.O_WID5
h2f_WID[6] <= hps2fpga.O_WID6
h2f_WID[7] <= hps2fpga.O_WID7
h2f_WID[8] <= hps2fpga.O_WID8
h2f_WID[9] <= hps2fpga.O_WID9
h2f_WID[10] <= hps2fpga.O_WID10
h2f_WID[11] <= hps2fpga.O_WID11
h2f_WDATA[0] <= hps2fpga.O_WDATA
h2f_WDATA[1] <= hps2fpga.O_WDATA1
h2f_WDATA[2] <= hps2fpga.O_WDATA2
h2f_WDATA[3] <= hps2fpga.O_WDATA3
h2f_WDATA[4] <= hps2fpga.O_WDATA4
h2f_WDATA[5] <= hps2fpga.O_WDATA5
h2f_WDATA[6] <= hps2fpga.O_WDATA6
h2f_WDATA[7] <= hps2fpga.O_WDATA7
h2f_WDATA[8] <= hps2fpga.O_WDATA8
h2f_WDATA[9] <= hps2fpga.O_WDATA9
h2f_WDATA[10] <= hps2fpga.O_WDATA10
h2f_WDATA[11] <= hps2fpga.O_WDATA11
h2f_WDATA[12] <= hps2fpga.O_WDATA12
h2f_WDATA[13] <= hps2fpga.O_WDATA13
h2f_WDATA[14] <= hps2fpga.O_WDATA14
h2f_WDATA[15] <= hps2fpga.O_WDATA15
h2f_WDATA[16] <= hps2fpga.O_WDATA16
h2f_WDATA[17] <= hps2fpga.O_WDATA17
h2f_WDATA[18] <= hps2fpga.O_WDATA18
h2f_WDATA[19] <= hps2fpga.O_WDATA19
h2f_WDATA[20] <= hps2fpga.O_WDATA20
h2f_WDATA[21] <= hps2fpga.O_WDATA21
h2f_WDATA[22] <= hps2fpga.O_WDATA22
h2f_WDATA[23] <= hps2fpga.O_WDATA23
h2f_WDATA[24] <= hps2fpga.O_WDATA24
h2f_WDATA[25] <= hps2fpga.O_WDATA25
h2f_WDATA[26] <= hps2fpga.O_WDATA26
h2f_WDATA[27] <= hps2fpga.O_WDATA27
h2f_WDATA[28] <= hps2fpga.O_WDATA28
h2f_WDATA[29] <= hps2fpga.O_WDATA29
h2f_WDATA[30] <= hps2fpga.O_WDATA30
h2f_WDATA[31] <= hps2fpga.O_WDATA31
h2f_WDATA[32] <= hps2fpga.O_WDATA32
h2f_WDATA[33] <= hps2fpga.O_WDATA33
h2f_WDATA[34] <= hps2fpga.O_WDATA34
h2f_WDATA[35] <= hps2fpga.O_WDATA35
h2f_WDATA[36] <= hps2fpga.O_WDATA36
h2f_WDATA[37] <= hps2fpga.O_WDATA37
h2f_WDATA[38] <= hps2fpga.O_WDATA38
h2f_WDATA[39] <= hps2fpga.O_WDATA39
h2f_WDATA[40] <= hps2fpga.O_WDATA40
h2f_WDATA[41] <= hps2fpga.O_WDATA41
h2f_WDATA[42] <= hps2fpga.O_WDATA42
h2f_WDATA[43] <= hps2fpga.O_WDATA43
h2f_WDATA[44] <= hps2fpga.O_WDATA44
h2f_WDATA[45] <= hps2fpga.O_WDATA45
h2f_WDATA[46] <= hps2fpga.O_WDATA46
h2f_WDATA[47] <= hps2fpga.O_WDATA47
h2f_WDATA[48] <= hps2fpga.O_WDATA48
h2f_WDATA[49] <= hps2fpga.O_WDATA49
h2f_WDATA[50] <= hps2fpga.O_WDATA50
h2f_WDATA[51] <= hps2fpga.O_WDATA51
h2f_WDATA[52] <= hps2fpga.O_WDATA52
h2f_WDATA[53] <= hps2fpga.O_WDATA53
h2f_WDATA[54] <= hps2fpga.O_WDATA54
h2f_WDATA[55] <= hps2fpga.O_WDATA55
h2f_WDATA[56] <= hps2fpga.O_WDATA56
h2f_WDATA[57] <= hps2fpga.O_WDATA57
h2f_WDATA[58] <= hps2fpga.O_WDATA58
h2f_WDATA[59] <= hps2fpga.O_WDATA59
h2f_WDATA[60] <= hps2fpga.O_WDATA60
h2f_WDATA[61] <= hps2fpga.O_WDATA61
h2f_WDATA[62] <= hps2fpga.O_WDATA62
h2f_WDATA[63] <= hps2fpga.O_WDATA63
h2f_WSTRB[0] <= hps2fpga.O_WSTRB
h2f_WSTRB[1] <= hps2fpga.O_WSTRB1
h2f_WSTRB[2] <= hps2fpga.O_WSTRB2
h2f_WSTRB[3] <= hps2fpga.O_WSTRB3
h2f_WSTRB[4] <= hps2fpga.O_WSTRB4
h2f_WSTRB[5] <= hps2fpga.O_WSTRB5
h2f_WSTRB[6] <= hps2fpga.O_WSTRB6
h2f_WSTRB[7] <= hps2fpga.O_WSTRB7
h2f_WLAST[0] <= hps2fpga.O_WLAST
h2f_WVALID[0] <= hps2fpga.O_WVALID
h2f_WREADY[0] => hps2fpga.I_WREADY
h2f_BID[0] => hps2fpga.I_BID
h2f_BID[1] => hps2fpga.I_BID1
h2f_BID[2] => hps2fpga.I_BID2
h2f_BID[3] => hps2fpga.I_BID3
h2f_BID[4] => hps2fpga.I_BID4
h2f_BID[5] => hps2fpga.I_BID5
h2f_BID[6] => hps2fpga.I_BID6
h2f_BID[7] => hps2fpga.I_BID7
h2f_BID[8] => hps2fpga.I_BID8
h2f_BID[9] => hps2fpga.I_BID9
h2f_BID[10] => hps2fpga.I_BID10
h2f_BID[11] => hps2fpga.I_BID11
h2f_BRESP[0] => hps2fpga.I_BRESP
h2f_BRESP[1] => hps2fpga.I_BRESP1
h2f_BVALID[0] => hps2fpga.I_BVALID
h2f_BREADY[0] <= hps2fpga.O_BREADY
h2f_ARID[0] <= hps2fpga.O_ARID
h2f_ARID[1] <= hps2fpga.O_ARID1
h2f_ARID[2] <= hps2fpga.O_ARID2
h2f_ARID[3] <= hps2fpga.O_ARID3
h2f_ARID[4] <= hps2fpga.O_ARID4
h2f_ARID[5] <= hps2fpga.O_ARID5
h2f_ARID[6] <= hps2fpga.O_ARID6
h2f_ARID[7] <= hps2fpga.O_ARID7
h2f_ARID[8] <= hps2fpga.O_ARID8
h2f_ARID[9] <= hps2fpga.O_ARID9
h2f_ARID[10] <= hps2fpga.O_ARID10
h2f_ARID[11] <= hps2fpga.O_ARID11
h2f_ARADDR[0] <= hps2fpga.O_ARADDR
h2f_ARADDR[1] <= hps2fpga.O_ARADDR1
h2f_ARADDR[2] <= hps2fpga.O_ARADDR2
h2f_ARADDR[3] <= hps2fpga.O_ARADDR3
h2f_ARADDR[4] <= hps2fpga.O_ARADDR4
h2f_ARADDR[5] <= hps2fpga.O_ARADDR5
h2f_ARADDR[6] <= hps2fpga.O_ARADDR6
h2f_ARADDR[7] <= hps2fpga.O_ARADDR7
h2f_ARADDR[8] <= hps2fpga.O_ARADDR8
h2f_ARADDR[9] <= hps2fpga.O_ARADDR9
h2f_ARADDR[10] <= hps2fpga.O_ARADDR10
h2f_ARADDR[11] <= hps2fpga.O_ARADDR11
h2f_ARADDR[12] <= hps2fpga.O_ARADDR12
h2f_ARADDR[13] <= hps2fpga.O_ARADDR13
h2f_ARADDR[14] <= hps2fpga.O_ARADDR14
h2f_ARADDR[15] <= hps2fpga.O_ARADDR15
h2f_ARADDR[16] <= hps2fpga.O_ARADDR16
h2f_ARADDR[17] <= hps2fpga.O_ARADDR17
h2f_ARADDR[18] <= hps2fpga.O_ARADDR18
h2f_ARADDR[19] <= hps2fpga.O_ARADDR19
h2f_ARADDR[20] <= hps2fpga.O_ARADDR20
h2f_ARADDR[21] <= hps2fpga.O_ARADDR21
h2f_ARADDR[22] <= hps2fpga.O_ARADDR22
h2f_ARADDR[23] <= hps2fpga.O_ARADDR23
h2f_ARADDR[24] <= hps2fpga.O_ARADDR24
h2f_ARADDR[25] <= hps2fpga.O_ARADDR25
h2f_ARADDR[26] <= hps2fpga.O_ARADDR26
h2f_ARADDR[27] <= hps2fpga.O_ARADDR27
h2f_ARADDR[28] <= hps2fpga.O_ARADDR28
h2f_ARADDR[29] <= hps2fpga.O_ARADDR29
h2f_ARLEN[0] <= hps2fpga.O_ARLEN
h2f_ARLEN[1] <= hps2fpga.O_ARLEN1
h2f_ARLEN[2] <= hps2fpga.O_ARLEN2
h2f_ARLEN[3] <= hps2fpga.O_ARLEN3
h2f_ARSIZE[0] <= hps2fpga.O_ARSIZE
h2f_ARSIZE[1] <= hps2fpga.O_ARSIZE1
h2f_ARSIZE[2] <= hps2fpga.O_ARSIZE2
h2f_ARBURST[0] <= hps2fpga.O_ARBURST
h2f_ARBURST[1] <= hps2fpga.O_ARBURST1
h2f_ARLOCK[0] <= hps2fpga.O_ARLOCK
h2f_ARLOCK[1] <= hps2fpga.O_ARLOCK1
h2f_ARCACHE[0] <= hps2fpga.O_ARCACHE
h2f_ARCACHE[1] <= hps2fpga.O_ARCACHE1
h2f_ARCACHE[2] <= hps2fpga.O_ARCACHE2
h2f_ARCACHE[3] <= hps2fpga.O_ARCACHE3
h2f_ARPROT[0] <= hps2fpga.O_ARPROT
h2f_ARPROT[1] <= hps2fpga.O_ARPROT1
h2f_ARPROT[2] <= hps2fpga.O_ARPROT2
h2f_ARVALID[0] <= hps2fpga.O_ARVALID
h2f_ARREADY[0] => hps2fpga.I_ARREADY
h2f_RID[0] => hps2fpga.I_RID
h2f_RID[1] => hps2fpga.I_RID1
h2f_RID[2] => hps2fpga.I_RID2
h2f_RID[3] => hps2fpga.I_RID3
h2f_RID[4] => hps2fpga.I_RID4
h2f_RID[5] => hps2fpga.I_RID5
h2f_RID[6] => hps2fpga.I_RID6
h2f_RID[7] => hps2fpga.I_RID7
h2f_RID[8] => hps2fpga.I_RID8
h2f_RID[9] => hps2fpga.I_RID9
h2f_RID[10] => hps2fpga.I_RID10
h2f_RID[11] => hps2fpga.I_RID11
h2f_RDATA[0] => hps2fpga.I_RDATA
h2f_RDATA[1] => hps2fpga.I_RDATA1
h2f_RDATA[2] => hps2fpga.I_RDATA2
h2f_RDATA[3] => hps2fpga.I_RDATA3
h2f_RDATA[4] => hps2fpga.I_RDATA4
h2f_RDATA[5] => hps2fpga.I_RDATA5
h2f_RDATA[6] => hps2fpga.I_RDATA6
h2f_RDATA[7] => hps2fpga.I_RDATA7
h2f_RDATA[8] => hps2fpga.I_RDATA8
h2f_RDATA[9] => hps2fpga.I_RDATA9
h2f_RDATA[10] => hps2fpga.I_RDATA10
h2f_RDATA[11] => hps2fpga.I_RDATA11
h2f_RDATA[12] => hps2fpga.I_RDATA12
h2f_RDATA[13] => hps2fpga.I_RDATA13
h2f_RDATA[14] => hps2fpga.I_RDATA14
h2f_RDATA[15] => hps2fpga.I_RDATA15
h2f_RDATA[16] => hps2fpga.I_RDATA16
h2f_RDATA[17] => hps2fpga.I_RDATA17
h2f_RDATA[18] => hps2fpga.I_RDATA18
h2f_RDATA[19] => hps2fpga.I_RDATA19
h2f_RDATA[20] => hps2fpga.I_RDATA20
h2f_RDATA[21] => hps2fpga.I_RDATA21
h2f_RDATA[22] => hps2fpga.I_RDATA22
h2f_RDATA[23] => hps2fpga.I_RDATA23
h2f_RDATA[24] => hps2fpga.I_RDATA24
h2f_RDATA[25] => hps2fpga.I_RDATA25
h2f_RDATA[26] => hps2fpga.I_RDATA26
h2f_RDATA[27] => hps2fpga.I_RDATA27
h2f_RDATA[28] => hps2fpga.I_RDATA28
h2f_RDATA[29] => hps2fpga.I_RDATA29
h2f_RDATA[30] => hps2fpga.I_RDATA30
h2f_RDATA[31] => hps2fpga.I_RDATA31
h2f_RDATA[32] => hps2fpga.I_RDATA32
h2f_RDATA[33] => hps2fpga.I_RDATA33
h2f_RDATA[34] => hps2fpga.I_RDATA34
h2f_RDATA[35] => hps2fpga.I_RDATA35
h2f_RDATA[36] => hps2fpga.I_RDATA36
h2f_RDATA[37] => hps2fpga.I_RDATA37
h2f_RDATA[38] => hps2fpga.I_RDATA38
h2f_RDATA[39] => hps2fpga.I_RDATA39
h2f_RDATA[40] => hps2fpga.I_RDATA40
h2f_RDATA[41] => hps2fpga.I_RDATA41
h2f_RDATA[42] => hps2fpga.I_RDATA42
h2f_RDATA[43] => hps2fpga.I_RDATA43
h2f_RDATA[44] => hps2fpga.I_RDATA44
h2f_RDATA[45] => hps2fpga.I_RDATA45
h2f_RDATA[46] => hps2fpga.I_RDATA46
h2f_RDATA[47] => hps2fpga.I_RDATA47
h2f_RDATA[48] => hps2fpga.I_RDATA48
h2f_RDATA[49] => hps2fpga.I_RDATA49
h2f_RDATA[50] => hps2fpga.I_RDATA50
h2f_RDATA[51] => hps2fpga.I_RDATA51
h2f_RDATA[52] => hps2fpga.I_RDATA52
h2f_RDATA[53] => hps2fpga.I_RDATA53
h2f_RDATA[54] => hps2fpga.I_RDATA54
h2f_RDATA[55] => hps2fpga.I_RDATA55
h2f_RDATA[56] => hps2fpga.I_RDATA56
h2f_RDATA[57] => hps2fpga.I_RDATA57
h2f_RDATA[58] => hps2fpga.I_RDATA58
h2f_RDATA[59] => hps2fpga.I_RDATA59
h2f_RDATA[60] => hps2fpga.I_RDATA60
h2f_RDATA[61] => hps2fpga.I_RDATA61
h2f_RDATA[62] => hps2fpga.I_RDATA62
h2f_RDATA[63] => hps2fpga.I_RDATA63
h2f_RRESP[0] => hps2fpga.I_RRESP
h2f_RRESP[1] => hps2fpga.I_RRESP1
h2f_RLAST[0] => hps2fpga.I_RLAST
h2f_RVALID[0] => hps2fpga.I_RVALID
h2f_RREADY[0] <= hps2fpga.O_RREADY


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io
gpio_loanio_loanio0_i[0] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[1] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[2] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[3] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[4] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[5] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[6] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[7] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[8] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[9] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[10] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[11] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[12] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[13] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[14] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[15] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[16] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[17] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[18] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[19] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[20] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[21] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[22] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[23] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[24] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[25] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[26] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[27] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_i[28] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio0_i
gpio_loanio_loanio0_oe[0] => gpio_loanio_loanio0_oe[0].IN1
gpio_loanio_loanio0_oe[1] => gpio_loanio_loanio0_oe[1].IN1
gpio_loanio_loanio0_oe[2] => gpio_loanio_loanio0_oe[2].IN1
gpio_loanio_loanio0_oe[3] => gpio_loanio_loanio0_oe[3].IN1
gpio_loanio_loanio0_oe[4] => gpio_loanio_loanio0_oe[4].IN1
gpio_loanio_loanio0_oe[5] => gpio_loanio_loanio0_oe[5].IN1
gpio_loanio_loanio0_oe[6] => gpio_loanio_loanio0_oe[6].IN1
gpio_loanio_loanio0_oe[7] => gpio_loanio_loanio0_oe[7].IN1
gpio_loanio_loanio0_oe[8] => gpio_loanio_loanio0_oe[8].IN1
gpio_loanio_loanio0_oe[9] => gpio_loanio_loanio0_oe[9].IN1
gpio_loanio_loanio0_oe[10] => gpio_loanio_loanio0_oe[10].IN1
gpio_loanio_loanio0_oe[11] => gpio_loanio_loanio0_oe[11].IN1
gpio_loanio_loanio0_oe[12] => gpio_loanio_loanio0_oe[12].IN1
gpio_loanio_loanio0_oe[13] => gpio_loanio_loanio0_oe[13].IN1
gpio_loanio_loanio0_oe[14] => gpio_loanio_loanio0_oe[14].IN1
gpio_loanio_loanio0_oe[15] => gpio_loanio_loanio0_oe[15].IN1
gpio_loanio_loanio0_oe[16] => gpio_loanio_loanio0_oe[16].IN1
gpio_loanio_loanio0_oe[17] => gpio_loanio_loanio0_oe[17].IN1
gpio_loanio_loanio0_oe[18] => gpio_loanio_loanio0_oe[18].IN1
gpio_loanio_loanio0_oe[19] => gpio_loanio_loanio0_oe[19].IN1
gpio_loanio_loanio0_oe[20] => gpio_loanio_loanio0_oe[20].IN1
gpio_loanio_loanio0_oe[21] => gpio_loanio_loanio0_oe[21].IN1
gpio_loanio_loanio0_oe[22] => gpio_loanio_loanio0_oe[22].IN1
gpio_loanio_loanio0_oe[23] => gpio_loanio_loanio0_oe[23].IN1
gpio_loanio_loanio0_oe[24] => gpio_loanio_loanio0_oe[24].IN1
gpio_loanio_loanio0_oe[25] => gpio_loanio_loanio0_oe[25].IN1
gpio_loanio_loanio0_oe[26] => gpio_loanio_loanio0_oe[26].IN1
gpio_loanio_loanio0_oe[27] => gpio_loanio_loanio0_oe[27].IN1
gpio_loanio_loanio0_oe[28] => gpio_loanio_loanio0_oe[28].IN1
gpio_loanio_loanio0_o[0] => gpio_loanio_loanio0_o[0].IN1
gpio_loanio_loanio0_o[1] => gpio_loanio_loanio0_o[1].IN1
gpio_loanio_loanio0_o[2] => gpio_loanio_loanio0_o[2].IN1
gpio_loanio_loanio0_o[3] => gpio_loanio_loanio0_o[3].IN1
gpio_loanio_loanio0_o[4] => gpio_loanio_loanio0_o[4].IN1
gpio_loanio_loanio0_o[5] => gpio_loanio_loanio0_o[5].IN1
gpio_loanio_loanio0_o[6] => gpio_loanio_loanio0_o[6].IN1
gpio_loanio_loanio0_o[7] => gpio_loanio_loanio0_o[7].IN1
gpio_loanio_loanio0_o[8] => gpio_loanio_loanio0_o[8].IN1
gpio_loanio_loanio0_o[9] => gpio_loanio_loanio0_o[9].IN1
gpio_loanio_loanio0_o[10] => gpio_loanio_loanio0_o[10].IN1
gpio_loanio_loanio0_o[11] => gpio_loanio_loanio0_o[11].IN1
gpio_loanio_loanio0_o[12] => gpio_loanio_loanio0_o[12].IN1
gpio_loanio_loanio0_o[13] => gpio_loanio_loanio0_o[13].IN1
gpio_loanio_loanio0_o[14] => gpio_loanio_loanio0_o[14].IN1
gpio_loanio_loanio0_o[15] => gpio_loanio_loanio0_o[15].IN1
gpio_loanio_loanio0_o[16] => gpio_loanio_loanio0_o[16].IN1
gpio_loanio_loanio0_o[17] => gpio_loanio_loanio0_o[17].IN1
gpio_loanio_loanio0_o[18] => gpio_loanio_loanio0_o[18].IN1
gpio_loanio_loanio0_o[19] => gpio_loanio_loanio0_o[19].IN1
gpio_loanio_loanio0_o[20] => gpio_loanio_loanio0_o[20].IN1
gpio_loanio_loanio0_o[21] => gpio_loanio_loanio0_o[21].IN1
gpio_loanio_loanio0_o[22] => gpio_loanio_loanio0_o[22].IN1
gpio_loanio_loanio0_o[23] => gpio_loanio_loanio0_o[23].IN1
gpio_loanio_loanio0_o[24] => gpio_loanio_loanio0_o[24].IN1
gpio_loanio_loanio0_o[25] => gpio_loanio_loanio0_o[25].IN1
gpio_loanio_loanio0_o[26] => gpio_loanio_loanio0_o[26].IN1
gpio_loanio_loanio0_o[27] => gpio_loanio_loanio0_o[27].IN1
gpio_loanio_loanio0_o[28] => gpio_loanio_loanio0_o[28].IN1
gpio_loanio_loanio1_i[0] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[1] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[2] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[3] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[4] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[5] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[6] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[7] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[8] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[9] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[10] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[11] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[12] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[13] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[14] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[15] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[16] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[17] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[18] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[19] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[20] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[21] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[22] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[23] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[24] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[25] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[26] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[27] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_i[28] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio1_i
gpio_loanio_loanio1_oe[0] => gpio_loanio_loanio1_oe[0].IN1
gpio_loanio_loanio1_oe[1] => gpio_loanio_loanio1_oe[1].IN1
gpio_loanio_loanio1_oe[2] => gpio_loanio_loanio1_oe[2].IN1
gpio_loanio_loanio1_oe[3] => gpio_loanio_loanio1_oe[3].IN1
gpio_loanio_loanio1_oe[4] => gpio_loanio_loanio1_oe[4].IN1
gpio_loanio_loanio1_oe[5] => gpio_loanio_loanio1_oe[5].IN1
gpio_loanio_loanio1_oe[6] => gpio_loanio_loanio1_oe[6].IN1
gpio_loanio_loanio1_oe[7] => gpio_loanio_loanio1_oe[7].IN1
gpio_loanio_loanio1_oe[8] => gpio_loanio_loanio1_oe[8].IN1
gpio_loanio_loanio1_oe[9] => gpio_loanio_loanio1_oe[9].IN1
gpio_loanio_loanio1_oe[10] => gpio_loanio_loanio1_oe[10].IN1
gpio_loanio_loanio1_oe[11] => gpio_loanio_loanio1_oe[11].IN1
gpio_loanio_loanio1_oe[12] => gpio_loanio_loanio1_oe[12].IN1
gpio_loanio_loanio1_oe[13] => gpio_loanio_loanio1_oe[13].IN1
gpio_loanio_loanio1_oe[14] => gpio_loanio_loanio1_oe[14].IN1
gpio_loanio_loanio1_oe[15] => gpio_loanio_loanio1_oe[15].IN1
gpio_loanio_loanio1_oe[16] => gpio_loanio_loanio1_oe[16].IN1
gpio_loanio_loanio1_oe[17] => gpio_loanio_loanio1_oe[17].IN1
gpio_loanio_loanio1_oe[18] => gpio_loanio_loanio1_oe[18].IN1
gpio_loanio_loanio1_oe[19] => gpio_loanio_loanio1_oe[19].IN1
gpio_loanio_loanio1_oe[20] => gpio_loanio_loanio1_oe[20].IN1
gpio_loanio_loanio1_oe[21] => gpio_loanio_loanio1_oe[21].IN1
gpio_loanio_loanio1_oe[22] => gpio_loanio_loanio1_oe[22].IN1
gpio_loanio_loanio1_oe[23] => gpio_loanio_loanio1_oe[23].IN1
gpio_loanio_loanio1_oe[24] => gpio_loanio_loanio1_oe[24].IN1
gpio_loanio_loanio1_oe[25] => gpio_loanio_loanio1_oe[25].IN1
gpio_loanio_loanio1_oe[26] => gpio_loanio_loanio1_oe[26].IN1
gpio_loanio_loanio1_oe[27] => gpio_loanio_loanio1_oe[27].IN1
gpio_loanio_loanio1_oe[28] => gpio_loanio_loanio1_oe[28].IN1
gpio_loanio_loanio1_o[0] => gpio_loanio_loanio1_o[0].IN1
gpio_loanio_loanio1_o[1] => gpio_loanio_loanio1_o[1].IN1
gpio_loanio_loanio1_o[2] => gpio_loanio_loanio1_o[2].IN1
gpio_loanio_loanio1_o[3] => gpio_loanio_loanio1_o[3].IN1
gpio_loanio_loanio1_o[4] => gpio_loanio_loanio1_o[4].IN1
gpio_loanio_loanio1_o[5] => gpio_loanio_loanio1_o[5].IN1
gpio_loanio_loanio1_o[6] => gpio_loanio_loanio1_o[6].IN1
gpio_loanio_loanio1_o[7] => gpio_loanio_loanio1_o[7].IN1
gpio_loanio_loanio1_o[8] => gpio_loanio_loanio1_o[8].IN1
gpio_loanio_loanio1_o[9] => gpio_loanio_loanio1_o[9].IN1
gpio_loanio_loanio1_o[10] => gpio_loanio_loanio1_o[10].IN1
gpio_loanio_loanio1_o[11] => gpio_loanio_loanio1_o[11].IN1
gpio_loanio_loanio1_o[12] => gpio_loanio_loanio1_o[12].IN1
gpio_loanio_loanio1_o[13] => gpio_loanio_loanio1_o[13].IN1
gpio_loanio_loanio1_o[14] => gpio_loanio_loanio1_o[14].IN1
gpio_loanio_loanio1_o[15] => gpio_loanio_loanio1_o[15].IN1
gpio_loanio_loanio1_o[16] => gpio_loanio_loanio1_o[16].IN1
gpio_loanio_loanio1_o[17] => gpio_loanio_loanio1_o[17].IN1
gpio_loanio_loanio1_o[18] => gpio_loanio_loanio1_o[18].IN1
gpio_loanio_loanio1_o[19] => gpio_loanio_loanio1_o[19].IN1
gpio_loanio_loanio1_o[20] => gpio_loanio_loanio1_o[20].IN1
gpio_loanio_loanio1_o[21] => gpio_loanio_loanio1_o[21].IN1
gpio_loanio_loanio1_o[22] => gpio_loanio_loanio1_o[22].IN1
gpio_loanio_loanio1_o[23] => gpio_loanio_loanio1_o[23].IN1
gpio_loanio_loanio1_o[24] => gpio_loanio_loanio1_o[24].IN1
gpio_loanio_loanio1_o[25] => gpio_loanio_loanio1_o[25].IN1
gpio_loanio_loanio1_o[26] => gpio_loanio_loanio1_o[26].IN1
gpio_loanio_loanio1_o[27] => gpio_loanio_loanio1_o[27].IN1
gpio_loanio_loanio1_o[28] => gpio_loanio_loanio1_o[28].IN1
gpio_loanio_loanio2_i[0] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[1] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[2] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[3] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[4] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[5] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[6] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[7] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_i[8] <= uart_q_hps_0_hps_io_border:border.gpio_loanio_loanio2_i
gpio_loanio_loanio2_oe[0] => gpio_loanio_loanio2_oe[0].IN1
gpio_loanio_loanio2_oe[1] => gpio_loanio_loanio2_oe[1].IN1
gpio_loanio_loanio2_oe[2] => gpio_loanio_loanio2_oe[2].IN1
gpio_loanio_loanio2_oe[3] => gpio_loanio_loanio2_oe[3].IN1
gpio_loanio_loanio2_oe[4] => gpio_loanio_loanio2_oe[4].IN1
gpio_loanio_loanio2_oe[5] => gpio_loanio_loanio2_oe[5].IN1
gpio_loanio_loanio2_oe[6] => gpio_loanio_loanio2_oe[6].IN1
gpio_loanio_loanio2_oe[7] => gpio_loanio_loanio2_oe[7].IN1
gpio_loanio_loanio2_oe[8] => gpio_loanio_loanio2_oe[8].IN1
gpio_loanio_loanio2_o[0] => gpio_loanio_loanio2_o[0].IN1
gpio_loanio_loanio2_o[1] => gpio_loanio_loanio2_o[1].IN1
gpio_loanio_loanio2_o[2] => gpio_loanio_loanio2_o[2].IN1
gpio_loanio_loanio2_o[3] => gpio_loanio_loanio2_o[3].IN1
gpio_loanio_loanio2_o[4] => gpio_loanio_loanio2_o[4].IN1
gpio_loanio_loanio2_o[5] => gpio_loanio_loanio2_o[5].IN1
gpio_loanio_loanio2_o[6] => gpio_loanio_loanio2_o[6].IN1
gpio_loanio_loanio2_o[7] => gpio_loanio_loanio2_o[7].IN1
gpio_loanio_loanio2_o[8] => gpio_loanio_loanio2_o[8].IN1
mem_a[0] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[1] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[2] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[3] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[4] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[5] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[6] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[7] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[8] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[9] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[10] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[11] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_a[12] <= uart_q_hps_0_hps_io_border:border.mem_a
mem_ba[0] <= uart_q_hps_0_hps_io_border:border.mem_ba
mem_ba[1] <= uart_q_hps_0_hps_io_border:border.mem_ba
mem_ba[2] <= uart_q_hps_0_hps_io_border:border.mem_ba
mem_ck <= uart_q_hps_0_hps_io_border:border.mem_ck
mem_ck_n <= uart_q_hps_0_hps_io_border:border.mem_ck_n
mem_cke <= uart_q_hps_0_hps_io_border:border.mem_cke
mem_cs_n <= uart_q_hps_0_hps_io_border:border.mem_cs_n
mem_ras_n <= uart_q_hps_0_hps_io_border:border.mem_ras_n
mem_cas_n <= uart_q_hps_0_hps_io_border:border.mem_cas_n
mem_we_n <= uart_q_hps_0_hps_io_border:border.mem_we_n
mem_reset_n <= uart_q_hps_0_hps_io_border:border.mem_reset_n
mem_dq[0] <> uart_q_hps_0_hps_io_border:border.mem_dq
mem_dq[1] <> uart_q_hps_0_hps_io_border:border.mem_dq
mem_dq[2] <> uart_q_hps_0_hps_io_border:border.mem_dq
mem_dq[3] <> uart_q_hps_0_hps_io_border:border.mem_dq
mem_dq[4] <> uart_q_hps_0_hps_io_border:border.mem_dq
mem_dq[5] <> uart_q_hps_0_hps_io_border:border.mem_dq
mem_dq[6] <> uart_q_hps_0_hps_io_border:border.mem_dq
mem_dq[7] <> uart_q_hps_0_hps_io_border:border.mem_dq
mem_dqs <> uart_q_hps_0_hps_io_border:border.mem_dqs
mem_dqs_n <> uart_q_hps_0_hps_io_border:border.mem_dqs_n
mem_odt <= uart_q_hps_0_hps_io_border:border.mem_odt
mem_dm <= uart_q_hps_0_hps_io_border:border.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_gpio_inst_LOANIO49 <> uart_q_hps_0_hps_io_border:border.hps_io_gpio_inst_LOANIO49
hps_io_gpio_inst_LOANIO50 <> uart_q_hps_0_hps_io_border:border.hps_io_gpio_inst_LOANIO50


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border
gpio_loanio_loanio0_i[0] <= gpio_inst.LOANIO0_I
gpio_loanio_loanio0_i[1] <= gpio_inst.LOANIO0_I1
gpio_loanio_loanio0_i[2] <= gpio_inst.LOANIO0_I2
gpio_loanio_loanio0_i[3] <= gpio_inst.LOANIO0_I3
gpio_loanio_loanio0_i[4] <= gpio_inst.LOANIO0_I4
gpio_loanio_loanio0_i[5] <= gpio_inst.LOANIO0_I5
gpio_loanio_loanio0_i[6] <= gpio_inst.LOANIO0_I6
gpio_loanio_loanio0_i[7] <= gpio_inst.LOANIO0_I7
gpio_loanio_loanio0_i[8] <= gpio_inst.LOANIO0_I8
gpio_loanio_loanio0_i[9] <= gpio_inst.LOANIO0_I9
gpio_loanio_loanio0_i[10] <= gpio_inst.LOANIO0_I10
gpio_loanio_loanio0_i[11] <= gpio_inst.LOANIO0_I11
gpio_loanio_loanio0_i[12] <= gpio_inst.LOANIO0_I12
gpio_loanio_loanio0_i[13] <= gpio_inst.LOANIO0_I13
gpio_loanio_loanio0_i[14] <= gpio_inst.LOANIO0_I14
gpio_loanio_loanio0_i[15] <= gpio_inst.LOANIO0_I15
gpio_loanio_loanio0_i[16] <= gpio_inst.LOANIO0_I16
gpio_loanio_loanio0_i[17] <= gpio_inst.LOANIO0_I17
gpio_loanio_loanio0_i[18] <= gpio_inst.LOANIO0_I18
gpio_loanio_loanio0_i[19] <= gpio_inst.LOANIO0_I19
gpio_loanio_loanio0_i[20] <= gpio_inst.LOANIO0_I20
gpio_loanio_loanio0_i[21] <= gpio_inst.LOANIO0_I21
gpio_loanio_loanio0_i[22] <= gpio_inst.LOANIO0_I22
gpio_loanio_loanio0_i[23] <= gpio_inst.LOANIO0_I23
gpio_loanio_loanio0_i[24] <= gpio_inst.LOANIO0_I24
gpio_loanio_loanio0_i[25] <= gpio_inst.LOANIO0_I25
gpio_loanio_loanio0_i[26] <= gpio_inst.LOANIO0_I26
gpio_loanio_loanio0_i[27] <= gpio_inst.LOANIO0_I27
gpio_loanio_loanio0_i[28] <= gpio_inst.LOANIO0_I28
gpio_loanio_loanio0_oe[0] => gpio_inst.LOANIO0_OE
gpio_loanio_loanio0_oe[1] => gpio_inst.LOANIO0_OE1
gpio_loanio_loanio0_oe[2] => gpio_inst.LOANIO0_OE2
gpio_loanio_loanio0_oe[3] => gpio_inst.LOANIO0_OE3
gpio_loanio_loanio0_oe[4] => gpio_inst.LOANIO0_OE4
gpio_loanio_loanio0_oe[5] => gpio_inst.LOANIO0_OE5
gpio_loanio_loanio0_oe[6] => gpio_inst.LOANIO0_OE6
gpio_loanio_loanio0_oe[7] => gpio_inst.LOANIO0_OE7
gpio_loanio_loanio0_oe[8] => gpio_inst.LOANIO0_OE8
gpio_loanio_loanio0_oe[9] => gpio_inst.LOANIO0_OE9
gpio_loanio_loanio0_oe[10] => gpio_inst.LOANIO0_OE10
gpio_loanio_loanio0_oe[11] => gpio_inst.LOANIO0_OE11
gpio_loanio_loanio0_oe[12] => gpio_inst.LOANIO0_OE12
gpio_loanio_loanio0_oe[13] => gpio_inst.LOANIO0_OE13
gpio_loanio_loanio0_oe[14] => gpio_inst.LOANIO0_OE14
gpio_loanio_loanio0_oe[15] => gpio_inst.LOANIO0_OE15
gpio_loanio_loanio0_oe[16] => gpio_inst.LOANIO0_OE16
gpio_loanio_loanio0_oe[17] => gpio_inst.LOANIO0_OE17
gpio_loanio_loanio0_oe[18] => gpio_inst.LOANIO0_OE18
gpio_loanio_loanio0_oe[19] => gpio_inst.LOANIO0_OE19
gpio_loanio_loanio0_oe[20] => gpio_inst.LOANIO0_OE20
gpio_loanio_loanio0_oe[21] => gpio_inst.LOANIO0_OE21
gpio_loanio_loanio0_oe[22] => gpio_inst.LOANIO0_OE22
gpio_loanio_loanio0_oe[23] => gpio_inst.LOANIO0_OE23
gpio_loanio_loanio0_oe[24] => gpio_inst.LOANIO0_OE24
gpio_loanio_loanio0_oe[25] => gpio_inst.LOANIO0_OE25
gpio_loanio_loanio0_oe[26] => gpio_inst.LOANIO0_OE26
gpio_loanio_loanio0_oe[27] => gpio_inst.LOANIO0_OE27
gpio_loanio_loanio0_oe[28] => gpio_inst.LOANIO0_OE28
gpio_loanio_loanio0_o[0] => gpio_inst.LOANIO0_O
gpio_loanio_loanio0_o[1] => gpio_inst.LOANIO0_O1
gpio_loanio_loanio0_o[2] => gpio_inst.LOANIO0_O2
gpio_loanio_loanio0_o[3] => gpio_inst.LOANIO0_O3
gpio_loanio_loanio0_o[4] => gpio_inst.LOANIO0_O4
gpio_loanio_loanio0_o[5] => gpio_inst.LOANIO0_O5
gpio_loanio_loanio0_o[6] => gpio_inst.LOANIO0_O6
gpio_loanio_loanio0_o[7] => gpio_inst.LOANIO0_O7
gpio_loanio_loanio0_o[8] => gpio_inst.LOANIO0_O8
gpio_loanio_loanio0_o[9] => gpio_inst.LOANIO0_O9
gpio_loanio_loanio0_o[10] => gpio_inst.LOANIO0_O10
gpio_loanio_loanio0_o[11] => gpio_inst.LOANIO0_O11
gpio_loanio_loanio0_o[12] => gpio_inst.LOANIO0_O12
gpio_loanio_loanio0_o[13] => gpio_inst.LOANIO0_O13
gpio_loanio_loanio0_o[14] => gpio_inst.LOANIO0_O14
gpio_loanio_loanio0_o[15] => gpio_inst.LOANIO0_O15
gpio_loanio_loanio0_o[16] => gpio_inst.LOANIO0_O16
gpio_loanio_loanio0_o[17] => gpio_inst.LOANIO0_O17
gpio_loanio_loanio0_o[18] => gpio_inst.LOANIO0_O18
gpio_loanio_loanio0_o[19] => gpio_inst.LOANIO0_O19
gpio_loanio_loanio0_o[20] => gpio_inst.LOANIO0_O20
gpio_loanio_loanio0_o[21] => gpio_inst.LOANIO0_O21
gpio_loanio_loanio0_o[22] => gpio_inst.LOANIO0_O22
gpio_loanio_loanio0_o[23] => gpio_inst.LOANIO0_O23
gpio_loanio_loanio0_o[24] => gpio_inst.LOANIO0_O24
gpio_loanio_loanio0_o[25] => gpio_inst.LOANIO0_O25
gpio_loanio_loanio0_o[26] => gpio_inst.LOANIO0_O26
gpio_loanio_loanio0_o[27] => gpio_inst.LOANIO0_O27
gpio_loanio_loanio0_o[28] => gpio_inst.LOANIO0_O28
gpio_loanio_loanio1_i[0] <= gpio_inst.LOANIO1_I
gpio_loanio_loanio1_i[1] <= gpio_inst.LOANIO1_I1
gpio_loanio_loanio1_i[2] <= gpio_inst.LOANIO1_I2
gpio_loanio_loanio1_i[3] <= gpio_inst.LOANIO1_I3
gpio_loanio_loanio1_i[4] <= gpio_inst.LOANIO1_I4
gpio_loanio_loanio1_i[5] <= gpio_inst.LOANIO1_I5
gpio_loanio_loanio1_i[6] <= gpio_inst.LOANIO1_I6
gpio_loanio_loanio1_i[7] <= gpio_inst.LOANIO1_I7
gpio_loanio_loanio1_i[8] <= gpio_inst.LOANIO1_I8
gpio_loanio_loanio1_i[9] <= gpio_inst.LOANIO1_I9
gpio_loanio_loanio1_i[10] <= gpio_inst.LOANIO1_I10
gpio_loanio_loanio1_i[11] <= gpio_inst.LOANIO1_I11
gpio_loanio_loanio1_i[12] <= gpio_inst.LOANIO1_I12
gpio_loanio_loanio1_i[13] <= gpio_inst.LOANIO1_I13
gpio_loanio_loanio1_i[14] <= gpio_inst.LOANIO1_I14
gpio_loanio_loanio1_i[15] <= gpio_inst.LOANIO1_I15
gpio_loanio_loanio1_i[16] <= gpio_inst.LOANIO1_I16
gpio_loanio_loanio1_i[17] <= gpio_inst.LOANIO1_I17
gpio_loanio_loanio1_i[18] <= gpio_inst.LOANIO1_I18
gpio_loanio_loanio1_i[19] <= gpio_inst.LOANIO1_I19
gpio_loanio_loanio1_i[20] <= gpio_inst.LOANIO1_I20
gpio_loanio_loanio1_i[21] <= gpio_inst.LOANIO1_I21
gpio_loanio_loanio1_i[22] <= gpio_inst.LOANIO1_I22
gpio_loanio_loanio1_i[23] <= gpio_inst.LOANIO1_I23
gpio_loanio_loanio1_i[24] <= gpio_inst.LOANIO1_I24
gpio_loanio_loanio1_i[25] <= gpio_inst.LOANIO1_I25
gpio_loanio_loanio1_i[26] <= gpio_inst.LOANIO1_I26
gpio_loanio_loanio1_i[27] <= gpio_inst.LOANIO1_I27
gpio_loanio_loanio1_i[28] <= gpio_inst.LOANIO1_I28
gpio_loanio_loanio1_oe[0] => gpio_inst.LOANIO1_OE
gpio_loanio_loanio1_oe[1] => gpio_inst.LOANIO1_OE1
gpio_loanio_loanio1_oe[2] => gpio_inst.LOANIO1_OE2
gpio_loanio_loanio1_oe[3] => gpio_inst.LOANIO1_OE3
gpio_loanio_loanio1_oe[4] => gpio_inst.LOANIO1_OE4
gpio_loanio_loanio1_oe[5] => gpio_inst.LOANIO1_OE5
gpio_loanio_loanio1_oe[6] => gpio_inst.LOANIO1_OE6
gpio_loanio_loanio1_oe[7] => gpio_inst.LOANIO1_OE7
gpio_loanio_loanio1_oe[8] => gpio_inst.LOANIO1_OE8
gpio_loanio_loanio1_oe[9] => gpio_inst.LOANIO1_OE9
gpio_loanio_loanio1_oe[10] => gpio_inst.LOANIO1_OE10
gpio_loanio_loanio1_oe[11] => gpio_inst.LOANIO1_OE11
gpio_loanio_loanio1_oe[12] => gpio_inst.LOANIO1_OE12
gpio_loanio_loanio1_oe[13] => gpio_inst.LOANIO1_OE13
gpio_loanio_loanio1_oe[14] => gpio_inst.LOANIO1_OE14
gpio_loanio_loanio1_oe[15] => gpio_inst.LOANIO1_OE15
gpio_loanio_loanio1_oe[16] => gpio_inst.LOANIO1_OE16
gpio_loanio_loanio1_oe[17] => gpio_inst.LOANIO1_OE17
gpio_loanio_loanio1_oe[18] => gpio_inst.LOANIO1_OE18
gpio_loanio_loanio1_oe[19] => gpio_inst.LOANIO1_OE19
gpio_loanio_loanio1_oe[20] => gpio_inst.LOANIO1_OE20
gpio_loanio_loanio1_oe[21] => gpio_inst.LOANIO1_OE21
gpio_loanio_loanio1_oe[22] => gpio_inst.LOANIO1_OE22
gpio_loanio_loanio1_oe[23] => gpio_inst.LOANIO1_OE23
gpio_loanio_loanio1_oe[24] => gpio_inst.LOANIO1_OE24
gpio_loanio_loanio1_oe[25] => gpio_inst.LOANIO1_OE25
gpio_loanio_loanio1_oe[26] => gpio_inst.LOANIO1_OE26
gpio_loanio_loanio1_oe[27] => gpio_inst.LOANIO1_OE27
gpio_loanio_loanio1_oe[28] => gpio_inst.LOANIO1_OE28
gpio_loanio_loanio1_o[0] => gpio_inst.LOANIO1_O
gpio_loanio_loanio1_o[1] => gpio_inst.LOANIO1_O1
gpio_loanio_loanio1_o[2] => gpio_inst.LOANIO1_O2
gpio_loanio_loanio1_o[3] => gpio_inst.LOANIO1_O3
gpio_loanio_loanio1_o[4] => gpio_inst.LOANIO1_O4
gpio_loanio_loanio1_o[5] => gpio_inst.LOANIO1_O5
gpio_loanio_loanio1_o[6] => gpio_inst.LOANIO1_O6
gpio_loanio_loanio1_o[7] => gpio_inst.LOANIO1_O7
gpio_loanio_loanio1_o[8] => gpio_inst.LOANIO1_O8
gpio_loanio_loanio1_o[9] => gpio_inst.LOANIO1_O9
gpio_loanio_loanio1_o[10] => gpio_inst.LOANIO1_O10
gpio_loanio_loanio1_o[11] => gpio_inst.LOANIO1_O11
gpio_loanio_loanio1_o[12] => gpio_inst.LOANIO1_O12
gpio_loanio_loanio1_o[13] => gpio_inst.LOANIO1_O13
gpio_loanio_loanio1_o[14] => gpio_inst.LOANIO1_O14
gpio_loanio_loanio1_o[15] => gpio_inst.LOANIO1_O15
gpio_loanio_loanio1_o[16] => gpio_inst.LOANIO1_O16
gpio_loanio_loanio1_o[17] => gpio_inst.LOANIO1_O17
gpio_loanio_loanio1_o[18] => gpio_inst.LOANIO1_O18
gpio_loanio_loanio1_o[19] => gpio_inst.LOANIO1_O19
gpio_loanio_loanio1_o[20] => gpio_inst.LOANIO1_O20
gpio_loanio_loanio1_o[21] => gpio_inst.LOANIO1_O21
gpio_loanio_loanio1_o[22] => gpio_inst.LOANIO1_O22
gpio_loanio_loanio1_o[23] => gpio_inst.LOANIO1_O23
gpio_loanio_loanio1_o[24] => gpio_inst.LOANIO1_O24
gpio_loanio_loanio1_o[25] => gpio_inst.LOANIO1_O25
gpio_loanio_loanio1_o[26] => gpio_inst.LOANIO1_O26
gpio_loanio_loanio1_o[27] => gpio_inst.LOANIO1_O27
gpio_loanio_loanio1_o[28] => gpio_inst.LOANIO1_O28
gpio_loanio_loanio2_i[0] <= gpio_inst.LOANIO2_I
gpio_loanio_loanio2_i[1] <= gpio_inst.LOANIO2_I1
gpio_loanio_loanio2_i[2] <= gpio_inst.LOANIO2_I2
gpio_loanio_loanio2_i[3] <= gpio_inst.LOANIO2_I3
gpio_loanio_loanio2_i[4] <= gpio_inst.LOANIO2_I4
gpio_loanio_loanio2_i[5] <= gpio_inst.LOANIO2_I5
gpio_loanio_loanio2_i[6] <= gpio_inst.LOANIO2_I6
gpio_loanio_loanio2_i[7] <= gpio_inst.LOANIO2_I7
gpio_loanio_loanio2_i[8] <= gpio_inst.LOANIO2_I8
gpio_loanio_loanio2_oe[0] => gpio_inst.LOANIO2_OE
gpio_loanio_loanio2_oe[1] => gpio_inst.LOANIO2_OE1
gpio_loanio_loanio2_oe[2] => gpio_inst.LOANIO2_OE2
gpio_loanio_loanio2_oe[3] => gpio_inst.LOANIO2_OE3
gpio_loanio_loanio2_oe[4] => gpio_inst.LOANIO2_OE4
gpio_loanio_loanio2_oe[5] => gpio_inst.LOANIO2_OE5
gpio_loanio_loanio2_oe[6] => gpio_inst.LOANIO2_OE6
gpio_loanio_loanio2_oe[7] => gpio_inst.LOANIO2_OE7
gpio_loanio_loanio2_oe[8] => gpio_inst.LOANIO2_OE8
gpio_loanio_loanio2_o[0] => gpio_inst.LOANIO2_O
gpio_loanio_loanio2_o[1] => gpio_inst.LOANIO2_O1
gpio_loanio_loanio2_o[2] => gpio_inst.LOANIO2_O2
gpio_loanio_loanio2_o[3] => gpio_inst.LOANIO2_O3
gpio_loanio_loanio2_o[4] => gpio_inst.LOANIO2_O4
gpio_loanio_loanio2_o[5] => gpio_inst.LOANIO2_O5
gpio_loanio_loanio2_o[6] => gpio_inst.LOANIO2_O6
gpio_loanio_loanio2_o[7] => gpio_inst.LOANIO2_O7
gpio_loanio_loanio2_o[8] => gpio_inst.LOANIO2_O8
mem_a[0] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[1] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[2] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[3] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[4] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[5] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[6] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[7] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[8] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[9] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[10] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[11] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[12] <= hps_sdram:hps_sdram_inst.mem_a
mem_ba[0] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[1] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[2] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ck[0] <= hps_sdram:hps_sdram_inst.mem_ck
mem_ck_n[0] <= hps_sdram:hps_sdram_inst.mem_ck_n
mem_cke[0] <= hps_sdram:hps_sdram_inst.mem_cke
mem_cs_n[0] <= hps_sdram:hps_sdram_inst.mem_cs_n
mem_ras_n[0] <= hps_sdram:hps_sdram_inst.mem_ras_n
mem_cas_n[0] <= hps_sdram:hps_sdram_inst.mem_cas_n
mem_we_n[0] <= hps_sdram:hps_sdram_inst.mem_we_n
mem_reset_n[0] <= hps_sdram:hps_sdram_inst.mem_reset_n
mem_dq[0] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[1] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[2] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[3] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[4] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[5] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[6] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[7] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dqs[0] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs_n[0] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_odt[0] <= hps_sdram:hps_sdram_inst.mem_odt
mem_dm[0] <= hps_sdram:hps_sdram_inst.mem_dm
oct_rzqin[0] => oct_rzqin[0].IN1
hps_io_gpio_inst_LOANIO49[0] <> hps_io_gpio_inst_LOANIO49[0]
hps_io_gpio_inst_LOANIO50[0] <> hps_io_gpio_inst_LOANIO50[0]


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN2
soft_reset_n => soft_reset_n.IN1
mem_a[0] <= hps_sdram_p0:p0.mem_a
mem_a[1] <= hps_sdram_p0:p0.mem_a
mem_a[2] <= hps_sdram_p0:p0.mem_a
mem_a[3] <= hps_sdram_p0:p0.mem_a
mem_a[4] <= hps_sdram_p0:p0.mem_a
mem_a[5] <= hps_sdram_p0:p0.mem_a
mem_a[6] <= hps_sdram_p0:p0.mem_a
mem_a[7] <= hps_sdram_p0:p0.mem_a
mem_a[8] <= hps_sdram_p0:p0.mem_a
mem_a[9] <= hps_sdram_p0:p0.mem_a
mem_a[10] <= hps_sdram_p0:p0.mem_a
mem_a[11] <= hps_sdram_p0:p0.mem_a
mem_a[12] <= hps_sdram_p0:p0.mem_a
mem_ba[0] <= hps_sdram_p0:p0.mem_ba
mem_ba[1] <= hps_sdram_p0:p0.mem_ba
mem_ba[2] <= hps_sdram_p0:p0.mem_ba
mem_ck[0] <= hps_sdram_p0:p0.mem_ck
mem_ck_n[0] <= hps_sdram_p0:p0.mem_ck_n
mem_cke[0] <= hps_sdram_p0:p0.mem_cke
mem_cs_n[0] <= hps_sdram_p0:p0.mem_cs_n
mem_dm[0] <= hps_sdram_p0:p0.mem_dm
mem_ras_n[0] <= hps_sdram_p0:p0.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0:p0.mem_cas_n
mem_we_n[0] <= hps_sdram_p0:p0.mem_we_n
mem_reset_n <= hps_sdram_p0:p0.mem_reset_n
mem_dq[0] <> hps_sdram_p0:p0.mem_dq
mem_dq[1] <> hps_sdram_p0:p0.mem_dq
mem_dq[2] <> hps_sdram_p0:p0.mem_dq
mem_dq[3] <> hps_sdram_p0:p0.mem_dq
mem_dq[4] <> hps_sdram_p0:p0.mem_dq
mem_dq[5] <> hps_sdram_p0:p0.mem_dq
mem_dq[6] <> hps_sdram_p0:p0.mem_dq
mem_dq[7] <> hps_sdram_p0:p0.mem_dq
mem_dqs[0] <> hps_sdram_p0:p0.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0:p0.mem_dqs_n
mem_odt[0] <= hps_sdram_p0:p0.mem_odt
oct_rzqin => oct_rzqin.IN1


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
global_reset_n => ~NO_FANOUT~
pll_ref_clk => ~NO_FANOUT~
pll_mem_clk <= pll.CLK
pll_write_clk <= pll.CLK1
pll_write_clk_pre_phy_clk <= pll.CLK1
pll_addr_cmd_clk <= pll.CLK
pll_avl_clk <= pll.CLK
pll_config_clk <= pll.CLK
pll_locked <= <GND>
afi_clk <= pll.CLK
pll_mem_phy_clk <= pll.CLK
afi_phy_clk <= pll.CLK
pll_avl_phy_clk <= pll.CLK
afi_half_clk <= pll.CLK


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
global_reset_n => global_reset_n.IN1
soft_reset_n => comb.IN0
csr_soft_reset_req => comb.IN1
parallelterminationcontrol[0] => parallelterminationcontrol[0].IN1
parallelterminationcontrol[1] => parallelterminationcontrol[1].IN1
parallelterminationcontrol[2] => parallelterminationcontrol[2].IN1
parallelterminationcontrol[3] => parallelterminationcontrol[3].IN1
parallelterminationcontrol[4] => parallelterminationcontrol[4].IN1
parallelterminationcontrol[5] => parallelterminationcontrol[5].IN1
parallelterminationcontrol[6] => parallelterminationcontrol[6].IN1
parallelterminationcontrol[7] => parallelterminationcontrol[7].IN1
parallelterminationcontrol[8] => parallelterminationcontrol[8].IN1
parallelterminationcontrol[9] => parallelterminationcontrol[9].IN1
parallelterminationcontrol[10] => parallelterminationcontrol[10].IN1
parallelterminationcontrol[11] => parallelterminationcontrol[11].IN1
parallelterminationcontrol[12] => parallelterminationcontrol[12].IN1
parallelterminationcontrol[13] => parallelterminationcontrol[13].IN1
parallelterminationcontrol[14] => parallelterminationcontrol[14].IN1
parallelterminationcontrol[15] => parallelterminationcontrol[15].IN1
seriesterminationcontrol[0] => seriesterminationcontrol[0].IN1
seriesterminationcontrol[1] => seriesterminationcontrol[1].IN1
seriesterminationcontrol[2] => seriesterminationcontrol[2].IN1
seriesterminationcontrol[3] => seriesterminationcontrol[3].IN1
seriesterminationcontrol[4] => seriesterminationcontrol[4].IN1
seriesterminationcontrol[5] => seriesterminationcontrol[5].IN1
seriesterminationcontrol[6] => seriesterminationcontrol[6].IN1
seriesterminationcontrol[7] => seriesterminationcontrol[7].IN1
seriesterminationcontrol[8] => seriesterminationcontrol[8].IN1
seriesterminationcontrol[9] => seriesterminationcontrol[9].IN1
seriesterminationcontrol[10] => seriesterminationcontrol[10].IN1
seriesterminationcontrol[11] => seriesterminationcontrol[11].IN1
seriesterminationcontrol[12] => seriesterminationcontrol[12].IN1
seriesterminationcontrol[13] => seriesterminationcontrol[13].IN1
seriesterminationcontrol[14] => seriesterminationcontrol[14].IN1
seriesterminationcontrol[15] => seriesterminationcontrol[15].IN1
pll_mem_clk => pll_mem_clk.IN1
pll_write_clk => pll_dqs_ena_clk.IN2
pll_write_clk_pre_phy_clk => pll_write_clk_pre_phy_clk.IN1
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN1
afi_phy_clk => afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN1
pll_locked => pll_locked.IN1
dll_pll_locked <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_pll_locked
dll_delayctrl[0] => dll_delayctrl[0].IN1
dll_delayctrl[1] => dll_delayctrl[1].IN1
dll_delayctrl[2] => dll_delayctrl[2].IN1
dll_delayctrl[3] => dll_delayctrl[3].IN1
dll_delayctrl[4] => dll_delayctrl[4].IN1
dll_delayctrl[5] => dll_delayctrl[5].IN1
dll_delayctrl[6] => dll_delayctrl[6].IN1
dll_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_clk
ctl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_n
afi_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_reset_n
afi_reset_export_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_export_n
afi_clk => afi_clk.IN2
afi_half_clk => afi_half_clk.IN1
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_mem_clk_disable[0] => afi_mem_clk_disable[0].IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_dqs_burst[4] => afi_dqs_burst[4].IN1
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata[64] => afi_wdata[64].IN1
afi_wdata[65] => afi_wdata[65].IN1
afi_wdata[66] => afi_wdata[66].IN1
afi_wdata[67] => afi_wdata[67].IN1
afi_wdata[68] => afi_wdata[68].IN1
afi_wdata[69] => afi_wdata[69].IN1
afi_wdata[70] => afi_wdata[70].IN1
afi_wdata[71] => afi_wdata[71].IN1
afi_wdata[72] => afi_wdata[72].IN1
afi_wdata[73] => afi_wdata[73].IN1
afi_wdata[74] => afi_wdata[74].IN1
afi_wdata[75] => afi_wdata[75].IN1
afi_wdata[76] => afi_wdata[76].IN1
afi_wdata[77] => afi_wdata[77].IN1
afi_wdata[78] => afi_wdata[78].IN1
afi_wdata[79] => afi_wdata[79].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_wdata_valid[4] => afi_wdata_valid[4].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_dm[8] => afi_dm[8].IN1
afi_dm[9] => afi_dm[9].IN1
afi_rdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN1
afi_rdata_en[1] => afi_rdata_en[1].IN1
afi_rdata_en[2] => afi_rdata_en[2].IN1
afi_rdata_en[3] => afi_rdata_en[3].IN1
afi_rdata_en[4] => afi_rdata_en[4].IN1
afi_rdata_en_full[0] => afi_rdata_en_full[0].IN1
afi_rdata_en_full[1] => afi_rdata_en_full[1].IN1
afi_rdata_en_full[2] => afi_rdata_en_full[2].IN1
afi_rdata_en_full[3] => afi_rdata_en_full[3].IN1
afi_rdata_en_full[4] => afi_rdata_en_full[4].IN1
afi_rdata_valid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata_valid
afi_cal_success <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_success
afi_cal_fail <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_fail
afi_wlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_rlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
avl_read => avl_read.IN1
avl_write => avl_write.IN1
avl_address[0] => avl_address[0].IN1
avl_address[1] => avl_address[1].IN1
avl_address[2] => avl_address[2].IN1
avl_address[3] => avl_address[3].IN1
avl_address[4] => avl_address[4].IN1
avl_address[5] => avl_address[5].IN1
avl_address[6] => avl_address[6].IN1
avl_address[7] => avl_address[7].IN1
avl_address[8] => avl_address[8].IN1
avl_address[9] => avl_address[9].IN1
avl_address[10] => avl_address[10].IN1
avl_address[11] => avl_address[11].IN1
avl_address[12] => avl_address[12].IN1
avl_address[13] => avl_address[13].IN1
avl_address[14] => avl_address[14].IN1
avl_address[15] => avl_address[15].IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_waitrequest <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_waitrequest
avl_readdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
cfg_addlat[0] => cfg_addlat[0].IN1
cfg_addlat[1] => cfg_addlat[1].IN1
cfg_addlat[2] => cfg_addlat[2].IN1
cfg_addlat[3] => cfg_addlat[3].IN1
cfg_addlat[4] => cfg_addlat[4].IN1
cfg_addlat[5] => cfg_addlat[5].IN1
cfg_addlat[6] => cfg_addlat[6].IN1
cfg_addlat[7] => cfg_addlat[7].IN1
cfg_bankaddrwidth[0] => cfg_bankaddrwidth[0].IN1
cfg_bankaddrwidth[1] => cfg_bankaddrwidth[1].IN1
cfg_bankaddrwidth[2] => cfg_bankaddrwidth[2].IN1
cfg_bankaddrwidth[3] => cfg_bankaddrwidth[3].IN1
cfg_bankaddrwidth[4] => cfg_bankaddrwidth[4].IN1
cfg_bankaddrwidth[5] => cfg_bankaddrwidth[5].IN1
cfg_bankaddrwidth[6] => cfg_bankaddrwidth[6].IN1
cfg_bankaddrwidth[7] => cfg_bankaddrwidth[7].IN1
cfg_caswrlat[0] => cfg_caswrlat[0].IN1
cfg_caswrlat[1] => cfg_caswrlat[1].IN1
cfg_caswrlat[2] => cfg_caswrlat[2].IN1
cfg_caswrlat[3] => cfg_caswrlat[3].IN1
cfg_caswrlat[4] => cfg_caswrlat[4].IN1
cfg_caswrlat[5] => cfg_caswrlat[5].IN1
cfg_caswrlat[6] => cfg_caswrlat[6].IN1
cfg_caswrlat[7] => cfg_caswrlat[7].IN1
cfg_coladdrwidth[0] => cfg_coladdrwidth[0].IN1
cfg_coladdrwidth[1] => cfg_coladdrwidth[1].IN1
cfg_coladdrwidth[2] => cfg_coladdrwidth[2].IN1
cfg_coladdrwidth[3] => cfg_coladdrwidth[3].IN1
cfg_coladdrwidth[4] => cfg_coladdrwidth[4].IN1
cfg_coladdrwidth[5] => cfg_coladdrwidth[5].IN1
cfg_coladdrwidth[6] => cfg_coladdrwidth[6].IN1
cfg_coladdrwidth[7] => cfg_coladdrwidth[7].IN1
cfg_csaddrwidth[0] => cfg_csaddrwidth[0].IN1
cfg_csaddrwidth[1] => cfg_csaddrwidth[1].IN1
cfg_csaddrwidth[2] => cfg_csaddrwidth[2].IN1
cfg_csaddrwidth[3] => cfg_csaddrwidth[3].IN1
cfg_csaddrwidth[4] => cfg_csaddrwidth[4].IN1
cfg_csaddrwidth[5] => cfg_csaddrwidth[5].IN1
cfg_csaddrwidth[6] => cfg_csaddrwidth[6].IN1
cfg_csaddrwidth[7] => cfg_csaddrwidth[7].IN1
cfg_devicewidth[0] => cfg_devicewidth[0].IN1
cfg_devicewidth[1] => cfg_devicewidth[1].IN1
cfg_devicewidth[2] => cfg_devicewidth[2].IN1
cfg_devicewidth[3] => cfg_devicewidth[3].IN1
cfg_devicewidth[4] => cfg_devicewidth[4].IN1
cfg_devicewidth[5] => cfg_devicewidth[5].IN1
cfg_devicewidth[6] => cfg_devicewidth[6].IN1
cfg_devicewidth[7] => cfg_devicewidth[7].IN1
cfg_dramconfig[0] => cfg_dramconfig[0].IN1
cfg_dramconfig[1] => cfg_dramconfig[1].IN1
cfg_dramconfig[2] => cfg_dramconfig[2].IN1
cfg_dramconfig[3] => cfg_dramconfig[3].IN1
cfg_dramconfig[4] => cfg_dramconfig[4].IN1
cfg_dramconfig[5] => cfg_dramconfig[5].IN1
cfg_dramconfig[6] => cfg_dramconfig[6].IN1
cfg_dramconfig[7] => cfg_dramconfig[7].IN1
cfg_dramconfig[8] => cfg_dramconfig[8].IN1
cfg_dramconfig[9] => cfg_dramconfig[9].IN1
cfg_dramconfig[10] => cfg_dramconfig[10].IN1
cfg_dramconfig[11] => cfg_dramconfig[11].IN1
cfg_dramconfig[12] => cfg_dramconfig[12].IN1
cfg_dramconfig[13] => cfg_dramconfig[13].IN1
cfg_dramconfig[14] => cfg_dramconfig[14].IN1
cfg_dramconfig[15] => cfg_dramconfig[15].IN1
cfg_dramconfig[16] => cfg_dramconfig[16].IN1
cfg_dramconfig[17] => cfg_dramconfig[17].IN1
cfg_dramconfig[18] => cfg_dramconfig[18].IN1
cfg_dramconfig[19] => cfg_dramconfig[19].IN1
cfg_dramconfig[20] => cfg_dramconfig[20].IN1
cfg_dramconfig[21] => cfg_dramconfig[21].IN1
cfg_dramconfig[22] => cfg_dramconfig[22].IN1
cfg_dramconfig[23] => cfg_dramconfig[23].IN1
cfg_interfacewidth[0] => cfg_interfacewidth[0].IN1
cfg_interfacewidth[1] => cfg_interfacewidth[1].IN1
cfg_interfacewidth[2] => cfg_interfacewidth[2].IN1
cfg_interfacewidth[3] => cfg_interfacewidth[3].IN1
cfg_interfacewidth[4] => cfg_interfacewidth[4].IN1
cfg_interfacewidth[5] => cfg_interfacewidth[5].IN1
cfg_interfacewidth[6] => cfg_interfacewidth[6].IN1
cfg_interfacewidth[7] => cfg_interfacewidth[7].IN1
cfg_rowaddrwidth[0] => cfg_rowaddrwidth[0].IN1
cfg_rowaddrwidth[1] => cfg_rowaddrwidth[1].IN1
cfg_rowaddrwidth[2] => cfg_rowaddrwidth[2].IN1
cfg_rowaddrwidth[3] => cfg_rowaddrwidth[3].IN1
cfg_rowaddrwidth[4] => cfg_rowaddrwidth[4].IN1
cfg_rowaddrwidth[5] => cfg_rowaddrwidth[5].IN1
cfg_rowaddrwidth[6] => cfg_rowaddrwidth[6].IN1
cfg_rowaddrwidth[7] => cfg_rowaddrwidth[7].IN1
cfg_tcl[0] => cfg_tcl[0].IN1
cfg_tcl[1] => cfg_tcl[1].IN1
cfg_tcl[2] => cfg_tcl[2].IN1
cfg_tcl[3] => cfg_tcl[3].IN1
cfg_tcl[4] => cfg_tcl[4].IN1
cfg_tcl[5] => cfg_tcl[5].IN1
cfg_tcl[6] => cfg_tcl[6].IN1
cfg_tcl[7] => cfg_tcl[7].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_tmrd[3] => cfg_tmrd[3].IN1
cfg_tmrd[4] => cfg_tmrd[4].IN1
cfg_tmrd[5] => cfg_tmrd[5].IN1
cfg_tmrd[6] => cfg_tmrd[6].IN1
cfg_tmrd[7] => cfg_tmrd[7].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trefi[13] => cfg_trefi[13].IN1
cfg_trefi[14] => cfg_trefi[14].IN1
cfg_trefi[15] => cfg_trefi[15].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twr[4] => cfg_twr[4].IN1
cfg_twr[5] => cfg_twr[5].IN1
cfg_twr[6] => cfg_twr[6].IN1
cfg_twr[7] => cfg_twr[7].IN1
io_intaddrdout[0] => io_intaddrdout[0].IN1
io_intaddrdout[1] => io_intaddrdout[1].IN1
io_intaddrdout[2] => io_intaddrdout[2].IN1
io_intaddrdout[3] => io_intaddrdout[3].IN1
io_intaddrdout[4] => io_intaddrdout[4].IN1
io_intaddrdout[5] => io_intaddrdout[5].IN1
io_intaddrdout[6] => io_intaddrdout[6].IN1
io_intaddrdout[7] => io_intaddrdout[7].IN1
io_intaddrdout[8] => io_intaddrdout[8].IN1
io_intaddrdout[9] => io_intaddrdout[9].IN1
io_intaddrdout[10] => io_intaddrdout[10].IN1
io_intaddrdout[11] => io_intaddrdout[11].IN1
io_intaddrdout[12] => io_intaddrdout[12].IN1
io_intaddrdout[13] => io_intaddrdout[13].IN1
io_intaddrdout[14] => io_intaddrdout[14].IN1
io_intaddrdout[15] => io_intaddrdout[15].IN1
io_intaddrdout[16] => io_intaddrdout[16].IN1
io_intaddrdout[17] => io_intaddrdout[17].IN1
io_intaddrdout[18] => io_intaddrdout[18].IN1
io_intaddrdout[19] => io_intaddrdout[19].IN1
io_intaddrdout[20] => io_intaddrdout[20].IN1
io_intaddrdout[21] => io_intaddrdout[21].IN1
io_intaddrdout[22] => io_intaddrdout[22].IN1
io_intaddrdout[23] => io_intaddrdout[23].IN1
io_intaddrdout[24] => io_intaddrdout[24].IN1
io_intaddrdout[25] => io_intaddrdout[25].IN1
io_intaddrdout[26] => io_intaddrdout[26].IN1
io_intaddrdout[27] => io_intaddrdout[27].IN1
io_intaddrdout[28] => io_intaddrdout[28].IN1
io_intaddrdout[29] => io_intaddrdout[29].IN1
io_intaddrdout[30] => io_intaddrdout[30].IN1
io_intaddrdout[31] => io_intaddrdout[31].IN1
io_intaddrdout[32] => io_intaddrdout[32].IN1
io_intaddrdout[33] => io_intaddrdout[33].IN1
io_intaddrdout[34] => io_intaddrdout[34].IN1
io_intaddrdout[35] => io_intaddrdout[35].IN1
io_intaddrdout[36] => io_intaddrdout[36].IN1
io_intaddrdout[37] => io_intaddrdout[37].IN1
io_intaddrdout[38] => io_intaddrdout[38].IN1
io_intaddrdout[39] => io_intaddrdout[39].IN1
io_intaddrdout[40] => io_intaddrdout[40].IN1
io_intaddrdout[41] => io_intaddrdout[41].IN1
io_intaddrdout[42] => io_intaddrdout[42].IN1
io_intaddrdout[43] => io_intaddrdout[43].IN1
io_intaddrdout[44] => io_intaddrdout[44].IN1
io_intaddrdout[45] => io_intaddrdout[45].IN1
io_intaddrdout[46] => io_intaddrdout[46].IN1
io_intaddrdout[47] => io_intaddrdout[47].IN1
io_intaddrdout[48] => io_intaddrdout[48].IN1
io_intaddrdout[49] => io_intaddrdout[49].IN1
io_intaddrdout[50] => io_intaddrdout[50].IN1
io_intaddrdout[51] => io_intaddrdout[51].IN1
io_intaddrdout[52] => io_intaddrdout[52].IN1
io_intaddrdout[53] => io_intaddrdout[53].IN1
io_intaddrdout[54] => io_intaddrdout[54].IN1
io_intaddrdout[55] => io_intaddrdout[55].IN1
io_intaddrdout[56] => io_intaddrdout[56].IN1
io_intaddrdout[57] => io_intaddrdout[57].IN1
io_intaddrdout[58] => io_intaddrdout[58].IN1
io_intaddrdout[59] => io_intaddrdout[59].IN1
io_intaddrdout[60] => io_intaddrdout[60].IN1
io_intaddrdout[61] => io_intaddrdout[61].IN1
io_intaddrdout[62] => io_intaddrdout[62].IN1
io_intaddrdout[63] => io_intaddrdout[63].IN1
io_intbadout[0] => io_intbadout[0].IN1
io_intbadout[1] => io_intbadout[1].IN1
io_intbadout[2] => io_intbadout[2].IN1
io_intbadout[3] => io_intbadout[3].IN1
io_intbadout[4] => io_intbadout[4].IN1
io_intbadout[5] => io_intbadout[5].IN1
io_intbadout[6] => io_intbadout[6].IN1
io_intbadout[7] => io_intbadout[7].IN1
io_intbadout[8] => io_intbadout[8].IN1
io_intbadout[9] => io_intbadout[9].IN1
io_intbadout[10] => io_intbadout[10].IN1
io_intbadout[11] => io_intbadout[11].IN1
io_intcasndout[0] => io_intcasndout[0].IN1
io_intcasndout[1] => io_intcasndout[1].IN1
io_intcasndout[2] => io_intcasndout[2].IN1
io_intcasndout[3] => io_intcasndout[3].IN1
io_intckdout[0] => io_intckdout[0].IN1
io_intckdout[1] => io_intckdout[1].IN1
io_intckdout[2] => io_intckdout[2].IN1
io_intckdout[3] => io_intckdout[3].IN1
io_intckedout[0] => io_intckedout[0].IN1
io_intckedout[1] => io_intckedout[1].IN1
io_intckedout[2] => io_intckedout[2].IN1
io_intckedout[3] => io_intckedout[3].IN1
io_intckedout[4] => io_intckedout[4].IN1
io_intckedout[5] => io_intckedout[5].IN1
io_intckedout[6] => io_intckedout[6].IN1
io_intckedout[7] => io_intckedout[7].IN1
io_intckndout[0] => io_intckndout[0].IN1
io_intckndout[1] => io_intckndout[1].IN1
io_intckndout[2] => io_intckndout[2].IN1
io_intckndout[3] => io_intckndout[3].IN1
io_intcsndout[0] => io_intcsndout[0].IN1
io_intcsndout[1] => io_intcsndout[1].IN1
io_intcsndout[2] => io_intcsndout[2].IN1
io_intcsndout[3] => io_intcsndout[3].IN1
io_intcsndout[4] => io_intcsndout[4].IN1
io_intcsndout[5] => io_intcsndout[5].IN1
io_intcsndout[6] => io_intcsndout[6].IN1
io_intcsndout[7] => io_intcsndout[7].IN1
io_intdmdout[0] => io_intdmdout[0].IN1
io_intdmdout[1] => io_intdmdout[1].IN1
io_intdmdout[2] => io_intdmdout[2].IN1
io_intdmdout[3] => io_intdmdout[3].IN1
io_intdmdout[4] => io_intdmdout[4].IN1
io_intdmdout[5] => io_intdmdout[5].IN1
io_intdmdout[6] => io_intdmdout[6].IN1
io_intdmdout[7] => io_intdmdout[7].IN1
io_intdmdout[8] => io_intdmdout[8].IN1
io_intdmdout[9] => io_intdmdout[9].IN1
io_intdmdout[10] => io_intdmdout[10].IN1
io_intdmdout[11] => io_intdmdout[11].IN1
io_intdmdout[12] => io_intdmdout[12].IN1
io_intdmdout[13] => io_intdmdout[13].IN1
io_intdmdout[14] => io_intdmdout[14].IN1
io_intdmdout[15] => io_intdmdout[15].IN1
io_intdmdout[16] => io_intdmdout[16].IN1
io_intdmdout[17] => io_intdmdout[17].IN1
io_intdmdout[18] => io_intdmdout[18].IN1
io_intdmdout[19] => io_intdmdout[19].IN1
io_intdqdin[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[80] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[81] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[82] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[83] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[84] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[85] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[86] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[87] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[88] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[89] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[90] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[91] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[92] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[93] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[94] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[95] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[96] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[97] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[98] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[99] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[100] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[101] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[102] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[103] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[104] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[105] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[106] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[107] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[108] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[109] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[110] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[111] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[112] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[113] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[114] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[115] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[116] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[117] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[118] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[119] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[120] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[121] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[122] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[123] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[124] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[125] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[126] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[127] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[128] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[129] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[130] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[131] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[132] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[133] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[134] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[135] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[136] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[137] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[138] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[139] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[140] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[141] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[142] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[143] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[144] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[145] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[146] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[147] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[148] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[149] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[150] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[151] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[152] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[153] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[154] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[155] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[156] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[157] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[158] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[159] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[160] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[161] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[162] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[163] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[164] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[165] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[166] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[167] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[168] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[169] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[170] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[171] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[172] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[173] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[174] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[175] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[176] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[177] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[178] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[179] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdout[0] => io_intdqdout[0].IN1
io_intdqdout[1] => io_intdqdout[1].IN1
io_intdqdout[2] => io_intdqdout[2].IN1
io_intdqdout[3] => io_intdqdout[3].IN1
io_intdqdout[4] => io_intdqdout[4].IN1
io_intdqdout[5] => io_intdqdout[5].IN1
io_intdqdout[6] => io_intdqdout[6].IN1
io_intdqdout[7] => io_intdqdout[7].IN1
io_intdqdout[8] => io_intdqdout[8].IN1
io_intdqdout[9] => io_intdqdout[9].IN1
io_intdqdout[10] => io_intdqdout[10].IN1
io_intdqdout[11] => io_intdqdout[11].IN1
io_intdqdout[12] => io_intdqdout[12].IN1
io_intdqdout[13] => io_intdqdout[13].IN1
io_intdqdout[14] => io_intdqdout[14].IN1
io_intdqdout[15] => io_intdqdout[15].IN1
io_intdqdout[16] => io_intdqdout[16].IN1
io_intdqdout[17] => io_intdqdout[17].IN1
io_intdqdout[18] => io_intdqdout[18].IN1
io_intdqdout[19] => io_intdqdout[19].IN1
io_intdqdout[20] => io_intdqdout[20].IN1
io_intdqdout[21] => io_intdqdout[21].IN1
io_intdqdout[22] => io_intdqdout[22].IN1
io_intdqdout[23] => io_intdqdout[23].IN1
io_intdqdout[24] => io_intdqdout[24].IN1
io_intdqdout[25] => io_intdqdout[25].IN1
io_intdqdout[26] => io_intdqdout[26].IN1
io_intdqdout[27] => io_intdqdout[27].IN1
io_intdqdout[28] => io_intdqdout[28].IN1
io_intdqdout[29] => io_intdqdout[29].IN1
io_intdqdout[30] => io_intdqdout[30].IN1
io_intdqdout[31] => io_intdqdout[31].IN1
io_intdqdout[32] => io_intdqdout[32].IN1
io_intdqdout[33] => io_intdqdout[33].IN1
io_intdqdout[34] => io_intdqdout[34].IN1
io_intdqdout[35] => io_intdqdout[35].IN1
io_intdqdout[36] => io_intdqdout[36].IN1
io_intdqdout[37] => io_intdqdout[37].IN1
io_intdqdout[38] => io_intdqdout[38].IN1
io_intdqdout[39] => io_intdqdout[39].IN1
io_intdqdout[40] => io_intdqdout[40].IN1
io_intdqdout[41] => io_intdqdout[41].IN1
io_intdqdout[42] => io_intdqdout[42].IN1
io_intdqdout[43] => io_intdqdout[43].IN1
io_intdqdout[44] => io_intdqdout[44].IN1
io_intdqdout[45] => io_intdqdout[45].IN1
io_intdqdout[46] => io_intdqdout[46].IN1
io_intdqdout[47] => io_intdqdout[47].IN1
io_intdqdout[48] => io_intdqdout[48].IN1
io_intdqdout[49] => io_intdqdout[49].IN1
io_intdqdout[50] => io_intdqdout[50].IN1
io_intdqdout[51] => io_intdqdout[51].IN1
io_intdqdout[52] => io_intdqdout[52].IN1
io_intdqdout[53] => io_intdqdout[53].IN1
io_intdqdout[54] => io_intdqdout[54].IN1
io_intdqdout[55] => io_intdqdout[55].IN1
io_intdqdout[56] => io_intdqdout[56].IN1
io_intdqdout[57] => io_intdqdout[57].IN1
io_intdqdout[58] => io_intdqdout[58].IN1
io_intdqdout[59] => io_intdqdout[59].IN1
io_intdqdout[60] => io_intdqdout[60].IN1
io_intdqdout[61] => io_intdqdout[61].IN1
io_intdqdout[62] => io_intdqdout[62].IN1
io_intdqdout[63] => io_intdqdout[63].IN1
io_intdqdout[64] => io_intdqdout[64].IN1
io_intdqdout[65] => io_intdqdout[65].IN1
io_intdqdout[66] => io_intdqdout[66].IN1
io_intdqdout[67] => io_intdqdout[67].IN1
io_intdqdout[68] => io_intdqdout[68].IN1
io_intdqdout[69] => io_intdqdout[69].IN1
io_intdqdout[70] => io_intdqdout[70].IN1
io_intdqdout[71] => io_intdqdout[71].IN1
io_intdqdout[72] => io_intdqdout[72].IN1
io_intdqdout[73] => io_intdqdout[73].IN1
io_intdqdout[74] => io_intdqdout[74].IN1
io_intdqdout[75] => io_intdqdout[75].IN1
io_intdqdout[76] => io_intdqdout[76].IN1
io_intdqdout[77] => io_intdqdout[77].IN1
io_intdqdout[78] => io_intdqdout[78].IN1
io_intdqdout[79] => io_intdqdout[79].IN1
io_intdqdout[80] => io_intdqdout[80].IN1
io_intdqdout[81] => io_intdqdout[81].IN1
io_intdqdout[82] => io_intdqdout[82].IN1
io_intdqdout[83] => io_intdqdout[83].IN1
io_intdqdout[84] => io_intdqdout[84].IN1
io_intdqdout[85] => io_intdqdout[85].IN1
io_intdqdout[86] => io_intdqdout[86].IN1
io_intdqdout[87] => io_intdqdout[87].IN1
io_intdqdout[88] => io_intdqdout[88].IN1
io_intdqdout[89] => io_intdqdout[89].IN1
io_intdqdout[90] => io_intdqdout[90].IN1
io_intdqdout[91] => io_intdqdout[91].IN1
io_intdqdout[92] => io_intdqdout[92].IN1
io_intdqdout[93] => io_intdqdout[93].IN1
io_intdqdout[94] => io_intdqdout[94].IN1
io_intdqdout[95] => io_intdqdout[95].IN1
io_intdqdout[96] => io_intdqdout[96].IN1
io_intdqdout[97] => io_intdqdout[97].IN1
io_intdqdout[98] => io_intdqdout[98].IN1
io_intdqdout[99] => io_intdqdout[99].IN1
io_intdqdout[100] => io_intdqdout[100].IN1
io_intdqdout[101] => io_intdqdout[101].IN1
io_intdqdout[102] => io_intdqdout[102].IN1
io_intdqdout[103] => io_intdqdout[103].IN1
io_intdqdout[104] => io_intdqdout[104].IN1
io_intdqdout[105] => io_intdqdout[105].IN1
io_intdqdout[106] => io_intdqdout[106].IN1
io_intdqdout[107] => io_intdqdout[107].IN1
io_intdqdout[108] => io_intdqdout[108].IN1
io_intdqdout[109] => io_intdqdout[109].IN1
io_intdqdout[110] => io_intdqdout[110].IN1
io_intdqdout[111] => io_intdqdout[111].IN1
io_intdqdout[112] => io_intdqdout[112].IN1
io_intdqdout[113] => io_intdqdout[113].IN1
io_intdqdout[114] => io_intdqdout[114].IN1
io_intdqdout[115] => io_intdqdout[115].IN1
io_intdqdout[116] => io_intdqdout[116].IN1
io_intdqdout[117] => io_intdqdout[117].IN1
io_intdqdout[118] => io_intdqdout[118].IN1
io_intdqdout[119] => io_intdqdout[119].IN1
io_intdqdout[120] => io_intdqdout[120].IN1
io_intdqdout[121] => io_intdqdout[121].IN1
io_intdqdout[122] => io_intdqdout[122].IN1
io_intdqdout[123] => io_intdqdout[123].IN1
io_intdqdout[124] => io_intdqdout[124].IN1
io_intdqdout[125] => io_intdqdout[125].IN1
io_intdqdout[126] => io_intdqdout[126].IN1
io_intdqdout[127] => io_intdqdout[127].IN1
io_intdqdout[128] => io_intdqdout[128].IN1
io_intdqdout[129] => io_intdqdout[129].IN1
io_intdqdout[130] => io_intdqdout[130].IN1
io_intdqdout[131] => io_intdqdout[131].IN1
io_intdqdout[132] => io_intdqdout[132].IN1
io_intdqdout[133] => io_intdqdout[133].IN1
io_intdqdout[134] => io_intdqdout[134].IN1
io_intdqdout[135] => io_intdqdout[135].IN1
io_intdqdout[136] => io_intdqdout[136].IN1
io_intdqdout[137] => io_intdqdout[137].IN1
io_intdqdout[138] => io_intdqdout[138].IN1
io_intdqdout[139] => io_intdqdout[139].IN1
io_intdqdout[140] => io_intdqdout[140].IN1
io_intdqdout[141] => io_intdqdout[141].IN1
io_intdqdout[142] => io_intdqdout[142].IN1
io_intdqdout[143] => io_intdqdout[143].IN1
io_intdqdout[144] => io_intdqdout[144].IN1
io_intdqdout[145] => io_intdqdout[145].IN1
io_intdqdout[146] => io_intdqdout[146].IN1
io_intdqdout[147] => io_intdqdout[147].IN1
io_intdqdout[148] => io_intdqdout[148].IN1
io_intdqdout[149] => io_intdqdout[149].IN1
io_intdqdout[150] => io_intdqdout[150].IN1
io_intdqdout[151] => io_intdqdout[151].IN1
io_intdqdout[152] => io_intdqdout[152].IN1
io_intdqdout[153] => io_intdqdout[153].IN1
io_intdqdout[154] => io_intdqdout[154].IN1
io_intdqdout[155] => io_intdqdout[155].IN1
io_intdqdout[156] => io_intdqdout[156].IN1
io_intdqdout[157] => io_intdqdout[157].IN1
io_intdqdout[158] => io_intdqdout[158].IN1
io_intdqdout[159] => io_intdqdout[159].IN1
io_intdqdout[160] => io_intdqdout[160].IN1
io_intdqdout[161] => io_intdqdout[161].IN1
io_intdqdout[162] => io_intdqdout[162].IN1
io_intdqdout[163] => io_intdqdout[163].IN1
io_intdqdout[164] => io_intdqdout[164].IN1
io_intdqdout[165] => io_intdqdout[165].IN1
io_intdqdout[166] => io_intdqdout[166].IN1
io_intdqdout[167] => io_intdqdout[167].IN1
io_intdqdout[168] => io_intdqdout[168].IN1
io_intdqdout[169] => io_intdqdout[169].IN1
io_intdqdout[170] => io_intdqdout[170].IN1
io_intdqdout[171] => io_intdqdout[171].IN1
io_intdqdout[172] => io_intdqdout[172].IN1
io_intdqdout[173] => io_intdqdout[173].IN1
io_intdqdout[174] => io_intdqdout[174].IN1
io_intdqdout[175] => io_intdqdout[175].IN1
io_intdqdout[176] => io_intdqdout[176].IN1
io_intdqdout[177] => io_intdqdout[177].IN1
io_intdqdout[178] => io_intdqdout[178].IN1
io_intdqdout[179] => io_intdqdout[179].IN1
io_intdqoe[0] => io_intdqoe[0].IN1
io_intdqoe[1] => io_intdqoe[1].IN1
io_intdqoe[2] => io_intdqoe[2].IN1
io_intdqoe[3] => io_intdqoe[3].IN1
io_intdqoe[4] => io_intdqoe[4].IN1
io_intdqoe[5] => io_intdqoe[5].IN1
io_intdqoe[6] => io_intdqoe[6].IN1
io_intdqoe[7] => io_intdqoe[7].IN1
io_intdqoe[8] => io_intdqoe[8].IN1
io_intdqoe[9] => io_intdqoe[9].IN1
io_intdqoe[10] => io_intdqoe[10].IN1
io_intdqoe[11] => io_intdqoe[11].IN1
io_intdqoe[12] => io_intdqoe[12].IN1
io_intdqoe[13] => io_intdqoe[13].IN1
io_intdqoe[14] => io_intdqoe[14].IN1
io_intdqoe[15] => io_intdqoe[15].IN1
io_intdqoe[16] => io_intdqoe[16].IN1
io_intdqoe[17] => io_intdqoe[17].IN1
io_intdqoe[18] => io_intdqoe[18].IN1
io_intdqoe[19] => io_intdqoe[19].IN1
io_intdqoe[20] => io_intdqoe[20].IN1
io_intdqoe[21] => io_intdqoe[21].IN1
io_intdqoe[22] => io_intdqoe[22].IN1
io_intdqoe[23] => io_intdqoe[23].IN1
io_intdqoe[24] => io_intdqoe[24].IN1
io_intdqoe[25] => io_intdqoe[25].IN1
io_intdqoe[26] => io_intdqoe[26].IN1
io_intdqoe[27] => io_intdqoe[27].IN1
io_intdqoe[28] => io_intdqoe[28].IN1
io_intdqoe[29] => io_intdqoe[29].IN1
io_intdqoe[30] => io_intdqoe[30].IN1
io_intdqoe[31] => io_intdqoe[31].IN1
io_intdqoe[32] => io_intdqoe[32].IN1
io_intdqoe[33] => io_intdqoe[33].IN1
io_intdqoe[34] => io_intdqoe[34].IN1
io_intdqoe[35] => io_intdqoe[35].IN1
io_intdqoe[36] => io_intdqoe[36].IN1
io_intdqoe[37] => io_intdqoe[37].IN1
io_intdqoe[38] => io_intdqoe[38].IN1
io_intdqoe[39] => io_intdqoe[39].IN1
io_intdqoe[40] => io_intdqoe[40].IN1
io_intdqoe[41] => io_intdqoe[41].IN1
io_intdqoe[42] => io_intdqoe[42].IN1
io_intdqoe[43] => io_intdqoe[43].IN1
io_intdqoe[44] => io_intdqoe[44].IN1
io_intdqoe[45] => io_intdqoe[45].IN1
io_intdqoe[46] => io_intdqoe[46].IN1
io_intdqoe[47] => io_intdqoe[47].IN1
io_intdqoe[48] => io_intdqoe[48].IN1
io_intdqoe[49] => io_intdqoe[49].IN1
io_intdqoe[50] => io_intdqoe[50].IN1
io_intdqoe[51] => io_intdqoe[51].IN1
io_intdqoe[52] => io_intdqoe[52].IN1
io_intdqoe[53] => io_intdqoe[53].IN1
io_intdqoe[54] => io_intdqoe[54].IN1
io_intdqoe[55] => io_intdqoe[55].IN1
io_intdqoe[56] => io_intdqoe[56].IN1
io_intdqoe[57] => io_intdqoe[57].IN1
io_intdqoe[58] => io_intdqoe[58].IN1
io_intdqoe[59] => io_intdqoe[59].IN1
io_intdqoe[60] => io_intdqoe[60].IN1
io_intdqoe[61] => io_intdqoe[61].IN1
io_intdqoe[62] => io_intdqoe[62].IN1
io_intdqoe[63] => io_intdqoe[63].IN1
io_intdqoe[64] => io_intdqoe[64].IN1
io_intdqoe[65] => io_intdqoe[65].IN1
io_intdqoe[66] => io_intdqoe[66].IN1
io_intdqoe[67] => io_intdqoe[67].IN1
io_intdqoe[68] => io_intdqoe[68].IN1
io_intdqoe[69] => io_intdqoe[69].IN1
io_intdqoe[70] => io_intdqoe[70].IN1
io_intdqoe[71] => io_intdqoe[71].IN1
io_intdqoe[72] => io_intdqoe[72].IN1
io_intdqoe[73] => io_intdqoe[73].IN1
io_intdqoe[74] => io_intdqoe[74].IN1
io_intdqoe[75] => io_intdqoe[75].IN1
io_intdqoe[76] => io_intdqoe[76].IN1
io_intdqoe[77] => io_intdqoe[77].IN1
io_intdqoe[78] => io_intdqoe[78].IN1
io_intdqoe[79] => io_intdqoe[79].IN1
io_intdqoe[80] => io_intdqoe[80].IN1
io_intdqoe[81] => io_intdqoe[81].IN1
io_intdqoe[82] => io_intdqoe[82].IN1
io_intdqoe[83] => io_intdqoe[83].IN1
io_intdqoe[84] => io_intdqoe[84].IN1
io_intdqoe[85] => io_intdqoe[85].IN1
io_intdqoe[86] => io_intdqoe[86].IN1
io_intdqoe[87] => io_intdqoe[87].IN1
io_intdqoe[88] => io_intdqoe[88].IN1
io_intdqoe[89] => io_intdqoe[89].IN1
io_intdqsbdout[0] => io_intdqsbdout[0].IN1
io_intdqsbdout[1] => io_intdqsbdout[1].IN1
io_intdqsbdout[2] => io_intdqsbdout[2].IN1
io_intdqsbdout[3] => io_intdqsbdout[3].IN1
io_intdqsbdout[4] => io_intdqsbdout[4].IN1
io_intdqsbdout[5] => io_intdqsbdout[5].IN1
io_intdqsbdout[6] => io_intdqsbdout[6].IN1
io_intdqsbdout[7] => io_intdqsbdout[7].IN1
io_intdqsbdout[8] => io_intdqsbdout[8].IN1
io_intdqsbdout[9] => io_intdqsbdout[9].IN1
io_intdqsbdout[10] => io_intdqsbdout[10].IN1
io_intdqsbdout[11] => io_intdqsbdout[11].IN1
io_intdqsbdout[12] => io_intdqsbdout[12].IN1
io_intdqsbdout[13] => io_intdqsbdout[13].IN1
io_intdqsbdout[14] => io_intdqsbdout[14].IN1
io_intdqsbdout[15] => io_intdqsbdout[15].IN1
io_intdqsbdout[16] => io_intdqsbdout[16].IN1
io_intdqsbdout[17] => io_intdqsbdout[17].IN1
io_intdqsbdout[18] => io_intdqsbdout[18].IN1
io_intdqsbdout[19] => io_intdqsbdout[19].IN1
io_intdqsboe[0] => io_intdqsboe[0].IN1
io_intdqsboe[1] => io_intdqsboe[1].IN1
io_intdqsboe[2] => io_intdqsboe[2].IN1
io_intdqsboe[3] => io_intdqsboe[3].IN1
io_intdqsboe[4] => io_intdqsboe[4].IN1
io_intdqsboe[5] => io_intdqsboe[5].IN1
io_intdqsboe[6] => io_intdqsboe[6].IN1
io_intdqsboe[7] => io_intdqsboe[7].IN1
io_intdqsboe[8] => io_intdqsboe[8].IN1
io_intdqsboe[9] => io_intdqsboe[9].IN1
io_intdqsdout[0] => io_intdqsdout[0].IN1
io_intdqsdout[1] => io_intdqsdout[1].IN1
io_intdqsdout[2] => io_intdqsdout[2].IN1
io_intdqsdout[3] => io_intdqsdout[3].IN1
io_intdqsdout[4] => io_intdqsdout[4].IN1
io_intdqsdout[5] => io_intdqsdout[5].IN1
io_intdqsdout[6] => io_intdqsdout[6].IN1
io_intdqsdout[7] => io_intdqsdout[7].IN1
io_intdqsdout[8] => io_intdqsdout[8].IN1
io_intdqsdout[9] => io_intdqsdout[9].IN1
io_intdqsdout[10] => io_intdqsdout[10].IN1
io_intdqsdout[11] => io_intdqsdout[11].IN1
io_intdqsdout[12] => io_intdqsdout[12].IN1
io_intdqsdout[13] => io_intdqsdout[13].IN1
io_intdqsdout[14] => io_intdqsdout[14].IN1
io_intdqsdout[15] => io_intdqsdout[15].IN1
io_intdqsdout[16] => io_intdqsdout[16].IN1
io_intdqsdout[17] => io_intdqsdout[17].IN1
io_intdqsdout[18] => io_intdqsdout[18].IN1
io_intdqsdout[19] => io_intdqsdout[19].IN1
io_intdqslogicdqsena[0] => io_intdqslogicdqsena[0].IN1
io_intdqslogicdqsena[1] => io_intdqslogicdqsena[1].IN1
io_intdqslogicdqsena[2] => io_intdqslogicdqsena[2].IN1
io_intdqslogicdqsena[3] => io_intdqslogicdqsena[3].IN1
io_intdqslogicdqsena[4] => io_intdqslogicdqsena[4].IN1
io_intdqslogicdqsena[5] => io_intdqslogicdqsena[5].IN1
io_intdqslogicdqsena[6] => io_intdqslogicdqsena[6].IN1
io_intdqslogicdqsena[7] => io_intdqslogicdqsena[7].IN1
io_intdqslogicdqsena[8] => io_intdqslogicdqsena[8].IN1
io_intdqslogicdqsena[9] => io_intdqslogicdqsena[9].IN1
io_intdqslogicfiforeset[0] => io_intdqslogicfiforeset[0].IN1
io_intdqslogicfiforeset[1] => io_intdqslogicfiforeset[1].IN1
io_intdqslogicfiforeset[2] => io_intdqslogicfiforeset[2].IN1
io_intdqslogicfiforeset[3] => io_intdqslogicfiforeset[3].IN1
io_intdqslogicfiforeset[4] => io_intdqslogicfiforeset[4].IN1
io_intdqslogicincrdataen[0] => io_intdqslogicincrdataen[0].IN1
io_intdqslogicincrdataen[1] => io_intdqslogicincrdataen[1].IN1
io_intdqslogicincrdataen[2] => io_intdqslogicincrdataen[2].IN1
io_intdqslogicincrdataen[3] => io_intdqslogicincrdataen[3].IN1
io_intdqslogicincrdataen[4] => io_intdqslogicincrdataen[4].IN1
io_intdqslogicincrdataen[5] => io_intdqslogicincrdataen[5].IN1
io_intdqslogicincrdataen[6] => io_intdqslogicincrdataen[6].IN1
io_intdqslogicincrdataen[7] => io_intdqslogicincrdataen[7].IN1
io_intdqslogicincrdataen[8] => io_intdqslogicincrdataen[8].IN1
io_intdqslogicincrdataen[9] => io_intdqslogicincrdataen[9].IN1
io_intdqslogicincwrptr[0] => io_intdqslogicincwrptr[0].IN1
io_intdqslogicincwrptr[1] => io_intdqslogicincwrptr[1].IN1
io_intdqslogicincwrptr[2] => io_intdqslogicincwrptr[2].IN1
io_intdqslogicincwrptr[3] => io_intdqslogicincwrptr[3].IN1
io_intdqslogicincwrptr[4] => io_intdqslogicincwrptr[4].IN1
io_intdqslogicincwrptr[5] => io_intdqslogicincwrptr[5].IN1
io_intdqslogicincwrptr[6] => io_intdqslogicincwrptr[6].IN1
io_intdqslogicincwrptr[7] => io_intdqslogicincwrptr[7].IN1
io_intdqslogicincwrptr[8] => io_intdqslogicincwrptr[8].IN1
io_intdqslogicincwrptr[9] => io_intdqslogicincwrptr[9].IN1
io_intdqslogicoct[0] => io_intdqslogicoct[0].IN1
io_intdqslogicoct[1] => io_intdqslogicoct[1].IN1
io_intdqslogicoct[2] => io_intdqslogicoct[2].IN1
io_intdqslogicoct[3] => io_intdqslogicoct[3].IN1
io_intdqslogicoct[4] => io_intdqslogicoct[4].IN1
io_intdqslogicoct[5] => io_intdqslogicoct[5].IN1
io_intdqslogicoct[6] => io_intdqslogicoct[6].IN1
io_intdqslogicoct[7] => io_intdqslogicoct[7].IN1
io_intdqslogicoct[8] => io_intdqslogicoct[8].IN1
io_intdqslogicoct[9] => io_intdqslogicoct[9].IN1
io_intdqslogicrdatavalid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicreadlatency[0] => io_intdqslogicreadlatency[0].IN1
io_intdqslogicreadlatency[1] => io_intdqslogicreadlatency[1].IN1
io_intdqslogicreadlatency[2] => io_intdqslogicreadlatency[2].IN1
io_intdqslogicreadlatency[3] => io_intdqslogicreadlatency[3].IN1
io_intdqslogicreadlatency[4] => io_intdqslogicreadlatency[4].IN1
io_intdqslogicreadlatency[5] => io_intdqslogicreadlatency[5].IN1
io_intdqslogicreadlatency[6] => io_intdqslogicreadlatency[6].IN1
io_intdqslogicreadlatency[7] => io_intdqslogicreadlatency[7].IN1
io_intdqslogicreadlatency[8] => io_intdqslogicreadlatency[8].IN1
io_intdqslogicreadlatency[9] => io_intdqslogicreadlatency[9].IN1
io_intdqslogicreadlatency[10] => io_intdqslogicreadlatency[10].IN1
io_intdqslogicreadlatency[11] => io_intdqslogicreadlatency[11].IN1
io_intdqslogicreadlatency[12] => io_intdqslogicreadlatency[12].IN1
io_intdqslogicreadlatency[13] => io_intdqslogicreadlatency[13].IN1
io_intdqslogicreadlatency[14] => io_intdqslogicreadlatency[14].IN1
io_intdqslogicreadlatency[15] => io_intdqslogicreadlatency[15].IN1
io_intdqslogicreadlatency[16] => io_intdqslogicreadlatency[16].IN1
io_intdqslogicreadlatency[17] => io_intdqslogicreadlatency[17].IN1
io_intdqslogicreadlatency[18] => io_intdqslogicreadlatency[18].IN1
io_intdqslogicreadlatency[19] => io_intdqslogicreadlatency[19].IN1
io_intdqslogicreadlatency[20] => io_intdqslogicreadlatency[20].IN1
io_intdqslogicreadlatency[21] => io_intdqslogicreadlatency[21].IN1
io_intdqslogicreadlatency[22] => io_intdqslogicreadlatency[22].IN1
io_intdqslogicreadlatency[23] => io_intdqslogicreadlatency[23].IN1
io_intdqslogicreadlatency[24] => io_intdqslogicreadlatency[24].IN1
io_intdqsoe[0] => io_intdqsoe[0].IN1
io_intdqsoe[1] => io_intdqsoe[1].IN1
io_intdqsoe[2] => io_intdqsoe[2].IN1
io_intdqsoe[3] => io_intdqsoe[3].IN1
io_intdqsoe[4] => io_intdqsoe[4].IN1
io_intdqsoe[5] => io_intdqsoe[5].IN1
io_intdqsoe[6] => io_intdqsoe[6].IN1
io_intdqsoe[7] => io_intdqsoe[7].IN1
io_intdqsoe[8] => io_intdqsoe[8].IN1
io_intdqsoe[9] => io_intdqsoe[9].IN1
io_intodtdout[0] => io_intodtdout[0].IN1
io_intodtdout[1] => io_intodtdout[1].IN1
io_intodtdout[2] => io_intodtdout[2].IN1
io_intodtdout[3] => io_intodtdout[3].IN1
io_intodtdout[4] => io_intodtdout[4].IN1
io_intodtdout[5] => io_intodtdout[5].IN1
io_intodtdout[6] => io_intodtdout[6].IN1
io_intodtdout[7] => io_intodtdout[7].IN1
io_intrasndout[0] => io_intrasndout[0].IN1
io_intrasndout[1] => io_intrasndout[1].IN1
io_intrasndout[2] => io_intrasndout[2].IN1
io_intrasndout[3] => io_intrasndout[3].IN1
io_intresetndout[0] => io_intresetndout[0].IN1
io_intresetndout[1] => io_intresetndout[1].IN1
io_intresetndout[2] => io_intresetndout[2].IN1
io_intresetndout[3] => io_intresetndout[3].IN1
io_intwendout[0] => io_intwendout[0].IN1
io_intwendout[1] => io_intwendout[1].IN1
io_intwendout[2] => io_intwendout[2].IN1
io_intwendout[3] => io_intwendout[3].IN1
io_intafirlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafiwlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intaficalfail <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalfail
io_intaficalsuccess <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalsuccess
mem_a[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_ba[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ck[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck_n
mem_cke[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cke
mem_cs_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cs_n
mem_dm[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_ras_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cas_n
mem_we_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_we_n
mem_dq[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dqs[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_reset_n
mem_odt[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_odt
avl_clk <= pll_avl_clk.DB_MAX_OUTPUT_PORT_TYPE
scc_clk <= pll_config_clk.DB_MAX_OUTPUT_PORT_TYPE
avl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_avl_clk
scc_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_scc_clk
scc_data[0] => scc_data[0].IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
phy_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_clk
ctl_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_clk
phy_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_reset_n


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
global_reset_n => global_reset_n.IN2
soft_reset_n => hphy_inst.I_SOFTRESETN
ctl_reset_n <= hphy_inst.O_CTLRESETN
ctl_reset_export_n <= <GND>
afi_reset_n <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_locked => dll_pll_locked.DATAIN
pll_locked => hphy_inst.I_PLLLOCKED
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN1
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN1
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN1
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN1
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN1
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN1
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN1
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN1
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN1
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN1
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN1
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN1
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN1
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN1
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN1
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN1
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN1
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN1
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN1
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN1
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN1
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN1
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN1
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN1
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN1
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN1
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN1
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN1
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN1
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN1
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN1
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN1
afi_addr[0] => hphy_inst.I_AFIADDR
afi_addr[1] => hphy_inst.I_AFIADDR1
afi_addr[2] => hphy_inst.I_AFIADDR2
afi_addr[3] => hphy_inst.I_AFIADDR3
afi_addr[4] => hphy_inst.I_AFIADDR4
afi_addr[5] => hphy_inst.I_AFIADDR5
afi_addr[6] => hphy_inst.I_AFIADDR6
afi_addr[7] => hphy_inst.I_AFIADDR7
afi_addr[8] => hphy_inst.I_AFIADDR8
afi_addr[9] => hphy_inst.I_AFIADDR9
afi_addr[10] => hphy_inst.I_AFIADDR10
afi_addr[11] => hphy_inst.I_AFIADDR11
afi_addr[12] => hphy_inst.I_AFIADDR12
afi_addr[13] => hphy_inst.I_AFIADDR13
afi_addr[14] => hphy_inst.I_AFIADDR14
afi_addr[15] => hphy_inst.I_AFIADDR15
afi_addr[16] => hphy_inst.I_AFIADDR16
afi_addr[17] => hphy_inst.I_AFIADDR17
afi_addr[18] => hphy_inst.I_AFIADDR18
afi_addr[19] => hphy_inst.I_AFIADDR19
afi_ba[0] => hphy_inst.I_AFIBA
afi_ba[1] => hphy_inst.I_AFIBA1
afi_ba[2] => hphy_inst.I_AFIBA2
afi_cke[0] => hphy_inst.I_AFICKE
afi_cke[1] => hphy_inst.I_AFICKE1
afi_cs_n[0] => hphy_inst.I_AFICSN
afi_cs_n[1] => hphy_inst.I_AFICSN1
afi_ras_n[0] => hphy_inst.I_AFIRASN
afi_we_n[0] => hphy_inst.I_AFIWEN
afi_cas_n[0] => hphy_inst.I_AFICASN
afi_rst_n[0] => hphy_inst.I_AFIRSTN
afi_odt[0] => hphy_inst.I_AFIODT
afi_odt[1] => hphy_inst.I_AFIODT1
afi_mem_clk_disable[0] => hphy_inst.I_AFIMEMCLKDISABLE
afi_dqs_burst[0] => hphy_inst.I_AFIDQSBURST
afi_dqs_burst[1] => hphy_inst.I_AFIDQSBURST1
afi_dqs_burst[2] => hphy_inst.I_AFIDQSBURST2
afi_dqs_burst[3] => hphy_inst.I_AFIDQSBURST3
afi_dqs_burst[4] => hphy_inst.I_AFIDQSBURST4
afi_wdata_valid[0] => hphy_inst.I_AFIWDATAVALID
afi_wdata_valid[1] => hphy_inst.I_AFIWDATAVALID1
afi_wdata_valid[2] => hphy_inst.I_AFIWDATAVALID2
afi_wdata_valid[3] => hphy_inst.I_AFIWDATAVALID3
afi_wdata_valid[4] => hphy_inst.I_AFIWDATAVALID4
afi_wdata[0] => hphy_inst.I_AFIWDATA
afi_wdata[1] => hphy_inst.I_AFIWDATA1
afi_wdata[2] => hphy_inst.I_AFIWDATA2
afi_wdata[3] => hphy_inst.I_AFIWDATA3
afi_wdata[4] => hphy_inst.I_AFIWDATA4
afi_wdata[5] => hphy_inst.I_AFIWDATA5
afi_wdata[6] => hphy_inst.I_AFIWDATA6
afi_wdata[7] => hphy_inst.I_AFIWDATA7
afi_wdata[8] => hphy_inst.I_AFIWDATA8
afi_wdata[9] => hphy_inst.I_AFIWDATA9
afi_wdata[10] => hphy_inst.I_AFIWDATA10
afi_wdata[11] => hphy_inst.I_AFIWDATA11
afi_wdata[12] => hphy_inst.I_AFIWDATA12
afi_wdata[13] => hphy_inst.I_AFIWDATA13
afi_wdata[14] => hphy_inst.I_AFIWDATA14
afi_wdata[15] => hphy_inst.I_AFIWDATA15
afi_wdata[16] => hphy_inst.I_AFIWDATA16
afi_wdata[17] => hphy_inst.I_AFIWDATA17
afi_wdata[18] => hphy_inst.I_AFIWDATA18
afi_wdata[19] => hphy_inst.I_AFIWDATA19
afi_wdata[20] => hphy_inst.I_AFIWDATA20
afi_wdata[21] => hphy_inst.I_AFIWDATA21
afi_wdata[22] => hphy_inst.I_AFIWDATA22
afi_wdata[23] => hphy_inst.I_AFIWDATA23
afi_wdata[24] => hphy_inst.I_AFIWDATA24
afi_wdata[25] => hphy_inst.I_AFIWDATA25
afi_wdata[26] => hphy_inst.I_AFIWDATA26
afi_wdata[27] => hphy_inst.I_AFIWDATA27
afi_wdata[28] => hphy_inst.I_AFIWDATA28
afi_wdata[29] => hphy_inst.I_AFIWDATA29
afi_wdata[30] => hphy_inst.I_AFIWDATA30
afi_wdata[31] => hphy_inst.I_AFIWDATA31
afi_wdata[32] => hphy_inst.I_AFIWDATA32
afi_wdata[33] => hphy_inst.I_AFIWDATA33
afi_wdata[34] => hphy_inst.I_AFIWDATA34
afi_wdata[35] => hphy_inst.I_AFIWDATA35
afi_wdata[36] => hphy_inst.I_AFIWDATA36
afi_wdata[37] => hphy_inst.I_AFIWDATA37
afi_wdata[38] => hphy_inst.I_AFIWDATA38
afi_wdata[39] => hphy_inst.I_AFIWDATA39
afi_wdata[40] => hphy_inst.I_AFIWDATA40
afi_wdata[41] => hphy_inst.I_AFIWDATA41
afi_wdata[42] => hphy_inst.I_AFIWDATA42
afi_wdata[43] => hphy_inst.I_AFIWDATA43
afi_wdata[44] => hphy_inst.I_AFIWDATA44
afi_wdata[45] => hphy_inst.I_AFIWDATA45
afi_wdata[46] => hphy_inst.I_AFIWDATA46
afi_wdata[47] => hphy_inst.I_AFIWDATA47
afi_wdata[48] => hphy_inst.I_AFIWDATA48
afi_wdata[49] => hphy_inst.I_AFIWDATA49
afi_wdata[50] => hphy_inst.I_AFIWDATA50
afi_wdata[51] => hphy_inst.I_AFIWDATA51
afi_wdata[52] => hphy_inst.I_AFIWDATA52
afi_wdata[53] => hphy_inst.I_AFIWDATA53
afi_wdata[54] => hphy_inst.I_AFIWDATA54
afi_wdata[55] => hphy_inst.I_AFIWDATA55
afi_wdata[56] => hphy_inst.I_AFIWDATA56
afi_wdata[57] => hphy_inst.I_AFIWDATA57
afi_wdata[58] => hphy_inst.I_AFIWDATA58
afi_wdata[59] => hphy_inst.I_AFIWDATA59
afi_wdata[60] => hphy_inst.I_AFIWDATA60
afi_wdata[61] => hphy_inst.I_AFIWDATA61
afi_wdata[62] => hphy_inst.I_AFIWDATA62
afi_wdata[63] => hphy_inst.I_AFIWDATA63
afi_wdata[64] => hphy_inst.I_AFIWDATA64
afi_wdata[65] => hphy_inst.I_AFIWDATA65
afi_wdata[66] => hphy_inst.I_AFIWDATA66
afi_wdata[67] => hphy_inst.I_AFIWDATA67
afi_wdata[68] => hphy_inst.I_AFIWDATA68
afi_wdata[69] => hphy_inst.I_AFIWDATA69
afi_wdata[70] => hphy_inst.I_AFIWDATA70
afi_wdata[71] => hphy_inst.I_AFIWDATA71
afi_wdata[72] => hphy_inst.I_AFIWDATA72
afi_wdata[73] => hphy_inst.I_AFIWDATA73
afi_wdata[74] => hphy_inst.I_AFIWDATA74
afi_wdata[75] => hphy_inst.I_AFIWDATA75
afi_wdata[76] => hphy_inst.I_AFIWDATA76
afi_wdata[77] => hphy_inst.I_AFIWDATA77
afi_wdata[78] => hphy_inst.I_AFIWDATA78
afi_wdata[79] => hphy_inst.I_AFIWDATA79
afi_dm[0] => hphy_inst.I_AFIDM
afi_dm[1] => hphy_inst.I_AFIDM1
afi_dm[2] => hphy_inst.I_AFIDM2
afi_dm[3] => hphy_inst.I_AFIDM3
afi_dm[4] => hphy_inst.I_AFIDM4
afi_dm[5] => hphy_inst.I_AFIDM5
afi_dm[6] => hphy_inst.I_AFIDM6
afi_dm[7] => hphy_inst.I_AFIDM7
afi_dm[8] => hphy_inst.I_AFIDM8
afi_dm[9] => hphy_inst.I_AFIDM9
afi_rdata[0] <= hphy_inst.O_AFIRDATA
afi_rdata[1] <= hphy_inst.O_AFIRDATA1
afi_rdata[2] <= hphy_inst.O_AFIRDATA2
afi_rdata[3] <= hphy_inst.O_AFIRDATA3
afi_rdata[4] <= hphy_inst.O_AFIRDATA4
afi_rdata[5] <= hphy_inst.O_AFIRDATA5
afi_rdata[6] <= hphy_inst.O_AFIRDATA6
afi_rdata[7] <= hphy_inst.O_AFIRDATA7
afi_rdata[8] <= hphy_inst.O_AFIRDATA8
afi_rdata[9] <= hphy_inst.O_AFIRDATA9
afi_rdata[10] <= hphy_inst.O_AFIRDATA10
afi_rdata[11] <= hphy_inst.O_AFIRDATA11
afi_rdata[12] <= hphy_inst.O_AFIRDATA12
afi_rdata[13] <= hphy_inst.O_AFIRDATA13
afi_rdata[14] <= hphy_inst.O_AFIRDATA14
afi_rdata[15] <= hphy_inst.O_AFIRDATA15
afi_rdata[16] <= hphy_inst.O_AFIRDATA16
afi_rdata[17] <= hphy_inst.O_AFIRDATA17
afi_rdata[18] <= hphy_inst.O_AFIRDATA18
afi_rdata[19] <= hphy_inst.O_AFIRDATA19
afi_rdata[20] <= hphy_inst.O_AFIRDATA20
afi_rdata[21] <= hphy_inst.O_AFIRDATA21
afi_rdata[22] <= hphy_inst.O_AFIRDATA22
afi_rdata[23] <= hphy_inst.O_AFIRDATA23
afi_rdata[24] <= hphy_inst.O_AFIRDATA24
afi_rdata[25] <= hphy_inst.O_AFIRDATA25
afi_rdata[26] <= hphy_inst.O_AFIRDATA26
afi_rdata[27] <= hphy_inst.O_AFIRDATA27
afi_rdata[28] <= hphy_inst.O_AFIRDATA28
afi_rdata[29] <= hphy_inst.O_AFIRDATA29
afi_rdata[30] <= hphy_inst.O_AFIRDATA30
afi_rdata[31] <= hphy_inst.O_AFIRDATA31
afi_rdata[32] <= hphy_inst.O_AFIRDATA32
afi_rdata[33] <= hphy_inst.O_AFIRDATA33
afi_rdata[34] <= hphy_inst.O_AFIRDATA34
afi_rdata[35] <= hphy_inst.O_AFIRDATA35
afi_rdata[36] <= hphy_inst.O_AFIRDATA36
afi_rdata[37] <= hphy_inst.O_AFIRDATA37
afi_rdata[38] <= hphy_inst.O_AFIRDATA38
afi_rdata[39] <= hphy_inst.O_AFIRDATA39
afi_rdata[40] <= hphy_inst.O_AFIRDATA40
afi_rdata[41] <= hphy_inst.O_AFIRDATA41
afi_rdata[42] <= hphy_inst.O_AFIRDATA42
afi_rdata[43] <= hphy_inst.O_AFIRDATA43
afi_rdata[44] <= hphy_inst.O_AFIRDATA44
afi_rdata[45] <= hphy_inst.O_AFIRDATA45
afi_rdata[46] <= hphy_inst.O_AFIRDATA46
afi_rdata[47] <= hphy_inst.O_AFIRDATA47
afi_rdata[48] <= hphy_inst.O_AFIRDATA48
afi_rdata[49] <= hphy_inst.O_AFIRDATA49
afi_rdata[50] <= hphy_inst.O_AFIRDATA50
afi_rdata[51] <= hphy_inst.O_AFIRDATA51
afi_rdata[52] <= hphy_inst.O_AFIRDATA52
afi_rdata[53] <= hphy_inst.O_AFIRDATA53
afi_rdata[54] <= hphy_inst.O_AFIRDATA54
afi_rdata[55] <= hphy_inst.O_AFIRDATA55
afi_rdata[56] <= hphy_inst.O_AFIRDATA56
afi_rdata[57] <= hphy_inst.O_AFIRDATA57
afi_rdata[58] <= hphy_inst.O_AFIRDATA58
afi_rdata[59] <= hphy_inst.O_AFIRDATA59
afi_rdata[60] <= hphy_inst.O_AFIRDATA60
afi_rdata[61] <= hphy_inst.O_AFIRDATA61
afi_rdata[62] <= hphy_inst.O_AFIRDATA62
afi_rdata[63] <= hphy_inst.O_AFIRDATA63
afi_rdata[64] <= hphy_inst.O_AFIRDATA64
afi_rdata[65] <= hphy_inst.O_AFIRDATA65
afi_rdata[66] <= hphy_inst.O_AFIRDATA66
afi_rdata[67] <= hphy_inst.O_AFIRDATA67
afi_rdata[68] <= hphy_inst.O_AFIRDATA68
afi_rdata[69] <= hphy_inst.O_AFIRDATA69
afi_rdata[70] <= hphy_inst.O_AFIRDATA70
afi_rdata[71] <= hphy_inst.O_AFIRDATA71
afi_rdata[72] <= hphy_inst.O_AFIRDATA72
afi_rdata[73] <= hphy_inst.O_AFIRDATA73
afi_rdata[74] <= hphy_inst.O_AFIRDATA74
afi_rdata[75] <= hphy_inst.O_AFIRDATA75
afi_rdata[76] <= hphy_inst.O_AFIRDATA76
afi_rdata[77] <= hphy_inst.O_AFIRDATA77
afi_rdata[78] <= hphy_inst.O_AFIRDATA78
afi_rdata[79] <= hphy_inst.O_AFIRDATA79
afi_rdata_en[0] => hphy_inst.I_AFIRDATAEN
afi_rdata_en[1] => hphy_inst.I_AFIRDATAEN1
afi_rdata_en[2] => hphy_inst.I_AFIRDATAEN2
afi_rdata_en[3] => hphy_inst.I_AFIRDATAEN3
afi_rdata_en[4] => hphy_inst.I_AFIRDATAEN4
afi_rdata_en_full[0] => hphy_inst.I_AFIRDATAENFULL
afi_rdata_en_full[1] => hphy_inst.I_AFIRDATAENFULL1
afi_rdata_en_full[2] => hphy_inst.I_AFIRDATAENFULL2
afi_rdata_en_full[3] => hphy_inst.I_AFIRDATAENFULL3
afi_rdata_en_full[4] => hphy_inst.I_AFIRDATAENFULL4
afi_rdata_valid[0] <= hphy_inst.O_AFIRDATAVALID
afi_wlat[0] <= hphy_inst.O_AFIWLAT
afi_wlat[1] <= hphy_inst.O_AFIWLAT1
afi_wlat[2] <= hphy_inst.O_AFIWLAT2
afi_wlat[3] <= hphy_inst.O_AFIWLAT3
afi_rlat[0] <= hphy_inst.O_AFIRLAT
afi_rlat[1] <= hphy_inst.O_AFIRLAT1
afi_rlat[2] <= hphy_inst.O_AFIRLAT2
afi_rlat[3] <= hphy_inst.O_AFIRLAT3
afi_rlat[4] <= hphy_inst.O_AFIRLAT4
afi_cal_success <= hphy_inst.O_AFICALSUCCESS
afi_cal_fail <= hphy_inst.O_AFICALFAIL
avl_read => hphy_inst.I_AVLREAD
avl_write => hphy_inst.I_AVLWRITE
avl_address[0] => hphy_inst.I_AVLADDRESS
avl_address[1] => hphy_inst.I_AVLADDRESS1
avl_address[2] => hphy_inst.I_AVLADDRESS2
avl_address[3] => hphy_inst.I_AVLADDRESS3
avl_address[4] => hphy_inst.I_AVLADDRESS4
avl_address[5] => hphy_inst.I_AVLADDRESS5
avl_address[6] => hphy_inst.I_AVLADDRESS6
avl_address[7] => hphy_inst.I_AVLADDRESS7
avl_address[8] => hphy_inst.I_AVLADDRESS8
avl_address[9] => hphy_inst.I_AVLADDRESS9
avl_address[10] => hphy_inst.I_AVLADDRESS10
avl_address[11] => hphy_inst.I_AVLADDRESS11
avl_address[12] => hphy_inst.I_AVLADDRESS12
avl_address[13] => hphy_inst.I_AVLADDRESS13
avl_address[14] => hphy_inst.I_AVLADDRESS14
avl_address[15] => hphy_inst.I_AVLADDRESS15
avl_writedata[0] => hphy_inst.I_AVLWRITEDATA
avl_writedata[1] => hphy_inst.I_AVLWRITEDATA1
avl_writedata[2] => hphy_inst.I_AVLWRITEDATA2
avl_writedata[3] => hphy_inst.I_AVLWRITEDATA3
avl_writedata[4] => hphy_inst.I_AVLWRITEDATA4
avl_writedata[5] => hphy_inst.I_AVLWRITEDATA5
avl_writedata[6] => hphy_inst.I_AVLWRITEDATA6
avl_writedata[7] => hphy_inst.I_AVLWRITEDATA7
avl_writedata[8] => hphy_inst.I_AVLWRITEDATA8
avl_writedata[9] => hphy_inst.I_AVLWRITEDATA9
avl_writedata[10] => hphy_inst.I_AVLWRITEDATA10
avl_writedata[11] => hphy_inst.I_AVLWRITEDATA11
avl_writedata[12] => hphy_inst.I_AVLWRITEDATA12
avl_writedata[13] => hphy_inst.I_AVLWRITEDATA13
avl_writedata[14] => hphy_inst.I_AVLWRITEDATA14
avl_writedata[15] => hphy_inst.I_AVLWRITEDATA15
avl_writedata[16] => hphy_inst.I_AVLWRITEDATA16
avl_writedata[17] => hphy_inst.I_AVLWRITEDATA17
avl_writedata[18] => hphy_inst.I_AVLWRITEDATA18
avl_writedata[19] => hphy_inst.I_AVLWRITEDATA19
avl_writedata[20] => hphy_inst.I_AVLWRITEDATA20
avl_writedata[21] => hphy_inst.I_AVLWRITEDATA21
avl_writedata[22] => hphy_inst.I_AVLWRITEDATA22
avl_writedata[23] => hphy_inst.I_AVLWRITEDATA23
avl_writedata[24] => hphy_inst.I_AVLWRITEDATA24
avl_writedata[25] => hphy_inst.I_AVLWRITEDATA25
avl_writedata[26] => hphy_inst.I_AVLWRITEDATA26
avl_writedata[27] => hphy_inst.I_AVLWRITEDATA27
avl_writedata[28] => hphy_inst.I_AVLWRITEDATA28
avl_writedata[29] => hphy_inst.I_AVLWRITEDATA29
avl_writedata[30] => hphy_inst.I_AVLWRITEDATA30
avl_writedata[31] => hphy_inst.I_AVLWRITEDATA31
avl_waitrequest <= hphy_inst.O_AVLWAITREQUEST
avl_readdata[0] <= hphy_inst.O_AVLREADDATA
avl_readdata[1] <= hphy_inst.O_AVLREADDATA1
avl_readdata[2] <= hphy_inst.O_AVLREADDATA2
avl_readdata[3] <= hphy_inst.O_AVLREADDATA3
avl_readdata[4] <= hphy_inst.O_AVLREADDATA4
avl_readdata[5] <= hphy_inst.O_AVLREADDATA5
avl_readdata[6] <= hphy_inst.O_AVLREADDATA6
avl_readdata[7] <= hphy_inst.O_AVLREADDATA7
avl_readdata[8] <= hphy_inst.O_AVLREADDATA8
avl_readdata[9] <= hphy_inst.O_AVLREADDATA9
avl_readdata[10] <= hphy_inst.O_AVLREADDATA10
avl_readdata[11] <= hphy_inst.O_AVLREADDATA11
avl_readdata[12] <= hphy_inst.O_AVLREADDATA12
avl_readdata[13] <= hphy_inst.O_AVLREADDATA13
avl_readdata[14] <= hphy_inst.O_AVLREADDATA14
avl_readdata[15] <= hphy_inst.O_AVLREADDATA15
avl_readdata[16] <= hphy_inst.O_AVLREADDATA16
avl_readdata[17] <= hphy_inst.O_AVLREADDATA17
avl_readdata[18] <= hphy_inst.O_AVLREADDATA18
avl_readdata[19] <= hphy_inst.O_AVLREADDATA19
avl_readdata[20] <= hphy_inst.O_AVLREADDATA20
avl_readdata[21] <= hphy_inst.O_AVLREADDATA21
avl_readdata[22] <= hphy_inst.O_AVLREADDATA22
avl_readdata[23] <= hphy_inst.O_AVLREADDATA23
avl_readdata[24] <= hphy_inst.O_AVLREADDATA24
avl_readdata[25] <= hphy_inst.O_AVLREADDATA25
avl_readdata[26] <= hphy_inst.O_AVLREADDATA26
avl_readdata[27] <= hphy_inst.O_AVLREADDATA27
avl_readdata[28] <= hphy_inst.O_AVLREADDATA28
avl_readdata[29] <= hphy_inst.O_AVLREADDATA29
avl_readdata[30] <= hphy_inst.O_AVLREADDATA30
avl_readdata[31] <= hphy_inst.O_AVLREADDATA31
cfg_addlat[0] => hphy_inst.I_CFGADDLAT
cfg_addlat[1] => hphy_inst.I_CFGADDLAT1
cfg_addlat[2] => hphy_inst.I_CFGADDLAT2
cfg_addlat[3] => hphy_inst.I_CFGADDLAT3
cfg_addlat[4] => hphy_inst.I_CFGADDLAT4
cfg_addlat[5] => hphy_inst.I_CFGADDLAT5
cfg_addlat[6] => hphy_inst.I_CFGADDLAT6
cfg_addlat[7] => hphy_inst.I_CFGADDLAT7
cfg_bankaddrwidth[0] => hphy_inst.I_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] => hphy_inst.I_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] => hphy_inst.I_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] => hphy_inst.I_CFGBANKADDRWIDTH3
cfg_bankaddrwidth[4] => hphy_inst.I_CFGBANKADDRWIDTH4
cfg_bankaddrwidth[5] => hphy_inst.I_CFGBANKADDRWIDTH5
cfg_bankaddrwidth[6] => hphy_inst.I_CFGBANKADDRWIDTH6
cfg_bankaddrwidth[7] => hphy_inst.I_CFGBANKADDRWIDTH7
cfg_caswrlat[0] => hphy_inst.I_CFGCASWRLAT
cfg_caswrlat[1] => hphy_inst.I_CFGCASWRLAT1
cfg_caswrlat[2] => hphy_inst.I_CFGCASWRLAT2
cfg_caswrlat[3] => hphy_inst.I_CFGCASWRLAT3
cfg_caswrlat[4] => hphy_inst.I_CFGCASWRLAT4
cfg_caswrlat[5] => hphy_inst.I_CFGCASWRLAT5
cfg_caswrlat[6] => hphy_inst.I_CFGCASWRLAT6
cfg_caswrlat[7] => hphy_inst.I_CFGCASWRLAT7
cfg_coladdrwidth[0] => hphy_inst.I_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] => hphy_inst.I_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] => hphy_inst.I_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] => hphy_inst.I_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] => hphy_inst.I_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] => hphy_inst.I_CFGCOLADDRWIDTH5
cfg_coladdrwidth[6] => hphy_inst.I_CFGCOLADDRWIDTH6
cfg_coladdrwidth[7] => hphy_inst.I_CFGCOLADDRWIDTH7
cfg_csaddrwidth[0] => hphy_inst.I_CFGCSADDRWIDTH
cfg_csaddrwidth[1] => hphy_inst.I_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] => hphy_inst.I_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] => hphy_inst.I_CFGCSADDRWIDTH3
cfg_csaddrwidth[4] => hphy_inst.I_CFGCSADDRWIDTH4
cfg_csaddrwidth[5] => hphy_inst.I_CFGCSADDRWIDTH5
cfg_csaddrwidth[6] => hphy_inst.I_CFGCSADDRWIDTH6
cfg_csaddrwidth[7] => hphy_inst.I_CFGCSADDRWIDTH7
cfg_devicewidth[0] => hphy_inst.I_CFGDEVICEWIDTH
cfg_devicewidth[1] => hphy_inst.I_CFGDEVICEWIDTH1
cfg_devicewidth[2] => hphy_inst.I_CFGDEVICEWIDTH2
cfg_devicewidth[3] => hphy_inst.I_CFGDEVICEWIDTH3
cfg_devicewidth[4] => hphy_inst.I_CFGDEVICEWIDTH4
cfg_devicewidth[5] => hphy_inst.I_CFGDEVICEWIDTH5
cfg_devicewidth[6] => hphy_inst.I_CFGDEVICEWIDTH6
cfg_devicewidth[7] => hphy_inst.I_CFGDEVICEWIDTH7
cfg_dramconfig[0] => hphy_inst.I_CFGDRAMCONFIG
cfg_dramconfig[1] => hphy_inst.I_CFGDRAMCONFIG1
cfg_dramconfig[2] => hphy_inst.I_CFGDRAMCONFIG2
cfg_dramconfig[3] => hphy_inst.I_CFGDRAMCONFIG3
cfg_dramconfig[4] => hphy_inst.I_CFGDRAMCONFIG4
cfg_dramconfig[5] => hphy_inst.I_CFGDRAMCONFIG5
cfg_dramconfig[6] => hphy_inst.I_CFGDRAMCONFIG6
cfg_dramconfig[7] => hphy_inst.I_CFGDRAMCONFIG7
cfg_dramconfig[8] => hphy_inst.I_CFGDRAMCONFIG8
cfg_dramconfig[9] => hphy_inst.I_CFGDRAMCONFIG9
cfg_dramconfig[10] => hphy_inst.I_CFGDRAMCONFIG10
cfg_dramconfig[11] => hphy_inst.I_CFGDRAMCONFIG11
cfg_dramconfig[12] => hphy_inst.I_CFGDRAMCONFIG12
cfg_dramconfig[13] => hphy_inst.I_CFGDRAMCONFIG13
cfg_dramconfig[14] => hphy_inst.I_CFGDRAMCONFIG14
cfg_dramconfig[15] => hphy_inst.I_CFGDRAMCONFIG15
cfg_dramconfig[16] => hphy_inst.I_CFGDRAMCONFIG16
cfg_dramconfig[17] => hphy_inst.I_CFGDRAMCONFIG17
cfg_dramconfig[18] => hphy_inst.I_CFGDRAMCONFIG18
cfg_dramconfig[19] => hphy_inst.I_CFGDRAMCONFIG19
cfg_dramconfig[20] => hphy_inst.I_CFGDRAMCONFIG20
cfg_dramconfig[21] => hphy_inst.I_CFGDRAMCONFIG21
cfg_dramconfig[22] => hphy_inst.I_CFGDRAMCONFIG22
cfg_dramconfig[23] => hphy_inst.I_CFGDRAMCONFIG23
cfg_interfacewidth[0] => hphy_inst.I_CFGINTERFACEWIDTH
cfg_interfacewidth[1] => hphy_inst.I_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] => hphy_inst.I_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] => hphy_inst.I_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] => hphy_inst.I_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] => hphy_inst.I_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] => hphy_inst.I_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] => hphy_inst.I_CFGINTERFACEWIDTH7
cfg_rowaddrwidth[0] => hphy_inst.I_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] => hphy_inst.I_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] => hphy_inst.I_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] => hphy_inst.I_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] => hphy_inst.I_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] => hphy_inst.I_CFGROWADDRWIDTH5
cfg_rowaddrwidth[6] => hphy_inst.I_CFGROWADDRWIDTH6
cfg_rowaddrwidth[7] => hphy_inst.I_CFGROWADDRWIDTH7
cfg_tcl[0] => hphy_inst.I_CFGTCL
cfg_tcl[1] => hphy_inst.I_CFGTCL1
cfg_tcl[2] => hphy_inst.I_CFGTCL2
cfg_tcl[3] => hphy_inst.I_CFGTCL3
cfg_tcl[4] => hphy_inst.I_CFGTCL4
cfg_tcl[5] => hphy_inst.I_CFGTCL5
cfg_tcl[6] => hphy_inst.I_CFGTCL6
cfg_tcl[7] => hphy_inst.I_CFGTCL7
cfg_tmrd[0] => hphy_inst.I_CFGTMRD
cfg_tmrd[1] => hphy_inst.I_CFGTMRD1
cfg_tmrd[2] => hphy_inst.I_CFGTMRD2
cfg_tmrd[3] => hphy_inst.I_CFGTMRD3
cfg_tmrd[4] => hphy_inst.I_CFGTMRD4
cfg_tmrd[5] => hphy_inst.I_CFGTMRD5
cfg_tmrd[6] => hphy_inst.I_CFGTMRD6
cfg_tmrd[7] => hphy_inst.I_CFGTMRD7
cfg_trefi[0] => hphy_inst.I_CFGTREFI
cfg_trefi[1] => hphy_inst.I_CFGTREFI1
cfg_trefi[2] => hphy_inst.I_CFGTREFI2
cfg_trefi[3] => hphy_inst.I_CFGTREFI3
cfg_trefi[4] => hphy_inst.I_CFGTREFI4
cfg_trefi[5] => hphy_inst.I_CFGTREFI5
cfg_trefi[6] => hphy_inst.I_CFGTREFI6
cfg_trefi[7] => hphy_inst.I_CFGTREFI7
cfg_trefi[8] => hphy_inst.I_CFGTREFI8
cfg_trefi[9] => hphy_inst.I_CFGTREFI9
cfg_trefi[10] => hphy_inst.I_CFGTREFI10
cfg_trefi[11] => hphy_inst.I_CFGTREFI11
cfg_trefi[12] => hphy_inst.I_CFGTREFI12
cfg_trefi[13] => hphy_inst.I_CFGTREFI13
cfg_trefi[14] => hphy_inst.I_CFGTREFI14
cfg_trefi[15] => hphy_inst.I_CFGTREFI15
cfg_trfc[0] => hphy_inst.I_CFGTRFC
cfg_trfc[1] => hphy_inst.I_CFGTRFC1
cfg_trfc[2] => hphy_inst.I_CFGTRFC2
cfg_trfc[3] => hphy_inst.I_CFGTRFC3
cfg_trfc[4] => hphy_inst.I_CFGTRFC4
cfg_trfc[5] => hphy_inst.I_CFGTRFC5
cfg_trfc[6] => hphy_inst.I_CFGTRFC6
cfg_trfc[7] => hphy_inst.I_CFGTRFC7
cfg_twr[0] => hphy_inst.I_CFGTWR
cfg_twr[1] => hphy_inst.I_CFGTWR1
cfg_twr[2] => hphy_inst.I_CFGTWR2
cfg_twr[3] => hphy_inst.I_CFGTWR3
cfg_twr[4] => hphy_inst.I_CFGTWR4
cfg_twr[5] => hphy_inst.I_CFGTWR5
cfg_twr[6] => hphy_inst.I_CFGTWR6
cfg_twr[7] => hphy_inst.I_CFGTWR7
io_intaddrdout[0] => hphy_inst.I_IOINTADDRDOUT
io_intaddrdout[1] => hphy_inst.I_IOINTADDRDOUT1
io_intaddrdout[2] => hphy_inst.I_IOINTADDRDOUT2
io_intaddrdout[3] => hphy_inst.I_IOINTADDRDOUT3
io_intaddrdout[4] => hphy_inst.I_IOINTADDRDOUT4
io_intaddrdout[5] => hphy_inst.I_IOINTADDRDOUT5
io_intaddrdout[6] => hphy_inst.I_IOINTADDRDOUT6
io_intaddrdout[7] => hphy_inst.I_IOINTADDRDOUT7
io_intaddrdout[8] => hphy_inst.I_IOINTADDRDOUT8
io_intaddrdout[9] => hphy_inst.I_IOINTADDRDOUT9
io_intaddrdout[10] => hphy_inst.I_IOINTADDRDOUT10
io_intaddrdout[11] => hphy_inst.I_IOINTADDRDOUT11
io_intaddrdout[12] => hphy_inst.I_IOINTADDRDOUT12
io_intaddrdout[13] => hphy_inst.I_IOINTADDRDOUT13
io_intaddrdout[14] => hphy_inst.I_IOINTADDRDOUT14
io_intaddrdout[15] => hphy_inst.I_IOINTADDRDOUT15
io_intaddrdout[16] => hphy_inst.I_IOINTADDRDOUT16
io_intaddrdout[17] => hphy_inst.I_IOINTADDRDOUT17
io_intaddrdout[18] => hphy_inst.I_IOINTADDRDOUT18
io_intaddrdout[19] => hphy_inst.I_IOINTADDRDOUT19
io_intaddrdout[20] => hphy_inst.I_IOINTADDRDOUT20
io_intaddrdout[21] => hphy_inst.I_IOINTADDRDOUT21
io_intaddrdout[22] => hphy_inst.I_IOINTADDRDOUT22
io_intaddrdout[23] => hphy_inst.I_IOINTADDRDOUT23
io_intaddrdout[24] => hphy_inst.I_IOINTADDRDOUT24
io_intaddrdout[25] => hphy_inst.I_IOINTADDRDOUT25
io_intaddrdout[26] => hphy_inst.I_IOINTADDRDOUT26
io_intaddrdout[27] => hphy_inst.I_IOINTADDRDOUT27
io_intaddrdout[28] => hphy_inst.I_IOINTADDRDOUT28
io_intaddrdout[29] => hphy_inst.I_IOINTADDRDOUT29
io_intaddrdout[30] => hphy_inst.I_IOINTADDRDOUT30
io_intaddrdout[31] => hphy_inst.I_IOINTADDRDOUT31
io_intaddrdout[32] => hphy_inst.I_IOINTADDRDOUT32
io_intaddrdout[33] => hphy_inst.I_IOINTADDRDOUT33
io_intaddrdout[34] => hphy_inst.I_IOINTADDRDOUT34
io_intaddrdout[35] => hphy_inst.I_IOINTADDRDOUT35
io_intaddrdout[36] => hphy_inst.I_IOINTADDRDOUT36
io_intaddrdout[37] => hphy_inst.I_IOINTADDRDOUT37
io_intaddrdout[38] => hphy_inst.I_IOINTADDRDOUT38
io_intaddrdout[39] => hphy_inst.I_IOINTADDRDOUT39
io_intaddrdout[40] => hphy_inst.I_IOINTADDRDOUT40
io_intaddrdout[41] => hphy_inst.I_IOINTADDRDOUT41
io_intaddrdout[42] => hphy_inst.I_IOINTADDRDOUT42
io_intaddrdout[43] => hphy_inst.I_IOINTADDRDOUT43
io_intaddrdout[44] => hphy_inst.I_IOINTADDRDOUT44
io_intaddrdout[45] => hphy_inst.I_IOINTADDRDOUT45
io_intaddrdout[46] => hphy_inst.I_IOINTADDRDOUT46
io_intaddrdout[47] => hphy_inst.I_IOINTADDRDOUT47
io_intaddrdout[48] => hphy_inst.I_IOINTADDRDOUT48
io_intaddrdout[49] => hphy_inst.I_IOINTADDRDOUT49
io_intaddrdout[50] => hphy_inst.I_IOINTADDRDOUT50
io_intaddrdout[51] => hphy_inst.I_IOINTADDRDOUT51
io_intaddrdout[52] => hphy_inst.I_IOINTADDRDOUT52
io_intaddrdout[53] => hphy_inst.I_IOINTADDRDOUT53
io_intaddrdout[54] => hphy_inst.I_IOINTADDRDOUT54
io_intaddrdout[55] => hphy_inst.I_IOINTADDRDOUT55
io_intaddrdout[56] => hphy_inst.I_IOINTADDRDOUT56
io_intaddrdout[57] => hphy_inst.I_IOINTADDRDOUT57
io_intaddrdout[58] => hphy_inst.I_IOINTADDRDOUT58
io_intaddrdout[59] => hphy_inst.I_IOINTADDRDOUT59
io_intaddrdout[60] => hphy_inst.I_IOINTADDRDOUT60
io_intaddrdout[61] => hphy_inst.I_IOINTADDRDOUT61
io_intaddrdout[62] => hphy_inst.I_IOINTADDRDOUT62
io_intaddrdout[63] => hphy_inst.I_IOINTADDRDOUT63
io_intbadout[0] => hphy_inst.I_IOINTBADOUT
io_intbadout[1] => hphy_inst.I_IOINTBADOUT1
io_intbadout[2] => hphy_inst.I_IOINTBADOUT2
io_intbadout[3] => hphy_inst.I_IOINTBADOUT3
io_intbadout[4] => hphy_inst.I_IOINTBADOUT4
io_intbadout[5] => hphy_inst.I_IOINTBADOUT5
io_intbadout[6] => hphy_inst.I_IOINTBADOUT6
io_intbadout[7] => hphy_inst.I_IOINTBADOUT7
io_intbadout[8] => hphy_inst.I_IOINTBADOUT8
io_intbadout[9] => hphy_inst.I_IOINTBADOUT9
io_intbadout[10] => hphy_inst.I_IOINTBADOUT10
io_intbadout[11] => hphy_inst.I_IOINTBADOUT11
io_intcasndout[0] => hphy_inst.I_IOINTCASNDOUT
io_intcasndout[1] => hphy_inst.I_IOINTCASNDOUT1
io_intcasndout[2] => hphy_inst.I_IOINTCASNDOUT2
io_intcasndout[3] => hphy_inst.I_IOINTCASNDOUT3
io_intckdout[0] => hphy_inst.I_IOINTCKDOUT
io_intckdout[1] => hphy_inst.I_IOINTCKDOUT1
io_intckdout[2] => hphy_inst.I_IOINTCKDOUT2
io_intckdout[3] => hphy_inst.I_IOINTCKDOUT3
io_intckedout[0] => hphy_inst.I_IOINTCKEDOUT
io_intckedout[1] => hphy_inst.I_IOINTCKEDOUT1
io_intckedout[2] => hphy_inst.I_IOINTCKEDOUT2
io_intckedout[3] => hphy_inst.I_IOINTCKEDOUT3
io_intckedout[4] => hphy_inst.I_IOINTCKEDOUT4
io_intckedout[5] => hphy_inst.I_IOINTCKEDOUT5
io_intckedout[6] => hphy_inst.I_IOINTCKEDOUT6
io_intckedout[7] => hphy_inst.I_IOINTCKEDOUT7
io_intckndout[0] => hphy_inst.I_IOINTCKNDOUT
io_intckndout[1] => hphy_inst.I_IOINTCKNDOUT1
io_intckndout[2] => hphy_inst.I_IOINTCKNDOUT2
io_intckndout[3] => hphy_inst.I_IOINTCKNDOUT3
io_intcsndout[0] => hphy_inst.I_IOINTCSNDOUT
io_intcsndout[1] => hphy_inst.I_IOINTCSNDOUT1
io_intcsndout[2] => hphy_inst.I_IOINTCSNDOUT2
io_intcsndout[3] => hphy_inst.I_IOINTCSNDOUT3
io_intcsndout[4] => hphy_inst.I_IOINTCSNDOUT4
io_intcsndout[5] => hphy_inst.I_IOINTCSNDOUT5
io_intcsndout[6] => hphy_inst.I_IOINTCSNDOUT6
io_intcsndout[7] => hphy_inst.I_IOINTCSNDOUT7
io_intdmdout[0] => hphy_inst.I_IOINTDMDOUT
io_intdmdout[1] => hphy_inst.I_IOINTDMDOUT1
io_intdmdout[2] => hphy_inst.I_IOINTDMDOUT2
io_intdmdout[3] => hphy_inst.I_IOINTDMDOUT3
io_intdmdout[4] => hphy_inst.I_IOINTDMDOUT4
io_intdmdout[5] => hphy_inst.I_IOINTDMDOUT5
io_intdmdout[6] => hphy_inst.I_IOINTDMDOUT6
io_intdmdout[7] => hphy_inst.I_IOINTDMDOUT7
io_intdmdout[8] => hphy_inst.I_IOINTDMDOUT8
io_intdmdout[9] => hphy_inst.I_IOINTDMDOUT9
io_intdmdout[10] => hphy_inst.I_IOINTDMDOUT10
io_intdmdout[11] => hphy_inst.I_IOINTDMDOUT11
io_intdmdout[12] => hphy_inst.I_IOINTDMDOUT12
io_intdmdout[13] => hphy_inst.I_IOINTDMDOUT13
io_intdmdout[14] => hphy_inst.I_IOINTDMDOUT14
io_intdmdout[15] => hphy_inst.I_IOINTDMDOUT15
io_intdmdout[16] => hphy_inst.I_IOINTDMDOUT16
io_intdmdout[17] => hphy_inst.I_IOINTDMDOUT17
io_intdmdout[18] => hphy_inst.I_IOINTDMDOUT18
io_intdmdout[19] => hphy_inst.I_IOINTDMDOUT19
io_intdqdin[0] <= hphy_inst.O_IOINTDQDIN
io_intdqdin[1] <= hphy_inst.O_IOINTDQDIN1
io_intdqdin[2] <= hphy_inst.O_IOINTDQDIN2
io_intdqdin[3] <= hphy_inst.O_IOINTDQDIN3
io_intdqdin[4] <= hphy_inst.O_IOINTDQDIN4
io_intdqdin[5] <= hphy_inst.O_IOINTDQDIN5
io_intdqdin[6] <= hphy_inst.O_IOINTDQDIN6
io_intdqdin[7] <= hphy_inst.O_IOINTDQDIN7
io_intdqdin[8] <= hphy_inst.O_IOINTDQDIN8
io_intdqdin[9] <= hphy_inst.O_IOINTDQDIN9
io_intdqdin[10] <= hphy_inst.O_IOINTDQDIN10
io_intdqdin[11] <= hphy_inst.O_IOINTDQDIN11
io_intdqdin[12] <= hphy_inst.O_IOINTDQDIN12
io_intdqdin[13] <= hphy_inst.O_IOINTDQDIN13
io_intdqdin[14] <= hphy_inst.O_IOINTDQDIN14
io_intdqdin[15] <= hphy_inst.O_IOINTDQDIN15
io_intdqdin[16] <= hphy_inst.O_IOINTDQDIN16
io_intdqdin[17] <= hphy_inst.O_IOINTDQDIN17
io_intdqdin[18] <= hphy_inst.O_IOINTDQDIN18
io_intdqdin[19] <= hphy_inst.O_IOINTDQDIN19
io_intdqdin[20] <= hphy_inst.O_IOINTDQDIN20
io_intdqdin[21] <= hphy_inst.O_IOINTDQDIN21
io_intdqdin[22] <= hphy_inst.O_IOINTDQDIN22
io_intdqdin[23] <= hphy_inst.O_IOINTDQDIN23
io_intdqdin[24] <= hphy_inst.O_IOINTDQDIN24
io_intdqdin[25] <= hphy_inst.O_IOINTDQDIN25
io_intdqdin[26] <= hphy_inst.O_IOINTDQDIN26
io_intdqdin[27] <= hphy_inst.O_IOINTDQDIN27
io_intdqdin[28] <= hphy_inst.O_IOINTDQDIN28
io_intdqdin[29] <= hphy_inst.O_IOINTDQDIN29
io_intdqdin[30] <= hphy_inst.O_IOINTDQDIN30
io_intdqdin[31] <= hphy_inst.O_IOINTDQDIN31
io_intdqdin[32] <= hphy_inst.O_IOINTDQDIN32
io_intdqdin[33] <= hphy_inst.O_IOINTDQDIN33
io_intdqdin[34] <= hphy_inst.O_IOINTDQDIN34
io_intdqdin[35] <= hphy_inst.O_IOINTDQDIN35
io_intdqdin[36] <= hphy_inst.O_IOINTDQDIN36
io_intdqdin[37] <= hphy_inst.O_IOINTDQDIN37
io_intdqdin[38] <= hphy_inst.O_IOINTDQDIN38
io_intdqdin[39] <= hphy_inst.O_IOINTDQDIN39
io_intdqdin[40] <= hphy_inst.O_IOINTDQDIN40
io_intdqdin[41] <= hphy_inst.O_IOINTDQDIN41
io_intdqdin[42] <= hphy_inst.O_IOINTDQDIN42
io_intdqdin[43] <= hphy_inst.O_IOINTDQDIN43
io_intdqdin[44] <= hphy_inst.O_IOINTDQDIN44
io_intdqdin[45] <= hphy_inst.O_IOINTDQDIN45
io_intdqdin[46] <= hphy_inst.O_IOINTDQDIN46
io_intdqdin[47] <= hphy_inst.O_IOINTDQDIN47
io_intdqdin[48] <= hphy_inst.O_IOINTDQDIN48
io_intdqdin[49] <= hphy_inst.O_IOINTDQDIN49
io_intdqdin[50] <= hphy_inst.O_IOINTDQDIN50
io_intdqdin[51] <= hphy_inst.O_IOINTDQDIN51
io_intdqdin[52] <= hphy_inst.O_IOINTDQDIN52
io_intdqdin[53] <= hphy_inst.O_IOINTDQDIN53
io_intdqdin[54] <= hphy_inst.O_IOINTDQDIN54
io_intdqdin[55] <= hphy_inst.O_IOINTDQDIN55
io_intdqdin[56] <= hphy_inst.O_IOINTDQDIN56
io_intdqdin[57] <= hphy_inst.O_IOINTDQDIN57
io_intdqdin[58] <= hphy_inst.O_IOINTDQDIN58
io_intdqdin[59] <= hphy_inst.O_IOINTDQDIN59
io_intdqdin[60] <= hphy_inst.O_IOINTDQDIN60
io_intdqdin[61] <= hphy_inst.O_IOINTDQDIN61
io_intdqdin[62] <= hphy_inst.O_IOINTDQDIN62
io_intdqdin[63] <= hphy_inst.O_IOINTDQDIN63
io_intdqdin[64] <= hphy_inst.O_IOINTDQDIN64
io_intdqdin[65] <= hphy_inst.O_IOINTDQDIN65
io_intdqdin[66] <= hphy_inst.O_IOINTDQDIN66
io_intdqdin[67] <= hphy_inst.O_IOINTDQDIN67
io_intdqdin[68] <= hphy_inst.O_IOINTDQDIN68
io_intdqdin[69] <= hphy_inst.O_IOINTDQDIN69
io_intdqdin[70] <= hphy_inst.O_IOINTDQDIN70
io_intdqdin[71] <= hphy_inst.O_IOINTDQDIN71
io_intdqdin[72] <= hphy_inst.O_IOINTDQDIN72
io_intdqdin[73] <= hphy_inst.O_IOINTDQDIN73
io_intdqdin[74] <= hphy_inst.O_IOINTDQDIN74
io_intdqdin[75] <= hphy_inst.O_IOINTDQDIN75
io_intdqdin[76] <= hphy_inst.O_IOINTDQDIN76
io_intdqdin[77] <= hphy_inst.O_IOINTDQDIN77
io_intdqdin[78] <= hphy_inst.O_IOINTDQDIN78
io_intdqdin[79] <= hphy_inst.O_IOINTDQDIN79
io_intdqdin[80] <= hphy_inst.O_IOINTDQDIN80
io_intdqdin[81] <= hphy_inst.O_IOINTDQDIN81
io_intdqdin[82] <= hphy_inst.O_IOINTDQDIN82
io_intdqdin[83] <= hphy_inst.O_IOINTDQDIN83
io_intdqdin[84] <= hphy_inst.O_IOINTDQDIN84
io_intdqdin[85] <= hphy_inst.O_IOINTDQDIN85
io_intdqdin[86] <= hphy_inst.O_IOINTDQDIN86
io_intdqdin[87] <= hphy_inst.O_IOINTDQDIN87
io_intdqdin[88] <= hphy_inst.O_IOINTDQDIN88
io_intdqdin[89] <= hphy_inst.O_IOINTDQDIN89
io_intdqdin[90] <= hphy_inst.O_IOINTDQDIN90
io_intdqdin[91] <= hphy_inst.O_IOINTDQDIN91
io_intdqdin[92] <= hphy_inst.O_IOINTDQDIN92
io_intdqdin[93] <= hphy_inst.O_IOINTDQDIN93
io_intdqdin[94] <= hphy_inst.O_IOINTDQDIN94
io_intdqdin[95] <= hphy_inst.O_IOINTDQDIN95
io_intdqdin[96] <= hphy_inst.O_IOINTDQDIN96
io_intdqdin[97] <= hphy_inst.O_IOINTDQDIN97
io_intdqdin[98] <= hphy_inst.O_IOINTDQDIN98
io_intdqdin[99] <= hphy_inst.O_IOINTDQDIN99
io_intdqdin[100] <= hphy_inst.O_IOINTDQDIN100
io_intdqdin[101] <= hphy_inst.O_IOINTDQDIN101
io_intdqdin[102] <= hphy_inst.O_IOINTDQDIN102
io_intdqdin[103] <= hphy_inst.O_IOINTDQDIN103
io_intdqdin[104] <= hphy_inst.O_IOINTDQDIN104
io_intdqdin[105] <= hphy_inst.O_IOINTDQDIN105
io_intdqdin[106] <= hphy_inst.O_IOINTDQDIN106
io_intdqdin[107] <= hphy_inst.O_IOINTDQDIN107
io_intdqdin[108] <= hphy_inst.O_IOINTDQDIN108
io_intdqdin[109] <= hphy_inst.O_IOINTDQDIN109
io_intdqdin[110] <= hphy_inst.O_IOINTDQDIN110
io_intdqdin[111] <= hphy_inst.O_IOINTDQDIN111
io_intdqdin[112] <= hphy_inst.O_IOINTDQDIN112
io_intdqdin[113] <= hphy_inst.O_IOINTDQDIN113
io_intdqdin[114] <= hphy_inst.O_IOINTDQDIN114
io_intdqdin[115] <= hphy_inst.O_IOINTDQDIN115
io_intdqdin[116] <= hphy_inst.O_IOINTDQDIN116
io_intdqdin[117] <= hphy_inst.O_IOINTDQDIN117
io_intdqdin[118] <= hphy_inst.O_IOINTDQDIN118
io_intdqdin[119] <= hphy_inst.O_IOINTDQDIN119
io_intdqdin[120] <= hphy_inst.O_IOINTDQDIN120
io_intdqdin[121] <= hphy_inst.O_IOINTDQDIN121
io_intdqdin[122] <= hphy_inst.O_IOINTDQDIN122
io_intdqdin[123] <= hphy_inst.O_IOINTDQDIN123
io_intdqdin[124] <= hphy_inst.O_IOINTDQDIN124
io_intdqdin[125] <= hphy_inst.O_IOINTDQDIN125
io_intdqdin[126] <= hphy_inst.O_IOINTDQDIN126
io_intdqdin[127] <= hphy_inst.O_IOINTDQDIN127
io_intdqdin[128] <= hphy_inst.O_IOINTDQDIN128
io_intdqdin[129] <= hphy_inst.O_IOINTDQDIN129
io_intdqdin[130] <= hphy_inst.O_IOINTDQDIN130
io_intdqdin[131] <= hphy_inst.O_IOINTDQDIN131
io_intdqdin[132] <= hphy_inst.O_IOINTDQDIN132
io_intdqdin[133] <= hphy_inst.O_IOINTDQDIN133
io_intdqdin[134] <= hphy_inst.O_IOINTDQDIN134
io_intdqdin[135] <= hphy_inst.O_IOINTDQDIN135
io_intdqdin[136] <= hphy_inst.O_IOINTDQDIN136
io_intdqdin[137] <= hphy_inst.O_IOINTDQDIN137
io_intdqdin[138] <= hphy_inst.O_IOINTDQDIN138
io_intdqdin[139] <= hphy_inst.O_IOINTDQDIN139
io_intdqdin[140] <= hphy_inst.O_IOINTDQDIN140
io_intdqdin[141] <= hphy_inst.O_IOINTDQDIN141
io_intdqdin[142] <= hphy_inst.O_IOINTDQDIN142
io_intdqdin[143] <= hphy_inst.O_IOINTDQDIN143
io_intdqdin[144] <= hphy_inst.O_IOINTDQDIN144
io_intdqdin[145] <= hphy_inst.O_IOINTDQDIN145
io_intdqdin[146] <= hphy_inst.O_IOINTDQDIN146
io_intdqdin[147] <= hphy_inst.O_IOINTDQDIN147
io_intdqdin[148] <= hphy_inst.O_IOINTDQDIN148
io_intdqdin[149] <= hphy_inst.O_IOINTDQDIN149
io_intdqdin[150] <= hphy_inst.O_IOINTDQDIN150
io_intdqdin[151] <= hphy_inst.O_IOINTDQDIN151
io_intdqdin[152] <= hphy_inst.O_IOINTDQDIN152
io_intdqdin[153] <= hphy_inst.O_IOINTDQDIN153
io_intdqdin[154] <= hphy_inst.O_IOINTDQDIN154
io_intdqdin[155] <= hphy_inst.O_IOINTDQDIN155
io_intdqdin[156] <= hphy_inst.O_IOINTDQDIN156
io_intdqdin[157] <= hphy_inst.O_IOINTDQDIN157
io_intdqdin[158] <= hphy_inst.O_IOINTDQDIN158
io_intdqdin[159] <= hphy_inst.O_IOINTDQDIN159
io_intdqdin[160] <= hphy_inst.O_IOINTDQDIN160
io_intdqdin[161] <= hphy_inst.O_IOINTDQDIN161
io_intdqdin[162] <= hphy_inst.O_IOINTDQDIN162
io_intdqdin[163] <= hphy_inst.O_IOINTDQDIN163
io_intdqdin[164] <= hphy_inst.O_IOINTDQDIN164
io_intdqdin[165] <= hphy_inst.O_IOINTDQDIN165
io_intdqdin[166] <= hphy_inst.O_IOINTDQDIN166
io_intdqdin[167] <= hphy_inst.O_IOINTDQDIN167
io_intdqdin[168] <= hphy_inst.O_IOINTDQDIN168
io_intdqdin[169] <= hphy_inst.O_IOINTDQDIN169
io_intdqdin[170] <= hphy_inst.O_IOINTDQDIN170
io_intdqdin[171] <= hphy_inst.O_IOINTDQDIN171
io_intdqdin[172] <= hphy_inst.O_IOINTDQDIN172
io_intdqdin[173] <= hphy_inst.O_IOINTDQDIN173
io_intdqdin[174] <= hphy_inst.O_IOINTDQDIN174
io_intdqdin[175] <= hphy_inst.O_IOINTDQDIN175
io_intdqdin[176] <= hphy_inst.O_IOINTDQDIN176
io_intdqdin[177] <= hphy_inst.O_IOINTDQDIN177
io_intdqdin[178] <= hphy_inst.O_IOINTDQDIN178
io_intdqdin[179] <= hphy_inst.O_IOINTDQDIN179
io_intdqdout[0] => hphy_inst.I_IOINTDQDOUT
io_intdqdout[1] => hphy_inst.I_IOINTDQDOUT1
io_intdqdout[2] => hphy_inst.I_IOINTDQDOUT2
io_intdqdout[3] => hphy_inst.I_IOINTDQDOUT3
io_intdqdout[4] => hphy_inst.I_IOINTDQDOUT4
io_intdqdout[5] => hphy_inst.I_IOINTDQDOUT5
io_intdqdout[6] => hphy_inst.I_IOINTDQDOUT6
io_intdqdout[7] => hphy_inst.I_IOINTDQDOUT7
io_intdqdout[8] => hphy_inst.I_IOINTDQDOUT8
io_intdqdout[9] => hphy_inst.I_IOINTDQDOUT9
io_intdqdout[10] => hphy_inst.I_IOINTDQDOUT10
io_intdqdout[11] => hphy_inst.I_IOINTDQDOUT11
io_intdqdout[12] => hphy_inst.I_IOINTDQDOUT12
io_intdqdout[13] => hphy_inst.I_IOINTDQDOUT13
io_intdqdout[14] => hphy_inst.I_IOINTDQDOUT14
io_intdqdout[15] => hphy_inst.I_IOINTDQDOUT15
io_intdqdout[16] => hphy_inst.I_IOINTDQDOUT16
io_intdqdout[17] => hphy_inst.I_IOINTDQDOUT17
io_intdqdout[18] => hphy_inst.I_IOINTDQDOUT18
io_intdqdout[19] => hphy_inst.I_IOINTDQDOUT19
io_intdqdout[20] => hphy_inst.I_IOINTDQDOUT20
io_intdqdout[21] => hphy_inst.I_IOINTDQDOUT21
io_intdqdout[22] => hphy_inst.I_IOINTDQDOUT22
io_intdqdout[23] => hphy_inst.I_IOINTDQDOUT23
io_intdqdout[24] => hphy_inst.I_IOINTDQDOUT24
io_intdqdout[25] => hphy_inst.I_IOINTDQDOUT25
io_intdqdout[26] => hphy_inst.I_IOINTDQDOUT26
io_intdqdout[27] => hphy_inst.I_IOINTDQDOUT27
io_intdqdout[28] => hphy_inst.I_IOINTDQDOUT28
io_intdqdout[29] => hphy_inst.I_IOINTDQDOUT29
io_intdqdout[30] => hphy_inst.I_IOINTDQDOUT30
io_intdqdout[31] => hphy_inst.I_IOINTDQDOUT31
io_intdqdout[32] => hphy_inst.I_IOINTDQDOUT32
io_intdqdout[33] => hphy_inst.I_IOINTDQDOUT33
io_intdqdout[34] => hphy_inst.I_IOINTDQDOUT34
io_intdqdout[35] => hphy_inst.I_IOINTDQDOUT35
io_intdqdout[36] => hphy_inst.I_IOINTDQDOUT36
io_intdqdout[37] => hphy_inst.I_IOINTDQDOUT37
io_intdqdout[38] => hphy_inst.I_IOINTDQDOUT38
io_intdqdout[39] => hphy_inst.I_IOINTDQDOUT39
io_intdqdout[40] => hphy_inst.I_IOINTDQDOUT40
io_intdqdout[41] => hphy_inst.I_IOINTDQDOUT41
io_intdqdout[42] => hphy_inst.I_IOINTDQDOUT42
io_intdqdout[43] => hphy_inst.I_IOINTDQDOUT43
io_intdqdout[44] => hphy_inst.I_IOINTDQDOUT44
io_intdqdout[45] => hphy_inst.I_IOINTDQDOUT45
io_intdqdout[46] => hphy_inst.I_IOINTDQDOUT46
io_intdqdout[47] => hphy_inst.I_IOINTDQDOUT47
io_intdqdout[48] => hphy_inst.I_IOINTDQDOUT48
io_intdqdout[49] => hphy_inst.I_IOINTDQDOUT49
io_intdqdout[50] => hphy_inst.I_IOINTDQDOUT50
io_intdqdout[51] => hphy_inst.I_IOINTDQDOUT51
io_intdqdout[52] => hphy_inst.I_IOINTDQDOUT52
io_intdqdout[53] => hphy_inst.I_IOINTDQDOUT53
io_intdqdout[54] => hphy_inst.I_IOINTDQDOUT54
io_intdqdout[55] => hphy_inst.I_IOINTDQDOUT55
io_intdqdout[56] => hphy_inst.I_IOINTDQDOUT56
io_intdqdout[57] => hphy_inst.I_IOINTDQDOUT57
io_intdqdout[58] => hphy_inst.I_IOINTDQDOUT58
io_intdqdout[59] => hphy_inst.I_IOINTDQDOUT59
io_intdqdout[60] => hphy_inst.I_IOINTDQDOUT60
io_intdqdout[61] => hphy_inst.I_IOINTDQDOUT61
io_intdqdout[62] => hphy_inst.I_IOINTDQDOUT62
io_intdqdout[63] => hphy_inst.I_IOINTDQDOUT63
io_intdqdout[64] => hphy_inst.I_IOINTDQDOUT64
io_intdqdout[65] => hphy_inst.I_IOINTDQDOUT65
io_intdqdout[66] => hphy_inst.I_IOINTDQDOUT66
io_intdqdout[67] => hphy_inst.I_IOINTDQDOUT67
io_intdqdout[68] => hphy_inst.I_IOINTDQDOUT68
io_intdqdout[69] => hphy_inst.I_IOINTDQDOUT69
io_intdqdout[70] => hphy_inst.I_IOINTDQDOUT70
io_intdqdout[71] => hphy_inst.I_IOINTDQDOUT71
io_intdqdout[72] => hphy_inst.I_IOINTDQDOUT72
io_intdqdout[73] => hphy_inst.I_IOINTDQDOUT73
io_intdqdout[74] => hphy_inst.I_IOINTDQDOUT74
io_intdqdout[75] => hphy_inst.I_IOINTDQDOUT75
io_intdqdout[76] => hphy_inst.I_IOINTDQDOUT76
io_intdqdout[77] => hphy_inst.I_IOINTDQDOUT77
io_intdqdout[78] => hphy_inst.I_IOINTDQDOUT78
io_intdqdout[79] => hphy_inst.I_IOINTDQDOUT79
io_intdqdout[80] => hphy_inst.I_IOINTDQDOUT80
io_intdqdout[81] => hphy_inst.I_IOINTDQDOUT81
io_intdqdout[82] => hphy_inst.I_IOINTDQDOUT82
io_intdqdout[83] => hphy_inst.I_IOINTDQDOUT83
io_intdqdout[84] => hphy_inst.I_IOINTDQDOUT84
io_intdqdout[85] => hphy_inst.I_IOINTDQDOUT85
io_intdqdout[86] => hphy_inst.I_IOINTDQDOUT86
io_intdqdout[87] => hphy_inst.I_IOINTDQDOUT87
io_intdqdout[88] => hphy_inst.I_IOINTDQDOUT88
io_intdqdout[89] => hphy_inst.I_IOINTDQDOUT89
io_intdqdout[90] => hphy_inst.I_IOINTDQDOUT90
io_intdqdout[91] => hphy_inst.I_IOINTDQDOUT91
io_intdqdout[92] => hphy_inst.I_IOINTDQDOUT92
io_intdqdout[93] => hphy_inst.I_IOINTDQDOUT93
io_intdqdout[94] => hphy_inst.I_IOINTDQDOUT94
io_intdqdout[95] => hphy_inst.I_IOINTDQDOUT95
io_intdqdout[96] => hphy_inst.I_IOINTDQDOUT96
io_intdqdout[97] => hphy_inst.I_IOINTDQDOUT97
io_intdqdout[98] => hphy_inst.I_IOINTDQDOUT98
io_intdqdout[99] => hphy_inst.I_IOINTDQDOUT99
io_intdqdout[100] => hphy_inst.I_IOINTDQDOUT100
io_intdqdout[101] => hphy_inst.I_IOINTDQDOUT101
io_intdqdout[102] => hphy_inst.I_IOINTDQDOUT102
io_intdqdout[103] => hphy_inst.I_IOINTDQDOUT103
io_intdqdout[104] => hphy_inst.I_IOINTDQDOUT104
io_intdqdout[105] => hphy_inst.I_IOINTDQDOUT105
io_intdqdout[106] => hphy_inst.I_IOINTDQDOUT106
io_intdqdout[107] => hphy_inst.I_IOINTDQDOUT107
io_intdqdout[108] => hphy_inst.I_IOINTDQDOUT108
io_intdqdout[109] => hphy_inst.I_IOINTDQDOUT109
io_intdqdout[110] => hphy_inst.I_IOINTDQDOUT110
io_intdqdout[111] => hphy_inst.I_IOINTDQDOUT111
io_intdqdout[112] => hphy_inst.I_IOINTDQDOUT112
io_intdqdout[113] => hphy_inst.I_IOINTDQDOUT113
io_intdqdout[114] => hphy_inst.I_IOINTDQDOUT114
io_intdqdout[115] => hphy_inst.I_IOINTDQDOUT115
io_intdqdout[116] => hphy_inst.I_IOINTDQDOUT116
io_intdqdout[117] => hphy_inst.I_IOINTDQDOUT117
io_intdqdout[118] => hphy_inst.I_IOINTDQDOUT118
io_intdqdout[119] => hphy_inst.I_IOINTDQDOUT119
io_intdqdout[120] => hphy_inst.I_IOINTDQDOUT120
io_intdqdout[121] => hphy_inst.I_IOINTDQDOUT121
io_intdqdout[122] => hphy_inst.I_IOINTDQDOUT122
io_intdqdout[123] => hphy_inst.I_IOINTDQDOUT123
io_intdqdout[124] => hphy_inst.I_IOINTDQDOUT124
io_intdqdout[125] => hphy_inst.I_IOINTDQDOUT125
io_intdqdout[126] => hphy_inst.I_IOINTDQDOUT126
io_intdqdout[127] => hphy_inst.I_IOINTDQDOUT127
io_intdqdout[128] => hphy_inst.I_IOINTDQDOUT128
io_intdqdout[129] => hphy_inst.I_IOINTDQDOUT129
io_intdqdout[130] => hphy_inst.I_IOINTDQDOUT130
io_intdqdout[131] => hphy_inst.I_IOINTDQDOUT131
io_intdqdout[132] => hphy_inst.I_IOINTDQDOUT132
io_intdqdout[133] => hphy_inst.I_IOINTDQDOUT133
io_intdqdout[134] => hphy_inst.I_IOINTDQDOUT134
io_intdqdout[135] => hphy_inst.I_IOINTDQDOUT135
io_intdqdout[136] => hphy_inst.I_IOINTDQDOUT136
io_intdqdout[137] => hphy_inst.I_IOINTDQDOUT137
io_intdqdout[138] => hphy_inst.I_IOINTDQDOUT138
io_intdqdout[139] => hphy_inst.I_IOINTDQDOUT139
io_intdqdout[140] => hphy_inst.I_IOINTDQDOUT140
io_intdqdout[141] => hphy_inst.I_IOINTDQDOUT141
io_intdqdout[142] => hphy_inst.I_IOINTDQDOUT142
io_intdqdout[143] => hphy_inst.I_IOINTDQDOUT143
io_intdqdout[144] => hphy_inst.I_IOINTDQDOUT144
io_intdqdout[145] => hphy_inst.I_IOINTDQDOUT145
io_intdqdout[146] => hphy_inst.I_IOINTDQDOUT146
io_intdqdout[147] => hphy_inst.I_IOINTDQDOUT147
io_intdqdout[148] => hphy_inst.I_IOINTDQDOUT148
io_intdqdout[149] => hphy_inst.I_IOINTDQDOUT149
io_intdqdout[150] => hphy_inst.I_IOINTDQDOUT150
io_intdqdout[151] => hphy_inst.I_IOINTDQDOUT151
io_intdqdout[152] => hphy_inst.I_IOINTDQDOUT152
io_intdqdout[153] => hphy_inst.I_IOINTDQDOUT153
io_intdqdout[154] => hphy_inst.I_IOINTDQDOUT154
io_intdqdout[155] => hphy_inst.I_IOINTDQDOUT155
io_intdqdout[156] => hphy_inst.I_IOINTDQDOUT156
io_intdqdout[157] => hphy_inst.I_IOINTDQDOUT157
io_intdqdout[158] => hphy_inst.I_IOINTDQDOUT158
io_intdqdout[159] => hphy_inst.I_IOINTDQDOUT159
io_intdqdout[160] => hphy_inst.I_IOINTDQDOUT160
io_intdqdout[161] => hphy_inst.I_IOINTDQDOUT161
io_intdqdout[162] => hphy_inst.I_IOINTDQDOUT162
io_intdqdout[163] => hphy_inst.I_IOINTDQDOUT163
io_intdqdout[164] => hphy_inst.I_IOINTDQDOUT164
io_intdqdout[165] => hphy_inst.I_IOINTDQDOUT165
io_intdqdout[166] => hphy_inst.I_IOINTDQDOUT166
io_intdqdout[167] => hphy_inst.I_IOINTDQDOUT167
io_intdqdout[168] => hphy_inst.I_IOINTDQDOUT168
io_intdqdout[169] => hphy_inst.I_IOINTDQDOUT169
io_intdqdout[170] => hphy_inst.I_IOINTDQDOUT170
io_intdqdout[171] => hphy_inst.I_IOINTDQDOUT171
io_intdqdout[172] => hphy_inst.I_IOINTDQDOUT172
io_intdqdout[173] => hphy_inst.I_IOINTDQDOUT173
io_intdqdout[174] => hphy_inst.I_IOINTDQDOUT174
io_intdqdout[175] => hphy_inst.I_IOINTDQDOUT175
io_intdqdout[176] => hphy_inst.I_IOINTDQDOUT176
io_intdqdout[177] => hphy_inst.I_IOINTDQDOUT177
io_intdqdout[178] => hphy_inst.I_IOINTDQDOUT178
io_intdqdout[179] => hphy_inst.I_IOINTDQDOUT179
io_intdqoe[0] => hphy_inst.I_IOINTDQOE
io_intdqoe[1] => hphy_inst.I_IOINTDQOE1
io_intdqoe[2] => hphy_inst.I_IOINTDQOE2
io_intdqoe[3] => hphy_inst.I_IOINTDQOE3
io_intdqoe[4] => hphy_inst.I_IOINTDQOE4
io_intdqoe[5] => hphy_inst.I_IOINTDQOE5
io_intdqoe[6] => hphy_inst.I_IOINTDQOE6
io_intdqoe[7] => hphy_inst.I_IOINTDQOE7
io_intdqoe[8] => hphy_inst.I_IOINTDQOE8
io_intdqoe[9] => hphy_inst.I_IOINTDQOE9
io_intdqoe[10] => hphy_inst.I_IOINTDQOE10
io_intdqoe[11] => hphy_inst.I_IOINTDQOE11
io_intdqoe[12] => hphy_inst.I_IOINTDQOE12
io_intdqoe[13] => hphy_inst.I_IOINTDQOE13
io_intdqoe[14] => hphy_inst.I_IOINTDQOE14
io_intdqoe[15] => hphy_inst.I_IOINTDQOE15
io_intdqoe[16] => hphy_inst.I_IOINTDQOE16
io_intdqoe[17] => hphy_inst.I_IOINTDQOE17
io_intdqoe[18] => hphy_inst.I_IOINTDQOE18
io_intdqoe[19] => hphy_inst.I_IOINTDQOE19
io_intdqoe[20] => hphy_inst.I_IOINTDQOE20
io_intdqoe[21] => hphy_inst.I_IOINTDQOE21
io_intdqoe[22] => hphy_inst.I_IOINTDQOE22
io_intdqoe[23] => hphy_inst.I_IOINTDQOE23
io_intdqoe[24] => hphy_inst.I_IOINTDQOE24
io_intdqoe[25] => hphy_inst.I_IOINTDQOE25
io_intdqoe[26] => hphy_inst.I_IOINTDQOE26
io_intdqoe[27] => hphy_inst.I_IOINTDQOE27
io_intdqoe[28] => hphy_inst.I_IOINTDQOE28
io_intdqoe[29] => hphy_inst.I_IOINTDQOE29
io_intdqoe[30] => hphy_inst.I_IOINTDQOE30
io_intdqoe[31] => hphy_inst.I_IOINTDQOE31
io_intdqoe[32] => hphy_inst.I_IOINTDQOE32
io_intdqoe[33] => hphy_inst.I_IOINTDQOE33
io_intdqoe[34] => hphy_inst.I_IOINTDQOE34
io_intdqoe[35] => hphy_inst.I_IOINTDQOE35
io_intdqoe[36] => hphy_inst.I_IOINTDQOE36
io_intdqoe[37] => hphy_inst.I_IOINTDQOE37
io_intdqoe[38] => hphy_inst.I_IOINTDQOE38
io_intdqoe[39] => hphy_inst.I_IOINTDQOE39
io_intdqoe[40] => hphy_inst.I_IOINTDQOE40
io_intdqoe[41] => hphy_inst.I_IOINTDQOE41
io_intdqoe[42] => hphy_inst.I_IOINTDQOE42
io_intdqoe[43] => hphy_inst.I_IOINTDQOE43
io_intdqoe[44] => hphy_inst.I_IOINTDQOE44
io_intdqoe[45] => hphy_inst.I_IOINTDQOE45
io_intdqoe[46] => hphy_inst.I_IOINTDQOE46
io_intdqoe[47] => hphy_inst.I_IOINTDQOE47
io_intdqoe[48] => hphy_inst.I_IOINTDQOE48
io_intdqoe[49] => hphy_inst.I_IOINTDQOE49
io_intdqoe[50] => hphy_inst.I_IOINTDQOE50
io_intdqoe[51] => hphy_inst.I_IOINTDQOE51
io_intdqoe[52] => hphy_inst.I_IOINTDQOE52
io_intdqoe[53] => hphy_inst.I_IOINTDQOE53
io_intdqoe[54] => hphy_inst.I_IOINTDQOE54
io_intdqoe[55] => hphy_inst.I_IOINTDQOE55
io_intdqoe[56] => hphy_inst.I_IOINTDQOE56
io_intdqoe[57] => hphy_inst.I_IOINTDQOE57
io_intdqoe[58] => hphy_inst.I_IOINTDQOE58
io_intdqoe[59] => hphy_inst.I_IOINTDQOE59
io_intdqoe[60] => hphy_inst.I_IOINTDQOE60
io_intdqoe[61] => hphy_inst.I_IOINTDQOE61
io_intdqoe[62] => hphy_inst.I_IOINTDQOE62
io_intdqoe[63] => hphy_inst.I_IOINTDQOE63
io_intdqoe[64] => hphy_inst.I_IOINTDQOE64
io_intdqoe[65] => hphy_inst.I_IOINTDQOE65
io_intdqoe[66] => hphy_inst.I_IOINTDQOE66
io_intdqoe[67] => hphy_inst.I_IOINTDQOE67
io_intdqoe[68] => hphy_inst.I_IOINTDQOE68
io_intdqoe[69] => hphy_inst.I_IOINTDQOE69
io_intdqoe[70] => hphy_inst.I_IOINTDQOE70
io_intdqoe[71] => hphy_inst.I_IOINTDQOE71
io_intdqoe[72] => hphy_inst.I_IOINTDQOE72
io_intdqoe[73] => hphy_inst.I_IOINTDQOE73
io_intdqoe[74] => hphy_inst.I_IOINTDQOE74
io_intdqoe[75] => hphy_inst.I_IOINTDQOE75
io_intdqoe[76] => hphy_inst.I_IOINTDQOE76
io_intdqoe[77] => hphy_inst.I_IOINTDQOE77
io_intdqoe[78] => hphy_inst.I_IOINTDQOE78
io_intdqoe[79] => hphy_inst.I_IOINTDQOE79
io_intdqoe[80] => hphy_inst.I_IOINTDQOE80
io_intdqoe[81] => hphy_inst.I_IOINTDQOE81
io_intdqoe[82] => hphy_inst.I_IOINTDQOE82
io_intdqoe[83] => hphy_inst.I_IOINTDQOE83
io_intdqoe[84] => hphy_inst.I_IOINTDQOE84
io_intdqoe[85] => hphy_inst.I_IOINTDQOE85
io_intdqoe[86] => hphy_inst.I_IOINTDQOE86
io_intdqoe[87] => hphy_inst.I_IOINTDQOE87
io_intdqoe[88] => hphy_inst.I_IOINTDQOE88
io_intdqoe[89] => hphy_inst.I_IOINTDQOE89
io_intdqsbdout[0] => hphy_inst.I_IOINTDQSBDOUT
io_intdqsbdout[1] => hphy_inst.I_IOINTDQSBDOUT1
io_intdqsbdout[2] => hphy_inst.I_IOINTDQSBDOUT2
io_intdqsbdout[3] => hphy_inst.I_IOINTDQSBDOUT3
io_intdqsbdout[4] => hphy_inst.I_IOINTDQSBDOUT4
io_intdqsbdout[5] => hphy_inst.I_IOINTDQSBDOUT5
io_intdqsbdout[6] => hphy_inst.I_IOINTDQSBDOUT6
io_intdqsbdout[7] => hphy_inst.I_IOINTDQSBDOUT7
io_intdqsbdout[8] => hphy_inst.I_IOINTDQSBDOUT8
io_intdqsbdout[9] => hphy_inst.I_IOINTDQSBDOUT9
io_intdqsbdout[10] => hphy_inst.I_IOINTDQSBDOUT10
io_intdqsbdout[11] => hphy_inst.I_IOINTDQSBDOUT11
io_intdqsbdout[12] => hphy_inst.I_IOINTDQSBDOUT12
io_intdqsbdout[13] => hphy_inst.I_IOINTDQSBDOUT13
io_intdqsbdout[14] => hphy_inst.I_IOINTDQSBDOUT14
io_intdqsbdout[15] => hphy_inst.I_IOINTDQSBDOUT15
io_intdqsbdout[16] => hphy_inst.I_IOINTDQSBDOUT16
io_intdqsbdout[17] => hphy_inst.I_IOINTDQSBDOUT17
io_intdqsbdout[18] => hphy_inst.I_IOINTDQSBDOUT18
io_intdqsbdout[19] => hphy_inst.I_IOINTDQSBDOUT19
io_intdqsboe[0] => hphy_inst.I_IOINTDQSBOE
io_intdqsboe[1] => hphy_inst.I_IOINTDQSBOE1
io_intdqsboe[2] => hphy_inst.I_IOINTDQSBOE2
io_intdqsboe[3] => hphy_inst.I_IOINTDQSBOE3
io_intdqsboe[4] => hphy_inst.I_IOINTDQSBOE4
io_intdqsboe[5] => hphy_inst.I_IOINTDQSBOE5
io_intdqsboe[6] => hphy_inst.I_IOINTDQSBOE6
io_intdqsboe[7] => hphy_inst.I_IOINTDQSBOE7
io_intdqsboe[8] => hphy_inst.I_IOINTDQSBOE8
io_intdqsboe[9] => hphy_inst.I_IOINTDQSBOE9
io_intdqsdout[0] => hphy_inst.I_IOINTDQSDOUT
io_intdqsdout[1] => hphy_inst.I_IOINTDQSDOUT1
io_intdqsdout[2] => hphy_inst.I_IOINTDQSDOUT2
io_intdqsdout[3] => hphy_inst.I_IOINTDQSDOUT3
io_intdqsdout[4] => hphy_inst.I_IOINTDQSDOUT4
io_intdqsdout[5] => hphy_inst.I_IOINTDQSDOUT5
io_intdqsdout[6] => hphy_inst.I_IOINTDQSDOUT6
io_intdqsdout[7] => hphy_inst.I_IOINTDQSDOUT7
io_intdqsdout[8] => hphy_inst.I_IOINTDQSDOUT8
io_intdqsdout[9] => hphy_inst.I_IOINTDQSDOUT9
io_intdqsdout[10] => hphy_inst.I_IOINTDQSDOUT10
io_intdqsdout[11] => hphy_inst.I_IOINTDQSDOUT11
io_intdqsdout[12] => hphy_inst.I_IOINTDQSDOUT12
io_intdqsdout[13] => hphy_inst.I_IOINTDQSDOUT13
io_intdqsdout[14] => hphy_inst.I_IOINTDQSDOUT14
io_intdqsdout[15] => hphy_inst.I_IOINTDQSDOUT15
io_intdqsdout[16] => hphy_inst.I_IOINTDQSDOUT16
io_intdqsdout[17] => hphy_inst.I_IOINTDQSDOUT17
io_intdqsdout[18] => hphy_inst.I_IOINTDQSDOUT18
io_intdqsdout[19] => hphy_inst.I_IOINTDQSDOUT19
io_intdqslogicdqsena[0] => hphy_inst.I_IOINTDQSLOGICDQSENA
io_intdqslogicdqsena[1] => hphy_inst.I_IOINTDQSLOGICDQSENA1
io_intdqslogicdqsena[2] => hphy_inst.I_IOINTDQSLOGICDQSENA2
io_intdqslogicdqsena[3] => hphy_inst.I_IOINTDQSLOGICDQSENA3
io_intdqslogicdqsena[4] => hphy_inst.I_IOINTDQSLOGICDQSENA4
io_intdqslogicdqsena[5] => hphy_inst.I_IOINTDQSLOGICDQSENA5
io_intdqslogicdqsena[6] => hphy_inst.I_IOINTDQSLOGICDQSENA6
io_intdqslogicdqsena[7] => hphy_inst.I_IOINTDQSLOGICDQSENA7
io_intdqslogicdqsena[8] => hphy_inst.I_IOINTDQSLOGICDQSENA8
io_intdqslogicdqsena[9] => hphy_inst.I_IOINTDQSLOGICDQSENA9
io_intdqslogicfiforeset[0] => hphy_inst.I_IOINTDQSLOGICFIFORESET
io_intdqslogicfiforeset[1] => hphy_inst.I_IOINTDQSLOGICFIFORESET1
io_intdqslogicfiforeset[2] => hphy_inst.I_IOINTDQSLOGICFIFORESET2
io_intdqslogicfiforeset[3] => hphy_inst.I_IOINTDQSLOGICFIFORESET3
io_intdqslogicfiforeset[4] => hphy_inst.I_IOINTDQSLOGICFIFORESET4
io_intdqslogicincrdataen[0] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN
io_intdqslogicincrdataen[1] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN1
io_intdqslogicincrdataen[2] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN2
io_intdqslogicincrdataen[3] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN3
io_intdqslogicincrdataen[4] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN4
io_intdqslogicincrdataen[5] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN5
io_intdqslogicincrdataen[6] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN6
io_intdqslogicincrdataen[7] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN7
io_intdqslogicincrdataen[8] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN8
io_intdqslogicincrdataen[9] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN9
io_intdqslogicincwrptr[0] => hphy_inst.I_IOINTDQSLOGICINCWRPTR
io_intdqslogicincwrptr[1] => hphy_inst.I_IOINTDQSLOGICINCWRPTR1
io_intdqslogicincwrptr[2] => hphy_inst.I_IOINTDQSLOGICINCWRPTR2
io_intdqslogicincwrptr[3] => hphy_inst.I_IOINTDQSLOGICINCWRPTR3
io_intdqslogicincwrptr[4] => hphy_inst.I_IOINTDQSLOGICINCWRPTR4
io_intdqslogicincwrptr[5] => hphy_inst.I_IOINTDQSLOGICINCWRPTR5
io_intdqslogicincwrptr[6] => hphy_inst.I_IOINTDQSLOGICINCWRPTR6
io_intdqslogicincwrptr[7] => hphy_inst.I_IOINTDQSLOGICINCWRPTR7
io_intdqslogicincwrptr[8] => hphy_inst.I_IOINTDQSLOGICINCWRPTR8
io_intdqslogicincwrptr[9] => hphy_inst.I_IOINTDQSLOGICINCWRPTR9
io_intdqslogicoct[0] => hphy_inst.I_IOINTDQSLOGICOCT
io_intdqslogicoct[1] => hphy_inst.I_IOINTDQSLOGICOCT1
io_intdqslogicoct[2] => hphy_inst.I_IOINTDQSLOGICOCT2
io_intdqslogicoct[3] => hphy_inst.I_IOINTDQSLOGICOCT3
io_intdqslogicoct[4] => hphy_inst.I_IOINTDQSLOGICOCT4
io_intdqslogicoct[5] => hphy_inst.I_IOINTDQSLOGICOCT5
io_intdqslogicoct[6] => hphy_inst.I_IOINTDQSLOGICOCT6
io_intdqslogicoct[7] => hphy_inst.I_IOINTDQSLOGICOCT7
io_intdqslogicoct[8] => hphy_inst.I_IOINTDQSLOGICOCT8
io_intdqslogicoct[9] => hphy_inst.I_IOINTDQSLOGICOCT9
io_intdqslogicrdatavalid[0] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID
io_intdqslogicrdatavalid[1] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID1
io_intdqslogicrdatavalid[2] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID2
io_intdqslogicrdatavalid[3] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID3
io_intdqslogicrdatavalid[4] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID4
io_intdqslogicreadlatency[0] => hphy_inst.I_IOINTDQSLOGICREADLATENCY
io_intdqslogicreadlatency[1] => hphy_inst.I_IOINTDQSLOGICREADLATENCY1
io_intdqslogicreadlatency[2] => hphy_inst.I_IOINTDQSLOGICREADLATENCY2
io_intdqslogicreadlatency[3] => hphy_inst.I_IOINTDQSLOGICREADLATENCY3
io_intdqslogicreadlatency[4] => hphy_inst.I_IOINTDQSLOGICREADLATENCY4
io_intdqslogicreadlatency[5] => hphy_inst.I_IOINTDQSLOGICREADLATENCY5
io_intdqslogicreadlatency[6] => hphy_inst.I_IOINTDQSLOGICREADLATENCY6
io_intdqslogicreadlatency[7] => hphy_inst.I_IOINTDQSLOGICREADLATENCY7
io_intdqslogicreadlatency[8] => hphy_inst.I_IOINTDQSLOGICREADLATENCY8
io_intdqslogicreadlatency[9] => hphy_inst.I_IOINTDQSLOGICREADLATENCY9
io_intdqslogicreadlatency[10] => hphy_inst.I_IOINTDQSLOGICREADLATENCY10
io_intdqslogicreadlatency[11] => hphy_inst.I_IOINTDQSLOGICREADLATENCY11
io_intdqslogicreadlatency[12] => hphy_inst.I_IOINTDQSLOGICREADLATENCY12
io_intdqslogicreadlatency[13] => hphy_inst.I_IOINTDQSLOGICREADLATENCY13
io_intdqslogicreadlatency[14] => hphy_inst.I_IOINTDQSLOGICREADLATENCY14
io_intdqslogicreadlatency[15] => hphy_inst.I_IOINTDQSLOGICREADLATENCY15
io_intdqslogicreadlatency[16] => hphy_inst.I_IOINTDQSLOGICREADLATENCY16
io_intdqslogicreadlatency[17] => hphy_inst.I_IOINTDQSLOGICREADLATENCY17
io_intdqslogicreadlatency[18] => hphy_inst.I_IOINTDQSLOGICREADLATENCY18
io_intdqslogicreadlatency[19] => hphy_inst.I_IOINTDQSLOGICREADLATENCY19
io_intdqslogicreadlatency[20] => hphy_inst.I_IOINTDQSLOGICREADLATENCY20
io_intdqslogicreadlatency[21] => hphy_inst.I_IOINTDQSLOGICREADLATENCY21
io_intdqslogicreadlatency[22] => hphy_inst.I_IOINTDQSLOGICREADLATENCY22
io_intdqslogicreadlatency[23] => hphy_inst.I_IOINTDQSLOGICREADLATENCY23
io_intdqslogicreadlatency[24] => hphy_inst.I_IOINTDQSLOGICREADLATENCY24
io_intdqsoe[0] => hphy_inst.I_IOINTDQSOE
io_intdqsoe[1] => hphy_inst.I_IOINTDQSOE1
io_intdqsoe[2] => hphy_inst.I_IOINTDQSOE2
io_intdqsoe[3] => hphy_inst.I_IOINTDQSOE3
io_intdqsoe[4] => hphy_inst.I_IOINTDQSOE4
io_intdqsoe[5] => hphy_inst.I_IOINTDQSOE5
io_intdqsoe[6] => hphy_inst.I_IOINTDQSOE6
io_intdqsoe[7] => hphy_inst.I_IOINTDQSOE7
io_intdqsoe[8] => hphy_inst.I_IOINTDQSOE8
io_intdqsoe[9] => hphy_inst.I_IOINTDQSOE9
io_intodtdout[0] => hphy_inst.I_IOINTODTDOUT
io_intodtdout[1] => hphy_inst.I_IOINTODTDOUT1
io_intodtdout[2] => hphy_inst.I_IOINTODTDOUT2
io_intodtdout[3] => hphy_inst.I_IOINTODTDOUT3
io_intodtdout[4] => hphy_inst.I_IOINTODTDOUT4
io_intodtdout[5] => hphy_inst.I_IOINTODTDOUT5
io_intodtdout[6] => hphy_inst.I_IOINTODTDOUT6
io_intodtdout[7] => hphy_inst.I_IOINTODTDOUT7
io_intrasndout[0] => hphy_inst.I_IOINTRASNDOUT
io_intrasndout[1] => hphy_inst.I_IOINTRASNDOUT1
io_intrasndout[2] => hphy_inst.I_IOINTRASNDOUT2
io_intrasndout[3] => hphy_inst.I_IOINTRASNDOUT3
io_intresetndout[0] => hphy_inst.I_IOINTRESETNDOUT
io_intresetndout[1] => hphy_inst.I_IOINTRESETNDOUT1
io_intresetndout[2] => hphy_inst.I_IOINTRESETNDOUT2
io_intresetndout[3] => hphy_inst.I_IOINTRESETNDOUT3
io_intwendout[0] => hphy_inst.I_IOINTWENDOUT
io_intwendout[1] => hphy_inst.I_IOINTWENDOUT1
io_intwendout[2] => hphy_inst.I_IOINTWENDOUT2
io_intwendout[3] => hphy_inst.I_IOINTWENDOUT3
io_intafirlat[0] <= hphy_inst.O_IOINTAFIRLAT
io_intafirlat[1] <= hphy_inst.O_IOINTAFIRLAT1
io_intafirlat[2] <= hphy_inst.O_IOINTAFIRLAT2
io_intafirlat[3] <= hphy_inst.O_IOINTAFIRLAT3
io_intafirlat[4] <= hphy_inst.O_IOINTAFIRLAT4
io_intafiwlat[0] <= hphy_inst.O_IOINTAFIWLAT
io_intafiwlat[1] <= hphy_inst.O_IOINTAFIWLAT1
io_intafiwlat[2] <= hphy_inst.O_IOINTAFIWLAT2
io_intafiwlat[3] <= hphy_inst.O_IOINTAFIWLAT3
io_intaficalfail <= hphy_inst.O_IOINTAFICALFAIL
io_intaficalsuccess <= hphy_inst.O_IOINTAFICALSUCCESS
mem_a[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[4] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[5] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[6] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[7] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[8] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[9] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[10] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[11] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[12] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_ba[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_cs_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cs_n
mem_cke[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cke
mem_odt[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_odt
mem_we_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_we_n
mem_ras_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cas_n
mem_reset_n <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_reset_n
mem_dq[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dm[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_ck[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
reset_n_scc_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
reset_n_avl_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
scc_data => scc_data.IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
phy_clk <= seq_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_clk <= hps_sdram_p0_acv_ldc:memphy_ldc.afi_clk
phy_reset_n <= phy_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_afi_clk => pll_afi_clk.IN1
pll_afi_half_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN2
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN2
pll_write_clk => pll_write_clk.IN2
pll_write_clk_pre_phy_clk => dll_clk.DATAIN
pll_dqs_ena_clk => pll_dqs_ena_clk.IN1
seq_clk => phy_clk.DATAIN
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
dll_clk <= pll_write_clk_pre_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
dll_pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN2
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN2
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN2
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN2
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN2
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN2
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN2


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
reset_n_addr_cmd_clk => reset_n_addr_cmd_clk.IN1
reset_n_afi_clk => reset_n_core_clk.IN2
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN1
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN1
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN1
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN1
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN1
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN1
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN1
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN1
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN1
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN1
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN1
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN1
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN1
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN1
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN1
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN1
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN1
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN1
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN1
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN1
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN1
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN1
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN1
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN1
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN1
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN1
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN1
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN1
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN1
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN1
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN1
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN1
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
phy_ddio_address[60] => phy_ddio_address[60].IN1
phy_ddio_address[61] => phy_ddio_address[61].IN1
phy_ddio_address[62] => phy_ddio_address[62].IN1
phy_ddio_address[63] => phy_ddio_address[63].IN1
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cs_n[4] => phy_ddio_cs_n[4].IN1
phy_ddio_cs_n[5] => phy_ddio_cs_n[5].IN1
phy_ddio_cs_n[6] => phy_ddio_cs_n[6].IN1
phy_ddio_cs_n[7] => phy_ddio_cs_n[7].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_cke[4] => phy_ddio_cke[4].IN1
phy_ddio_cke[5] => phy_ddio_cke[5].IN1
phy_ddio_cke[6] => phy_ddio_cke[6].IN1
phy_ddio_cke[7] => phy_ddio_cke[7].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_odt[4] => phy_ddio_odt[4].IN1
phy_ddio_odt[5] => phy_ddio_odt[5].IN1
phy_ddio_odt[6] => phy_ddio_odt[6].IN1
phy_ddio_odt[7] => phy_ddio_odt[7].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => phy_ddio_ck[0].IN1
phy_ddio_ck[1] => phy_ddio_ck[1].IN1
phy_ddio_ck[2] => phy_ddio_ck[2].IN1
phy_ddio_ck[3] => phy_ddio_ck[3].IN1
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[3] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[4] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[5] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[6] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[7] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[8] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[9] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[10] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[11] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[12] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_bank[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_cs_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cs_n
phy_mem_cke[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cke
phy_mem_odt[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_odt
phy_mem_we_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_we_n
phy_mem_ras_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ras_n
phy_mem_cas_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cas_n
phy_mem_reset_n <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_reset_n
pll_afi_clk => core_clk.IN1
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN2
pll_avl_clk => hr_clk.IN2
avl_clk => ~NO_FANOUT~
pll_mem_clk => ~NO_FANOUT~
pll_mem_phy_clk => pll_mem_phy_clk.IN2
pll_write_clk => pll_write_clk.IN2
pll_dqs_ena_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
phy_mem_dq[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[1] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[2] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[3] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[4] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[5] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[6] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[7] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dm[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.extra_write_data_out
phy_mem_ck[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck
phy_mem_ck_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_io
mem_dqs_n[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_n_io
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN2
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN2
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN2
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN2
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN2
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN2
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN2
scc_clk => scc_clk.IN1
scc_data => scc_data.IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_upd => scc_upd.IN1
seq_read_latency_counter[0] => ~NO_FANOUT~
seq_read_latency_counter[1] => ~NO_FANOUT~
seq_read_latency_counter[2] => ~NO_FANOUT~
seq_read_latency_counter[3] => ~NO_FANOUT~
seq_read_latency_counter[4] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[0] => ~NO_FANOUT~
phy_ddio_dmdout[0] => phy_ddio_dmdout[0].IN1
phy_ddio_dmdout[1] => phy_ddio_dmdout[1].IN1
phy_ddio_dmdout[2] => phy_ddio_dmdout[2].IN1
phy_ddio_dmdout[3] => phy_ddio_dmdout[3].IN1
phy_ddio_dmdout[4] => ~NO_FANOUT~
phy_ddio_dmdout[5] => ~NO_FANOUT~
phy_ddio_dmdout[6] => ~NO_FANOUT~
phy_ddio_dmdout[7] => ~NO_FANOUT~
phy_ddio_dmdout[8] => ~NO_FANOUT~
phy_ddio_dmdout[9] => ~NO_FANOUT~
phy_ddio_dmdout[10] => ~NO_FANOUT~
phy_ddio_dmdout[11] => ~NO_FANOUT~
phy_ddio_dmdout[12] => ~NO_FANOUT~
phy_ddio_dmdout[13] => ~NO_FANOUT~
phy_ddio_dmdout[14] => ~NO_FANOUT~
phy_ddio_dmdout[15] => ~NO_FANOUT~
phy_ddio_dmdout[16] => ~NO_FANOUT~
phy_ddio_dmdout[17] => ~NO_FANOUT~
phy_ddio_dmdout[18] => ~NO_FANOUT~
phy_ddio_dmdout[19] => ~NO_FANOUT~
phy_ddio_dmdout[20] => ~NO_FANOUT~
phy_ddio_dmdout[21] => ~NO_FANOUT~
phy_ddio_dmdout[22] => ~NO_FANOUT~
phy_ddio_dmdout[23] => ~NO_FANOUT~
phy_ddio_dmdout[24] => ~NO_FANOUT~
phy_ddio_dqdout[0] => phy_ddio_dqdout[0].IN1
phy_ddio_dqdout[1] => phy_ddio_dqdout[1].IN1
phy_ddio_dqdout[2] => phy_ddio_dqdout[2].IN1
phy_ddio_dqdout[3] => phy_ddio_dqdout[3].IN1
phy_ddio_dqdout[4] => phy_ddio_dqdout[4].IN1
phy_ddio_dqdout[5] => phy_ddio_dqdout[5].IN1
phy_ddio_dqdout[6] => phy_ddio_dqdout[6].IN1
phy_ddio_dqdout[7] => phy_ddio_dqdout[7].IN1
phy_ddio_dqdout[8] => phy_ddio_dqdout[8].IN1
phy_ddio_dqdout[9] => phy_ddio_dqdout[9].IN1
phy_ddio_dqdout[10] => phy_ddio_dqdout[10].IN1
phy_ddio_dqdout[11] => phy_ddio_dqdout[11].IN1
phy_ddio_dqdout[12] => phy_ddio_dqdout[12].IN1
phy_ddio_dqdout[13] => phy_ddio_dqdout[13].IN1
phy_ddio_dqdout[14] => phy_ddio_dqdout[14].IN1
phy_ddio_dqdout[15] => phy_ddio_dqdout[15].IN1
phy_ddio_dqdout[16] => phy_ddio_dqdout[16].IN1
phy_ddio_dqdout[17] => phy_ddio_dqdout[17].IN1
phy_ddio_dqdout[18] => phy_ddio_dqdout[18].IN1
phy_ddio_dqdout[19] => phy_ddio_dqdout[19].IN1
phy_ddio_dqdout[20] => phy_ddio_dqdout[20].IN1
phy_ddio_dqdout[21] => phy_ddio_dqdout[21].IN1
phy_ddio_dqdout[22] => phy_ddio_dqdout[22].IN1
phy_ddio_dqdout[23] => phy_ddio_dqdout[23].IN1
phy_ddio_dqdout[24] => phy_ddio_dqdout[24].IN1
phy_ddio_dqdout[25] => phy_ddio_dqdout[25].IN1
phy_ddio_dqdout[26] => phy_ddio_dqdout[26].IN1
phy_ddio_dqdout[27] => phy_ddio_dqdout[27].IN1
phy_ddio_dqdout[28] => phy_ddio_dqdout[28].IN1
phy_ddio_dqdout[29] => phy_ddio_dqdout[29].IN1
phy_ddio_dqdout[30] => phy_ddio_dqdout[30].IN1
phy_ddio_dqdout[31] => phy_ddio_dqdout[31].IN1
phy_ddio_dqdout[32] => ~NO_FANOUT~
phy_ddio_dqdout[33] => ~NO_FANOUT~
phy_ddio_dqdout[34] => ~NO_FANOUT~
phy_ddio_dqdout[35] => ~NO_FANOUT~
phy_ddio_dqdout[36] => ~NO_FANOUT~
phy_ddio_dqdout[37] => ~NO_FANOUT~
phy_ddio_dqdout[38] => ~NO_FANOUT~
phy_ddio_dqdout[39] => ~NO_FANOUT~
phy_ddio_dqdout[40] => ~NO_FANOUT~
phy_ddio_dqdout[41] => ~NO_FANOUT~
phy_ddio_dqdout[42] => ~NO_FANOUT~
phy_ddio_dqdout[43] => ~NO_FANOUT~
phy_ddio_dqdout[44] => ~NO_FANOUT~
phy_ddio_dqdout[45] => ~NO_FANOUT~
phy_ddio_dqdout[46] => ~NO_FANOUT~
phy_ddio_dqdout[47] => ~NO_FANOUT~
phy_ddio_dqdout[48] => ~NO_FANOUT~
phy_ddio_dqdout[49] => ~NO_FANOUT~
phy_ddio_dqdout[50] => ~NO_FANOUT~
phy_ddio_dqdout[51] => ~NO_FANOUT~
phy_ddio_dqdout[52] => ~NO_FANOUT~
phy_ddio_dqdout[53] => ~NO_FANOUT~
phy_ddio_dqdout[54] => ~NO_FANOUT~
phy_ddio_dqdout[55] => ~NO_FANOUT~
phy_ddio_dqdout[56] => ~NO_FANOUT~
phy_ddio_dqdout[57] => ~NO_FANOUT~
phy_ddio_dqdout[58] => ~NO_FANOUT~
phy_ddio_dqdout[59] => ~NO_FANOUT~
phy_ddio_dqdout[60] => ~NO_FANOUT~
phy_ddio_dqdout[61] => ~NO_FANOUT~
phy_ddio_dqdout[62] => ~NO_FANOUT~
phy_ddio_dqdout[63] => ~NO_FANOUT~
phy_ddio_dqdout[64] => ~NO_FANOUT~
phy_ddio_dqdout[65] => ~NO_FANOUT~
phy_ddio_dqdout[66] => ~NO_FANOUT~
phy_ddio_dqdout[67] => ~NO_FANOUT~
phy_ddio_dqdout[68] => ~NO_FANOUT~
phy_ddio_dqdout[69] => ~NO_FANOUT~
phy_ddio_dqdout[70] => ~NO_FANOUT~
phy_ddio_dqdout[71] => ~NO_FANOUT~
phy_ddio_dqdout[72] => ~NO_FANOUT~
phy_ddio_dqdout[73] => ~NO_FANOUT~
phy_ddio_dqdout[74] => ~NO_FANOUT~
phy_ddio_dqdout[75] => ~NO_FANOUT~
phy_ddio_dqdout[76] => ~NO_FANOUT~
phy_ddio_dqdout[77] => ~NO_FANOUT~
phy_ddio_dqdout[78] => ~NO_FANOUT~
phy_ddio_dqdout[79] => ~NO_FANOUT~
phy_ddio_dqdout[80] => ~NO_FANOUT~
phy_ddio_dqdout[81] => ~NO_FANOUT~
phy_ddio_dqdout[82] => ~NO_FANOUT~
phy_ddio_dqdout[83] => ~NO_FANOUT~
phy_ddio_dqdout[84] => ~NO_FANOUT~
phy_ddio_dqdout[85] => ~NO_FANOUT~
phy_ddio_dqdout[86] => ~NO_FANOUT~
phy_ddio_dqdout[87] => ~NO_FANOUT~
phy_ddio_dqdout[88] => ~NO_FANOUT~
phy_ddio_dqdout[89] => ~NO_FANOUT~
phy_ddio_dqdout[90] => ~NO_FANOUT~
phy_ddio_dqdout[91] => ~NO_FANOUT~
phy_ddio_dqdout[92] => ~NO_FANOUT~
phy_ddio_dqdout[93] => ~NO_FANOUT~
phy_ddio_dqdout[94] => ~NO_FANOUT~
phy_ddio_dqdout[95] => ~NO_FANOUT~
phy_ddio_dqdout[96] => ~NO_FANOUT~
phy_ddio_dqdout[97] => ~NO_FANOUT~
phy_ddio_dqdout[98] => ~NO_FANOUT~
phy_ddio_dqdout[99] => ~NO_FANOUT~
phy_ddio_dqdout[100] => ~NO_FANOUT~
phy_ddio_dqdout[101] => ~NO_FANOUT~
phy_ddio_dqdout[102] => ~NO_FANOUT~
phy_ddio_dqdout[103] => ~NO_FANOUT~
phy_ddio_dqdout[104] => ~NO_FANOUT~
phy_ddio_dqdout[105] => ~NO_FANOUT~
phy_ddio_dqdout[106] => ~NO_FANOUT~
phy_ddio_dqdout[107] => ~NO_FANOUT~
phy_ddio_dqdout[108] => ~NO_FANOUT~
phy_ddio_dqdout[109] => ~NO_FANOUT~
phy_ddio_dqdout[110] => ~NO_FANOUT~
phy_ddio_dqdout[111] => ~NO_FANOUT~
phy_ddio_dqdout[112] => ~NO_FANOUT~
phy_ddio_dqdout[113] => ~NO_FANOUT~
phy_ddio_dqdout[114] => ~NO_FANOUT~
phy_ddio_dqdout[115] => ~NO_FANOUT~
phy_ddio_dqdout[116] => ~NO_FANOUT~
phy_ddio_dqdout[117] => ~NO_FANOUT~
phy_ddio_dqdout[118] => ~NO_FANOUT~
phy_ddio_dqdout[119] => ~NO_FANOUT~
phy_ddio_dqdout[120] => ~NO_FANOUT~
phy_ddio_dqdout[121] => ~NO_FANOUT~
phy_ddio_dqdout[122] => ~NO_FANOUT~
phy_ddio_dqdout[123] => ~NO_FANOUT~
phy_ddio_dqdout[124] => ~NO_FANOUT~
phy_ddio_dqdout[125] => ~NO_FANOUT~
phy_ddio_dqdout[126] => ~NO_FANOUT~
phy_ddio_dqdout[127] => ~NO_FANOUT~
phy_ddio_dqdout[128] => ~NO_FANOUT~
phy_ddio_dqdout[129] => ~NO_FANOUT~
phy_ddio_dqdout[130] => ~NO_FANOUT~
phy_ddio_dqdout[131] => ~NO_FANOUT~
phy_ddio_dqdout[132] => ~NO_FANOUT~
phy_ddio_dqdout[133] => ~NO_FANOUT~
phy_ddio_dqdout[134] => ~NO_FANOUT~
phy_ddio_dqdout[135] => ~NO_FANOUT~
phy_ddio_dqdout[136] => ~NO_FANOUT~
phy_ddio_dqdout[137] => ~NO_FANOUT~
phy_ddio_dqdout[138] => ~NO_FANOUT~
phy_ddio_dqdout[139] => ~NO_FANOUT~
phy_ddio_dqdout[140] => ~NO_FANOUT~
phy_ddio_dqdout[141] => ~NO_FANOUT~
phy_ddio_dqdout[142] => ~NO_FANOUT~
phy_ddio_dqdout[143] => ~NO_FANOUT~
phy_ddio_dqdout[144] => ~NO_FANOUT~
phy_ddio_dqdout[145] => ~NO_FANOUT~
phy_ddio_dqdout[146] => ~NO_FANOUT~
phy_ddio_dqdout[147] => ~NO_FANOUT~
phy_ddio_dqdout[148] => ~NO_FANOUT~
phy_ddio_dqdout[149] => ~NO_FANOUT~
phy_ddio_dqdout[150] => ~NO_FANOUT~
phy_ddio_dqdout[151] => ~NO_FANOUT~
phy_ddio_dqdout[152] => ~NO_FANOUT~
phy_ddio_dqdout[153] => ~NO_FANOUT~
phy_ddio_dqdout[154] => ~NO_FANOUT~
phy_ddio_dqdout[155] => ~NO_FANOUT~
phy_ddio_dqdout[156] => ~NO_FANOUT~
phy_ddio_dqdout[157] => ~NO_FANOUT~
phy_ddio_dqdout[158] => ~NO_FANOUT~
phy_ddio_dqdout[159] => ~NO_FANOUT~
phy_ddio_dqdout[160] => ~NO_FANOUT~
phy_ddio_dqdout[161] => ~NO_FANOUT~
phy_ddio_dqdout[162] => ~NO_FANOUT~
phy_ddio_dqdout[163] => ~NO_FANOUT~
phy_ddio_dqdout[164] => ~NO_FANOUT~
phy_ddio_dqdout[165] => ~NO_FANOUT~
phy_ddio_dqdout[166] => ~NO_FANOUT~
phy_ddio_dqdout[167] => ~NO_FANOUT~
phy_ddio_dqdout[168] => ~NO_FANOUT~
phy_ddio_dqdout[169] => ~NO_FANOUT~
phy_ddio_dqdout[170] => ~NO_FANOUT~
phy_ddio_dqdout[171] => ~NO_FANOUT~
phy_ddio_dqdout[172] => ~NO_FANOUT~
phy_ddio_dqdout[173] => ~NO_FANOUT~
phy_ddio_dqdout[174] => ~NO_FANOUT~
phy_ddio_dqdout[175] => ~NO_FANOUT~
phy_ddio_dqdout[176] => ~NO_FANOUT~
phy_ddio_dqdout[177] => ~NO_FANOUT~
phy_ddio_dqdout[178] => ~NO_FANOUT~
phy_ddio_dqdout[179] => ~NO_FANOUT~
phy_ddio_dqs_oe[0] => phy_ddio_dqs_oe[0].IN1
phy_ddio_dqs_oe[1] => phy_ddio_dqs_oe[1].IN1
phy_ddio_dqs_oe[2] => ~NO_FANOUT~
phy_ddio_dqs_oe[3] => ~NO_FANOUT~
phy_ddio_dqs_oe[4] => ~NO_FANOUT~
phy_ddio_dqs_oe[5] => ~NO_FANOUT~
phy_ddio_dqs_oe[6] => ~NO_FANOUT~
phy_ddio_dqs_oe[7] => ~NO_FANOUT~
phy_ddio_dqs_oe[8] => ~NO_FANOUT~
phy_ddio_dqs_oe[9] => ~NO_FANOUT~
phy_ddio_dqsdout[0] => phy_ddio_dqsdout[0].IN1
phy_ddio_dqsdout[1] => phy_ddio_dqsdout[1].IN1
phy_ddio_dqsdout[2] => phy_ddio_dqsdout[2].IN1
phy_ddio_dqsdout[3] => phy_ddio_dqsdout[3].IN1
phy_ddio_dqsdout[4] => ~NO_FANOUT~
phy_ddio_dqsdout[5] => ~NO_FANOUT~
phy_ddio_dqsdout[6] => ~NO_FANOUT~
phy_ddio_dqsdout[7] => ~NO_FANOUT~
phy_ddio_dqsdout[8] => ~NO_FANOUT~
phy_ddio_dqsdout[9] => ~NO_FANOUT~
phy_ddio_dqsdout[10] => ~NO_FANOUT~
phy_ddio_dqsdout[11] => ~NO_FANOUT~
phy_ddio_dqsdout[12] => ~NO_FANOUT~
phy_ddio_dqsdout[13] => ~NO_FANOUT~
phy_ddio_dqsdout[14] => ~NO_FANOUT~
phy_ddio_dqsdout[15] => ~NO_FANOUT~
phy_ddio_dqsdout[16] => ~NO_FANOUT~
phy_ddio_dqsdout[17] => ~NO_FANOUT~
phy_ddio_dqsdout[18] => ~NO_FANOUT~
phy_ddio_dqsdout[19] => ~NO_FANOUT~
phy_ddio_dqsb_oe[0] => ~NO_FANOUT~
phy_ddio_dqsb_oe[1] => ~NO_FANOUT~
phy_ddio_dqsb_oe[2] => ~NO_FANOUT~
phy_ddio_dqsb_oe[3] => ~NO_FANOUT~
phy_ddio_dqsb_oe[4] => ~NO_FANOUT~
phy_ddio_dqsb_oe[5] => ~NO_FANOUT~
phy_ddio_dqsb_oe[6] => ~NO_FANOUT~
phy_ddio_dqsb_oe[7] => ~NO_FANOUT~
phy_ddio_dqsb_oe[8] => ~NO_FANOUT~
phy_ddio_dqsb_oe[9] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[0] => phy_ddio_dqslogic_oct[0].IN1
phy_ddio_dqslogic_oct[1] => phy_ddio_dqslogic_oct[1].IN1
phy_ddio_dqslogic_oct[2] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[3] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[4] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[5] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[6] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[7] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[8] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[9] => ~NO_FANOUT~
phy_ddio_dqslogic_fiforeset[0] => phy_ddio_dqslogic_fiforeset[0].IN1
phy_ddio_dqslogic_fiforeset[1] => ~NO_FANOUT~
phy_ddio_dqslogic_fiforeset[2] => ~NO_FANOUT~
phy_ddio_dqslogic_fiforeset[3] => ~NO_FANOUT~
phy_ddio_dqslogic_fiforeset[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_pstamble[0] => phy_ddio_dqslogic_aclr_pstamble[0].IN1
phy_ddio_dqslogic_aclr_pstamble[1] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_pstamble[2] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_pstamble[3] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_pstamble[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_fifoctrl[0] => phy_ddio_dqslogic_aclr_fifoctrl[0].IN1
phy_ddio_dqslogic_aclr_fifoctrl[1] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_fifoctrl[2] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_fifoctrl[3] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_fifoctrl[4] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[0] => phy_ddio_dqslogic_incwrptr[0].IN1
phy_ddio_dqslogic_incwrptr[1] => phy_ddio_dqslogic_incwrptr[1].IN1
phy_ddio_dqslogic_incwrptr[2] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[3] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[4] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[5] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[6] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[7] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[9] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[0] => phy_ddio_dqslogic_readlatency[0].IN1
phy_ddio_dqslogic_readlatency[1] => phy_ddio_dqslogic_readlatency[1].IN1
phy_ddio_dqslogic_readlatency[2] => phy_ddio_dqslogic_readlatency[2].IN1
phy_ddio_dqslogic_readlatency[3] => phy_ddio_dqslogic_readlatency[3].IN1
phy_ddio_dqslogic_readlatency[4] => phy_ddio_dqslogic_readlatency[4].IN1
phy_ddio_dqslogic_readlatency[5] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[6] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[7] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[8] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[9] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[10] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[11] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[12] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[13] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[14] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[15] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[16] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[17] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[18] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[19] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[20] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[21] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[22] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[23] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[24] => ~NO_FANOUT~
ddio_phy_dqslogic_rdatavalid[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[1] <= <VCC>
ddio_phy_dqslogic_rdatavalid[2] <= <VCC>
ddio_phy_dqslogic_rdatavalid[3] <= <VCC>
ddio_phy_dqslogic_rdatavalid[4] <= <VCC>
ddio_phy_dqdin[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[1] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[2] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[3] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[4] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[5] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[6] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[7] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[8] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[9] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[10] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[11] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[12] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[13] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[14] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[15] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[16] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[17] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[18] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[19] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[20] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[21] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[22] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[23] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[24] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[25] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[26] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[27] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[28] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[29] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[30] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[31] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[32] <= <GND>
ddio_phy_dqdin[33] <= <GND>
ddio_phy_dqdin[34] <= <GND>
ddio_phy_dqdin[35] <= <GND>
ddio_phy_dqdin[36] <= <GND>
ddio_phy_dqdin[37] <= <GND>
ddio_phy_dqdin[38] <= <GND>
ddio_phy_dqdin[39] <= <GND>
ddio_phy_dqdin[40] <= <GND>
ddio_phy_dqdin[41] <= <GND>
ddio_phy_dqdin[42] <= <GND>
ddio_phy_dqdin[43] <= <GND>
ddio_phy_dqdin[44] <= <GND>
ddio_phy_dqdin[45] <= <GND>
ddio_phy_dqdin[46] <= <GND>
ddio_phy_dqdin[47] <= <GND>
ddio_phy_dqdin[48] <= <GND>
ddio_phy_dqdin[49] <= <GND>
ddio_phy_dqdin[50] <= <GND>
ddio_phy_dqdin[51] <= <GND>
ddio_phy_dqdin[52] <= <GND>
ddio_phy_dqdin[53] <= <GND>
ddio_phy_dqdin[54] <= <GND>
ddio_phy_dqdin[55] <= <GND>
ddio_phy_dqdin[56] <= <GND>
ddio_phy_dqdin[57] <= <GND>
ddio_phy_dqdin[58] <= <GND>
ddio_phy_dqdin[59] <= <GND>
ddio_phy_dqdin[60] <= <GND>
ddio_phy_dqdin[61] <= <GND>
ddio_phy_dqdin[62] <= <GND>
ddio_phy_dqdin[63] <= <GND>
ddio_phy_dqdin[64] <= <GND>
ddio_phy_dqdin[65] <= <GND>
ddio_phy_dqdin[66] <= <GND>
ddio_phy_dqdin[67] <= <GND>
ddio_phy_dqdin[68] <= <GND>
ddio_phy_dqdin[69] <= <GND>
ddio_phy_dqdin[70] <= <GND>
ddio_phy_dqdin[71] <= <GND>
ddio_phy_dqdin[72] <= <GND>
ddio_phy_dqdin[73] <= <GND>
ddio_phy_dqdin[74] <= <GND>
ddio_phy_dqdin[75] <= <GND>
ddio_phy_dqdin[76] <= <GND>
ddio_phy_dqdin[77] <= <GND>
ddio_phy_dqdin[78] <= <GND>
ddio_phy_dqdin[79] <= <GND>
ddio_phy_dqdin[80] <= <GND>
ddio_phy_dqdin[81] <= <GND>
ddio_phy_dqdin[82] <= <GND>
ddio_phy_dqdin[83] <= <GND>
ddio_phy_dqdin[84] <= <GND>
ddio_phy_dqdin[85] <= <GND>
ddio_phy_dqdin[86] <= <GND>
ddio_phy_dqdin[87] <= <GND>
ddio_phy_dqdin[88] <= <GND>
ddio_phy_dqdin[89] <= <GND>
ddio_phy_dqdin[90] <= <GND>
ddio_phy_dqdin[91] <= <GND>
ddio_phy_dqdin[92] <= <GND>
ddio_phy_dqdin[93] <= <GND>
ddio_phy_dqdin[94] <= <GND>
ddio_phy_dqdin[95] <= <GND>
ddio_phy_dqdin[96] <= <GND>
ddio_phy_dqdin[97] <= <GND>
ddio_phy_dqdin[98] <= <GND>
ddio_phy_dqdin[99] <= <GND>
ddio_phy_dqdin[100] <= <GND>
ddio_phy_dqdin[101] <= <GND>
ddio_phy_dqdin[102] <= <GND>
ddio_phy_dqdin[103] <= <GND>
ddio_phy_dqdin[104] <= <GND>
ddio_phy_dqdin[105] <= <GND>
ddio_phy_dqdin[106] <= <GND>
ddio_phy_dqdin[107] <= <GND>
ddio_phy_dqdin[108] <= <GND>
ddio_phy_dqdin[109] <= <GND>
ddio_phy_dqdin[110] <= <GND>
ddio_phy_dqdin[111] <= <GND>
ddio_phy_dqdin[112] <= <GND>
ddio_phy_dqdin[113] <= <GND>
ddio_phy_dqdin[114] <= <GND>
ddio_phy_dqdin[115] <= <GND>
ddio_phy_dqdin[116] <= <GND>
ddio_phy_dqdin[117] <= <GND>
ddio_phy_dqdin[118] <= <GND>
ddio_phy_dqdin[119] <= <GND>
ddio_phy_dqdin[120] <= <GND>
ddio_phy_dqdin[121] <= <GND>
ddio_phy_dqdin[122] <= <GND>
ddio_phy_dqdin[123] <= <GND>
ddio_phy_dqdin[124] <= <GND>
ddio_phy_dqdin[125] <= <GND>
ddio_phy_dqdin[126] <= <GND>
ddio_phy_dqdin[127] <= <GND>
ddio_phy_dqdin[128] <= <GND>
ddio_phy_dqdin[129] <= <GND>
ddio_phy_dqdin[130] <= <GND>
ddio_phy_dqdin[131] <= <GND>
ddio_phy_dqdin[132] <= <GND>
ddio_phy_dqdin[133] <= <GND>
ddio_phy_dqdin[134] <= <GND>
ddio_phy_dqdin[135] <= <GND>
ddio_phy_dqdin[136] <= <GND>
ddio_phy_dqdin[137] <= <GND>
ddio_phy_dqdin[138] <= <GND>
ddio_phy_dqdin[139] <= <GND>
ddio_phy_dqdin[140] <= <GND>
ddio_phy_dqdin[141] <= <GND>
ddio_phy_dqdin[142] <= <GND>
ddio_phy_dqdin[143] <= <GND>
ddio_phy_dqdin[144] <= <GND>
ddio_phy_dqdin[145] <= <GND>
ddio_phy_dqdin[146] <= <GND>
ddio_phy_dqdin[147] <= <GND>
ddio_phy_dqdin[148] <= <GND>
ddio_phy_dqdin[149] <= <GND>
ddio_phy_dqdin[150] <= <GND>
ddio_phy_dqdin[151] <= <GND>
ddio_phy_dqdin[152] <= <GND>
ddio_phy_dqdin[153] <= <GND>
ddio_phy_dqdin[154] <= <GND>
ddio_phy_dqdin[155] <= <GND>
ddio_phy_dqdin[156] <= <GND>
ddio_phy_dqdin[157] <= <GND>
ddio_phy_dqdin[158] <= <GND>
ddio_phy_dqdin[159] <= <GND>
ddio_phy_dqdin[160] <= <GND>
ddio_phy_dqdin[161] <= <GND>
ddio_phy_dqdin[162] <= <GND>
ddio_phy_dqdin[163] <= <GND>
ddio_phy_dqdin[164] <= <GND>
ddio_phy_dqdin[165] <= <GND>
ddio_phy_dqdin[166] <= <GND>
ddio_phy_dqdin[167] <= <GND>
ddio_phy_dqdin[168] <= <GND>
ddio_phy_dqdin[169] <= <GND>
ddio_phy_dqdin[170] <= <GND>
ddio_phy_dqdin[171] <= <GND>
ddio_phy_dqdin[172] <= <GND>
ddio_phy_dqdin[173] <= <GND>
ddio_phy_dqdin[174] <= <GND>
ddio_phy_dqdin[175] <= <GND>
ddio_phy_dqdin[176] <= <GND>
ddio_phy_dqdin[177] <= <GND>
ddio_phy_dqdin[178] <= <GND>
ddio_phy_dqdin[179] <= <GND>
phy_ddio_dqslogic_incrdataen[0] => phy_ddio_dqslogic_incrdataen[0].IN1
phy_ddio_dqslogic_incrdataen[1] => phy_ddio_dqslogic_incrdataen[1].IN1
phy_ddio_dqslogic_incrdataen[2] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[3] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[4] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[5] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[6] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[7] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[9] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[0] => phy_ddio_dqslogic_dqsena[0].IN2
phy_ddio_dqslogic_dqsena[1] => phy_ddio_dqslogic_dqsena[1].IN2
phy_ddio_dqslogic_dqsena[2] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[3] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[4] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[5] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[6] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[7] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[8] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[9] => ~NO_FANOUT~
phy_ddio_dqoe[0] => phy_ddio_dqoe[0].IN1
phy_ddio_dqoe[1] => phy_ddio_dqoe[1].IN1
phy_ddio_dqoe[2] => phy_ddio_dqoe[2].IN1
phy_ddio_dqoe[3] => phy_ddio_dqoe[3].IN1
phy_ddio_dqoe[4] => phy_ddio_dqoe[4].IN1
phy_ddio_dqoe[5] => phy_ddio_dqoe[5].IN1
phy_ddio_dqoe[6] => phy_ddio_dqoe[6].IN1
phy_ddio_dqoe[7] => phy_ddio_dqoe[7].IN1
phy_ddio_dqoe[8] => phy_ddio_dqoe[8].IN1
phy_ddio_dqoe[9] => phy_ddio_dqoe[9].IN1
phy_ddio_dqoe[10] => phy_ddio_dqoe[10].IN1
phy_ddio_dqoe[11] => phy_ddio_dqoe[11].IN1
phy_ddio_dqoe[12] => phy_ddio_dqoe[12].IN1
phy_ddio_dqoe[13] => phy_ddio_dqoe[13].IN1
phy_ddio_dqoe[14] => phy_ddio_dqoe[14].IN1
phy_ddio_dqoe[15] => phy_ddio_dqoe[15].IN1
phy_ddio_dqoe[16] => ~NO_FANOUT~
phy_ddio_dqoe[17] => ~NO_FANOUT~
phy_ddio_dqoe[18] => ~NO_FANOUT~
phy_ddio_dqoe[19] => ~NO_FANOUT~
phy_ddio_dqoe[20] => ~NO_FANOUT~
phy_ddio_dqoe[21] => ~NO_FANOUT~
phy_ddio_dqoe[22] => ~NO_FANOUT~
phy_ddio_dqoe[23] => ~NO_FANOUT~
phy_ddio_dqoe[24] => ~NO_FANOUT~
phy_ddio_dqoe[25] => ~NO_FANOUT~
phy_ddio_dqoe[26] => ~NO_FANOUT~
phy_ddio_dqoe[27] => ~NO_FANOUT~
phy_ddio_dqoe[28] => ~NO_FANOUT~
phy_ddio_dqoe[29] => ~NO_FANOUT~
phy_ddio_dqoe[30] => ~NO_FANOUT~
phy_ddio_dqoe[31] => ~NO_FANOUT~
phy_ddio_dqoe[32] => ~NO_FANOUT~
phy_ddio_dqoe[33] => ~NO_FANOUT~
phy_ddio_dqoe[34] => ~NO_FANOUT~
phy_ddio_dqoe[35] => ~NO_FANOUT~
phy_ddio_dqoe[36] => ~NO_FANOUT~
phy_ddio_dqoe[37] => ~NO_FANOUT~
phy_ddio_dqoe[38] => ~NO_FANOUT~
phy_ddio_dqoe[39] => ~NO_FANOUT~
phy_ddio_dqoe[40] => ~NO_FANOUT~
phy_ddio_dqoe[41] => ~NO_FANOUT~
phy_ddio_dqoe[42] => ~NO_FANOUT~
phy_ddio_dqoe[43] => ~NO_FANOUT~
phy_ddio_dqoe[44] => ~NO_FANOUT~
phy_ddio_dqoe[45] => ~NO_FANOUT~
phy_ddio_dqoe[46] => ~NO_FANOUT~
phy_ddio_dqoe[47] => ~NO_FANOUT~
phy_ddio_dqoe[48] => ~NO_FANOUT~
phy_ddio_dqoe[49] => ~NO_FANOUT~
phy_ddio_dqoe[50] => ~NO_FANOUT~
phy_ddio_dqoe[51] => ~NO_FANOUT~
phy_ddio_dqoe[52] => ~NO_FANOUT~
phy_ddio_dqoe[53] => ~NO_FANOUT~
phy_ddio_dqoe[54] => ~NO_FANOUT~
phy_ddio_dqoe[55] => ~NO_FANOUT~
phy_ddio_dqoe[56] => ~NO_FANOUT~
phy_ddio_dqoe[57] => ~NO_FANOUT~
phy_ddio_dqoe[58] => ~NO_FANOUT~
phy_ddio_dqoe[59] => ~NO_FANOUT~
phy_ddio_dqoe[60] => ~NO_FANOUT~
phy_ddio_dqoe[61] => ~NO_FANOUT~
phy_ddio_dqoe[62] => ~NO_FANOUT~
phy_ddio_dqoe[63] => ~NO_FANOUT~
phy_ddio_dqoe[64] => ~NO_FANOUT~
phy_ddio_dqoe[65] => ~NO_FANOUT~
phy_ddio_dqoe[66] => ~NO_FANOUT~
phy_ddio_dqoe[67] => ~NO_FANOUT~
phy_ddio_dqoe[68] => ~NO_FANOUT~
phy_ddio_dqoe[69] => ~NO_FANOUT~
phy_ddio_dqoe[70] => ~NO_FANOUT~
phy_ddio_dqoe[71] => ~NO_FANOUT~
phy_ddio_dqoe[72] => ~NO_FANOUT~
phy_ddio_dqoe[73] => ~NO_FANOUT~
phy_ddio_dqoe[74] => ~NO_FANOUT~
phy_ddio_dqoe[75] => ~NO_FANOUT~
phy_ddio_dqoe[76] => ~NO_FANOUT~
phy_ddio_dqoe[77] => ~NO_FANOUT~
phy_ddio_dqoe[78] => ~NO_FANOUT~
phy_ddio_dqoe[79] => ~NO_FANOUT~
phy_ddio_dqoe[80] => ~NO_FANOUT~
phy_ddio_dqoe[81] => ~NO_FANOUT~
phy_ddio_dqoe[82] => ~NO_FANOUT~
phy_ddio_dqoe[83] => ~NO_FANOUT~
phy_ddio_dqoe[84] => ~NO_FANOUT~
phy_ddio_dqoe[85] => ~NO_FANOUT~
phy_ddio_dqoe[86] => ~NO_FANOUT~
phy_ddio_dqoe[87] => ~NO_FANOUT~
phy_ddio_dqoe[88] => ~NO_FANOUT~
phy_ddio_dqoe[89] => ~NO_FANOUT~
capture_strobe_tracking[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.capture_strobe_tracking


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
reset_n => ~NO_FANOUT~
reset_n_afi_clk => ~NO_FANOUT~
pll_hr_clk => pll_hr_clk.IN23
pll_avl_phy_clk => pll_avl_phy_clk.IN23
pll_afi_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN23
pll_write_clk => pll_write_clk.IN23
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN23
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN23
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN23
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN23
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN23
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN23
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN23
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => clock_gen[0].mem_ck_hi.IN1
phy_ddio_ck[1] => clock_gen[0].mem_ck_lo.IN1
phy_ddio_ck[2] => ~NO_FANOUT~
phy_ddio_ck[3] => ~NO_FANOUT~
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[1] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[2] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[3] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[4] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[5] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[6] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[7] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[8] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[9] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[10] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[11] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[12] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_bank[0] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[1] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[2] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_cs_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cke[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_odt[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_we_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_ras_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cas_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_reset_n <= hps_sdram_p0_generic_ddio:ureset_n_pad.dataout
phy_mem_ck[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout
phy_mem_ck_n[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout_b


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
datain[24] => acblock[6].hr_to_fr_hi.DATAINHI
datain[25] => acblock[6].hr_to_fr_lo.DATAINHI
datain[26] => acblock[6].hr_to_fr_hi.DATAINLO
datain[27] => acblock[6].hr_to_fr_lo.DATAINLO
datain[28] => acblock[7].hr_to_fr_hi.DATAINHI
datain[29] => acblock[7].hr_to_fr_lo.DATAINHI
datain[30] => acblock[7].hr_to_fr_hi.DATAINLO
datain[31] => acblock[7].hr_to_fr_lo.DATAINLO
datain[32] => acblock[8].hr_to_fr_hi.DATAINHI
datain[33] => acblock[8].hr_to_fr_lo.DATAINHI
datain[34] => acblock[8].hr_to_fr_hi.DATAINLO
datain[35] => acblock[8].hr_to_fr_lo.DATAINLO
datain[36] => acblock[9].hr_to_fr_hi.DATAINHI
datain[37] => acblock[9].hr_to_fr_lo.DATAINHI
datain[38] => acblock[9].hr_to_fr_hi.DATAINLO
datain[39] => acblock[9].hr_to_fr_lo.DATAINLO
datain[40] => acblock[10].hr_to_fr_hi.DATAINHI
datain[41] => acblock[10].hr_to_fr_lo.DATAINHI
datain[42] => acblock[10].hr_to_fr_hi.DATAINLO
datain[43] => acblock[10].hr_to_fr_lo.DATAINLO
datain[44] => acblock[11].hr_to_fr_hi.DATAINHI
datain[45] => acblock[11].hr_to_fr_lo.DATAINHI
datain[46] => acblock[11].hr_to_fr_hi.DATAINLO
datain[47] => acblock[11].hr_to_fr_lo.DATAINLO
datain[48] => acblock[12].hr_to_fr_hi.DATAINHI
datain[49] => acblock[12].hr_to_fr_lo.DATAINHI
datain[50] => acblock[12].hr_to_fr_hi.DATAINLO
datain[51] => acblock[12].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
dataout[6] <= acblock[6].ddio_out.DATAOUT
dataout[7] <= acblock[7].ddio_out.DATAOUT
dataout[8] <= acblock[8].ddio_out.DATAOUT
dataout[9] <= acblock[9].ddio_out.DATAOUT
dataout[10] <= acblock[10].ddio_out.DATAOUT
dataout[11] <= acblock[11].ddio_out.DATAOUT
dataout[12] <= acblock[12].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_hi.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_lo.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_hi.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_lo.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_hi.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_lo.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_hi.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_lo.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_hi.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_lo.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_hi.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_lo.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_hi.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL
clk_fr[6] => acblock[6].ddio_out.CLKHI
clk_fr[6] => acblock[6].ddio_out.CLKLO
clk_fr[6] => acblock[6].ddio_out.MUXSEL
clk_fr[7] => acblock[7].ddio_out.CLKHI
clk_fr[7] => acblock[7].ddio_out.CLKLO
clk_fr[7] => acblock[7].ddio_out.MUXSEL
clk_fr[8] => acblock[8].ddio_out.CLKHI
clk_fr[8] => acblock[8].ddio_out.CLKLO
clk_fr[8] => acblock[8].ddio_out.MUXSEL
clk_fr[9] => acblock[9].ddio_out.CLKHI
clk_fr[9] => acblock[9].ddio_out.CLKLO
clk_fr[9] => acblock[9].ddio_out.MUXSEL
clk_fr[10] => acblock[10].ddio_out.CLKHI
clk_fr[10] => acblock[10].ddio_out.CLKLO
clk_fr[10] => acblock[10].ddio_out.MUXSEL
clk_fr[11] => acblock[11].ddio_out.CLKHI
clk_fr[11] => acblock[11].ddio_out.CLKLO
clk_fr[11] => acblock[11].ddio_out.MUXSEL
clk_fr[12] => acblock[12].ddio_out.CLKHI
clk_fr[12] => acblock[12].ddio_out.CLKLO
clk_fr[12] => acblock[12].ddio_out.MUXSEL


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
datain_h[0] => ddio_out_uqe:auto_generated.datain_h[0]
datain_l[0] => ddio_out_uqe:auto_generated.datain_l[0]
outclock => ddio_out_uqe:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_uqe:auto_generated.dataout[0]
oe_out[0] <= <GND>


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator
datain[0] => pseudo_diffa_0.DATA
dataout[0] <= obufa_0.OUT
dataout_b[0] <= obuf_ba_0.OUT


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
afi_clk => ~NO_FANOUT~
afi_half_clk => ~NO_FANOUT~
ctl_clk => hmc_inst.I_CTLCLK
mp_cmd_clk_0 => hmc_inst.I_PORTCLK0
mp_cmd_clk_1 => hmc_inst.I_PORTCLK1
mp_cmd_clk_2 => hmc_inst.I_PORTCLK2
mp_cmd_clk_3 => hmc_inst.I_PORTCLK3
mp_cmd_clk_4 => hmc_inst.I_PORTCLK4
mp_cmd_clk_5 => hmc_inst.I_PORTCLK5
mp_cmd_reset_n_0 => hmc_inst.I_IAVSTCMDRESETN0
mp_cmd_reset_n_1 => hmc_inst.I_IAVSTCMDRESETN1
mp_cmd_reset_n_2 => hmc_inst.I_IAVSTCMDRESETN2
mp_cmd_reset_n_3 => hmc_inst.I_IAVSTCMDRESETN3
mp_cmd_reset_n_4 => hmc_inst.I_IAVSTCMDRESETN4
mp_cmd_reset_n_5 => hmc_inst.I_IAVSTCMDRESETN5
mp_rfifo_clk_0 => hmc_inst.I_IAVSTRDCLK0
mp_rfifo_clk_1 => hmc_inst.I_IAVSTRDCLK1
mp_rfifo_clk_2 => hmc_inst.I_IAVSTRDCLK2
mp_rfifo_clk_3 => hmc_inst.I_IAVSTRDCLK3
mp_rfifo_reset_n_0 => hmc_inst.I_IAVSTRDRESETN0
mp_rfifo_reset_n_1 => hmc_inst.I_IAVSTRDRESETN1
mp_rfifo_reset_n_2 => hmc_inst.I_IAVSTRDRESETN2
mp_rfifo_reset_n_3 => hmc_inst.I_IAVSTRDRESETN3
mp_wfifo_clk_0 => hmc_inst.I_IAVSTWRCLK0
mp_wfifo_clk_1 => hmc_inst.I_IAVSTWRCLK1
mp_wfifo_clk_2 => hmc_inst.I_IAVSTWRCLK2
mp_wfifo_clk_3 => hmc_inst.I_IAVSTWRCLK3
mp_wfifo_reset_n_0 => hmc_inst.I_IAVSTWRRESETN0
mp_wfifo_reset_n_1 => hmc_inst.I_IAVSTWRRESETN1
mp_wfifo_reset_n_2 => hmc_inst.I_IAVSTWRRESETN2
mp_wfifo_reset_n_3 => hmc_inst.I_IAVSTWRRESETN3
csr_clk => hmc_inst.I_MMRCLK
csr_reset_n => hmc_inst.I_MMRRESETN
afi_reset_n => ~NO_FANOUT~
ctl_reset_n => hmc_inst.I_CTLRESETN
avl_ready_0 <= hmc_inst.O_OAMMREADY0
avl_write_req_0 => hmc_inst.I_IAVSTCMDDATA01
avl_read_req_0 => hmc_inst.I_IAVSTCMDDATA0
avl_addr_0[0] => hmc_inst.I_IAVSTCMDDATA02
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_size_0[0] => hmc_inst.I_IAVSTCMDDATA034
avl_size_0[1] => hmc_inst.I_IAVSTCMDDATA035
avl_size_0[2] => hmc_inst.I_IAVSTCMDDATA036
avl_burstbegin_0 => ~NO_FANOUT~
avl_rdata_0[0] <= <GND>
avl_rdata_valid_0 <= <GND>
avl_ready_1 <= hmc_inst.O_OAMMREADY1
avl_write_req_1 => hmc_inst.I_IAVSTCMDDATA11
avl_read_req_1 => hmc_inst.I_IAVSTCMDDATA1
avl_addr_1[0] => hmc_inst.I_IAVSTCMDDATA12
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_size_1[0] => hmc_inst.I_IAVSTCMDDATA134
avl_size_1[1] => hmc_inst.I_IAVSTCMDDATA135
avl_size_1[2] => hmc_inst.I_IAVSTCMDDATA136
avl_burstbegin_1 => ~NO_FANOUT~
avl_rdata_1[0] <= <GND>
avl_rdata_valid_1 <= <GND>
avl_ready_2 <= hmc_inst.O_OAMMREADY2
avl_write_req_2 => hmc_inst.I_IAVSTCMDDATA21
avl_read_req_2 => hmc_inst.I_IAVSTCMDDATA2
avl_addr_2[0] => hmc_inst.I_IAVSTCMDDATA22
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_size_2[0] => hmc_inst.I_IAVSTCMDDATA234
avl_size_2[1] => hmc_inst.I_IAVSTCMDDATA235
avl_size_2[2] => hmc_inst.I_IAVSTCMDDATA236
avl_burstbegin_2 => ~NO_FANOUT~
avl_rdata_2[0] <= <GND>
avl_rdata_valid_2 <= <GND>
avl_ready_3 <= hmc_inst.O_OAMMREADY3
avl_write_req_3 => hmc_inst.I_IAVSTCMDDATA31
avl_read_req_3 => hmc_inst.I_IAVSTCMDDATA3
avl_addr_3[0] => hmc_inst.I_IAVSTCMDDATA32
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_size_3[0] => hmc_inst.I_IAVSTCMDDATA334
avl_size_3[1] => hmc_inst.I_IAVSTCMDDATA335
avl_size_3[2] => hmc_inst.I_IAVSTCMDDATA336
avl_burstbegin_3 => ~NO_FANOUT~
avl_rdata_3[0] <= <GND>
avl_rdata_valid_3 <= <GND>
avl_ready_4 <= hmc_inst.O_OAMMREADY4
avl_write_req_4 => hmc_inst.I_IAVSTCMDDATA41
avl_read_req_4 => hmc_inst.I_IAVSTCMDDATA4
avl_addr_4[0] => hmc_inst.I_IAVSTCMDDATA42
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_size_4[0] => hmc_inst.I_IAVSTCMDDATA434
avl_size_4[1] => hmc_inst.I_IAVSTCMDDATA435
avl_size_4[2] => hmc_inst.I_IAVSTCMDDATA436
avl_burstbegin_4 => ~NO_FANOUT~
avl_rdata_4[0] <= <GND>
avl_rdata_valid_4 <= <GND>
avl_ready_5 <= hmc_inst.O_OAMMREADY5
avl_write_req_5 => hmc_inst.I_IAVSTCMDDATA51
avl_read_req_5 => hmc_inst.I_IAVSTCMDDATA5
avl_addr_5[0] => hmc_inst.I_IAVSTCMDDATA52
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_size_5[0] => hmc_inst.I_IAVSTCMDDATA534
avl_size_5[1] => hmc_inst.I_IAVSTCMDDATA535
avl_size_5[2] => hmc_inst.I_IAVSTCMDDATA536
avl_burstbegin_5 => ~NO_FANOUT~
avl_rdata_5[0] <= <GND>
avl_rdata_valid_5 <= <GND>
afi_rst_n[0] <= hmc_inst.O_AFIRSTN
afi_cs_n[0] <= hmc_inst.O_AFICSN
afi_cs_n[1] <= hmc_inst.O_AFICSN1
afi_cke[0] <= hmc_inst.O_AFICKE
afi_cke[1] <= hmc_inst.O_AFICKE1
afi_odt[0] <= hmc_inst.O_AFIODT
afi_odt[1] <= hmc_inst.O_AFIODT1
afi_addr[0] <= hmc_inst.O_AFIADDR
afi_addr[1] <= hmc_inst.O_AFIADDR1
afi_addr[2] <= hmc_inst.O_AFIADDR2
afi_addr[3] <= hmc_inst.O_AFIADDR3
afi_addr[4] <= hmc_inst.O_AFIADDR4
afi_addr[5] <= hmc_inst.O_AFIADDR5
afi_addr[6] <= hmc_inst.O_AFIADDR6
afi_addr[7] <= hmc_inst.O_AFIADDR7
afi_addr[8] <= hmc_inst.O_AFIADDR8
afi_addr[9] <= hmc_inst.O_AFIADDR9
afi_addr[10] <= hmc_inst.O_AFIADDR10
afi_addr[11] <= hmc_inst.O_AFIADDR11
afi_addr[12] <= hmc_inst.O_AFIADDR12
afi_addr[13] <= hmc_inst.O_AFIADDR13
afi_addr[14] <= hmc_inst.O_AFIADDR14
afi_addr[15] <= hmc_inst.O_AFIADDR15
afi_addr[16] <= hmc_inst.O_AFIADDR16
afi_addr[17] <= hmc_inst.O_AFIADDR17
afi_addr[18] <= hmc_inst.O_AFIADDR18
afi_addr[19] <= hmc_inst.O_AFIADDR19
afi_ba[0] <= hmc_inst.O_AFIBA
afi_ba[1] <= hmc_inst.O_AFIBA1
afi_ba[2] <= hmc_inst.O_AFIBA2
afi_ras_n[0] <= hmc_inst.O_AFIRASN
afi_cas_n[0] <= hmc_inst.O_AFICASN
afi_we_n[0] <= hmc_inst.O_AFIWEN
afi_dqs_burst[0] <= hmc_inst.O_AFIDQSBURST
afi_dqs_burst[1] <= hmc_inst.O_AFIDQSBURST1
afi_dqs_burst[2] <= hmc_inst.O_AFIDQSBURST2
afi_dqs_burst[3] <= hmc_inst.O_AFIDQSBURST3
afi_dqs_burst[4] <= hmc_inst.O_AFIDQSBURST4
afi_wdata_valid[0] <= hmc_inst.O_AFIWDATAVALID
afi_wdata_valid[1] <= hmc_inst.O_AFIWDATAVALID1
afi_wdata_valid[2] <= hmc_inst.O_AFIWDATAVALID2
afi_wdata_valid[3] <= hmc_inst.O_AFIWDATAVALID3
afi_wdata_valid[4] <= hmc_inst.O_AFIWDATAVALID4
afi_wdata[0] <= hmc_inst.O_AFIWDATA
afi_wdata[1] <= hmc_inst.O_AFIWDATA1
afi_wdata[2] <= hmc_inst.O_AFIWDATA2
afi_wdata[3] <= hmc_inst.O_AFIWDATA3
afi_wdata[4] <= hmc_inst.O_AFIWDATA4
afi_wdata[5] <= hmc_inst.O_AFIWDATA5
afi_wdata[6] <= hmc_inst.O_AFIWDATA6
afi_wdata[7] <= hmc_inst.O_AFIWDATA7
afi_wdata[8] <= hmc_inst.O_AFIWDATA8
afi_wdata[9] <= hmc_inst.O_AFIWDATA9
afi_wdata[10] <= hmc_inst.O_AFIWDATA10
afi_wdata[11] <= hmc_inst.O_AFIWDATA11
afi_wdata[12] <= hmc_inst.O_AFIWDATA12
afi_wdata[13] <= hmc_inst.O_AFIWDATA13
afi_wdata[14] <= hmc_inst.O_AFIWDATA14
afi_wdata[15] <= hmc_inst.O_AFIWDATA15
afi_wdata[16] <= hmc_inst.O_AFIWDATA16
afi_wdata[17] <= hmc_inst.O_AFIWDATA17
afi_wdata[18] <= hmc_inst.O_AFIWDATA18
afi_wdata[19] <= hmc_inst.O_AFIWDATA19
afi_wdata[20] <= hmc_inst.O_AFIWDATA20
afi_wdata[21] <= hmc_inst.O_AFIWDATA21
afi_wdata[22] <= hmc_inst.O_AFIWDATA22
afi_wdata[23] <= hmc_inst.O_AFIWDATA23
afi_wdata[24] <= hmc_inst.O_AFIWDATA24
afi_wdata[25] <= hmc_inst.O_AFIWDATA25
afi_wdata[26] <= hmc_inst.O_AFIWDATA26
afi_wdata[27] <= hmc_inst.O_AFIWDATA27
afi_wdata[28] <= hmc_inst.O_AFIWDATA28
afi_wdata[29] <= hmc_inst.O_AFIWDATA29
afi_wdata[30] <= hmc_inst.O_AFIWDATA30
afi_wdata[31] <= hmc_inst.O_AFIWDATA31
afi_wdata[32] <= hmc_inst.O_AFIWDATA32
afi_wdata[33] <= hmc_inst.O_AFIWDATA33
afi_wdata[34] <= hmc_inst.O_AFIWDATA34
afi_wdata[35] <= hmc_inst.O_AFIWDATA35
afi_wdata[36] <= hmc_inst.O_AFIWDATA36
afi_wdata[37] <= hmc_inst.O_AFIWDATA37
afi_wdata[38] <= hmc_inst.O_AFIWDATA38
afi_wdata[39] <= hmc_inst.O_AFIWDATA39
afi_wdata[40] <= hmc_inst.O_AFIWDATA40
afi_wdata[41] <= hmc_inst.O_AFIWDATA41
afi_wdata[42] <= hmc_inst.O_AFIWDATA42
afi_wdata[43] <= hmc_inst.O_AFIWDATA43
afi_wdata[44] <= hmc_inst.O_AFIWDATA44
afi_wdata[45] <= hmc_inst.O_AFIWDATA45
afi_wdata[46] <= hmc_inst.O_AFIWDATA46
afi_wdata[47] <= hmc_inst.O_AFIWDATA47
afi_wdata[48] <= hmc_inst.O_AFIWDATA48
afi_wdata[49] <= hmc_inst.O_AFIWDATA49
afi_wdata[50] <= hmc_inst.O_AFIWDATA50
afi_wdata[51] <= hmc_inst.O_AFIWDATA51
afi_wdata[52] <= hmc_inst.O_AFIWDATA52
afi_wdata[53] <= hmc_inst.O_AFIWDATA53
afi_wdata[54] <= hmc_inst.O_AFIWDATA54
afi_wdata[55] <= hmc_inst.O_AFIWDATA55
afi_wdata[56] <= hmc_inst.O_AFIWDATA56
afi_wdata[57] <= hmc_inst.O_AFIWDATA57
afi_wdata[58] <= hmc_inst.O_AFIWDATA58
afi_wdata[59] <= hmc_inst.O_AFIWDATA59
afi_wdata[60] <= hmc_inst.O_AFIWDATA60
afi_wdata[61] <= hmc_inst.O_AFIWDATA61
afi_wdata[62] <= hmc_inst.O_AFIWDATA62
afi_wdata[63] <= hmc_inst.O_AFIWDATA63
afi_wdata[64] <= hmc_inst.O_AFIWDATA64
afi_wdata[65] <= hmc_inst.O_AFIWDATA65
afi_wdata[66] <= hmc_inst.O_AFIWDATA66
afi_wdata[67] <= hmc_inst.O_AFIWDATA67
afi_wdata[68] <= hmc_inst.O_AFIWDATA68
afi_wdata[69] <= hmc_inst.O_AFIWDATA69
afi_wdata[70] <= hmc_inst.O_AFIWDATA70
afi_wdata[71] <= hmc_inst.O_AFIWDATA71
afi_wdata[72] <= hmc_inst.O_AFIWDATA72
afi_wdata[73] <= hmc_inst.O_AFIWDATA73
afi_wdata[74] <= hmc_inst.O_AFIWDATA74
afi_wdata[75] <= hmc_inst.O_AFIWDATA75
afi_wdata[76] <= hmc_inst.O_AFIWDATA76
afi_wdata[77] <= hmc_inst.O_AFIWDATA77
afi_wdata[78] <= hmc_inst.O_AFIWDATA78
afi_wdata[79] <= hmc_inst.O_AFIWDATA79
afi_dm[0] <= hmc_inst.O_AFIDM
afi_dm[1] <= hmc_inst.O_AFIDM1
afi_dm[2] <= hmc_inst.O_AFIDM2
afi_dm[3] <= hmc_inst.O_AFIDM3
afi_dm[4] <= hmc_inst.O_AFIDM4
afi_dm[5] <= hmc_inst.O_AFIDM5
afi_dm[6] <= hmc_inst.O_AFIDM6
afi_dm[7] <= hmc_inst.O_AFIDM7
afi_dm[8] <= hmc_inst.O_AFIDM8
afi_dm[9] <= hmc_inst.O_AFIDM9
afi_wlat[0] => hmc_inst.I_AFIWLAT
afi_wlat[1] => hmc_inst.I_AFIWLAT1
afi_wlat[2] => hmc_inst.I_AFIWLAT2
afi_wlat[3] => hmc_inst.I_AFIWLAT3
afi_rdata_en[0] <= hmc_inst.O_AFIRDATAEN
afi_rdata_en[1] <= hmc_inst.O_AFIRDATAEN1
afi_rdata_en[2] <= hmc_inst.O_AFIRDATAEN2
afi_rdata_en[3] <= hmc_inst.O_AFIRDATAEN3
afi_rdata_en[4] <= hmc_inst.O_AFIRDATAEN4
afi_rdata_en_full[0] <= hmc_inst.O_AFIRDATAENFULL
afi_rdata_en_full[1] <= hmc_inst.O_AFIRDATAENFULL1
afi_rdata_en_full[2] <= hmc_inst.O_AFIRDATAENFULL2
afi_rdata_en_full[3] <= hmc_inst.O_AFIRDATAENFULL3
afi_rdata_en_full[4] <= hmc_inst.O_AFIRDATAENFULL4
afi_rdata[0] => hmc_inst.I_AFIRDATA
afi_rdata[1] => hmc_inst.I_AFIRDATA1
afi_rdata[2] => hmc_inst.I_AFIRDATA2
afi_rdata[3] => hmc_inst.I_AFIRDATA3
afi_rdata[4] => hmc_inst.I_AFIRDATA4
afi_rdata[5] => hmc_inst.I_AFIRDATA5
afi_rdata[6] => hmc_inst.I_AFIRDATA6
afi_rdata[7] => hmc_inst.I_AFIRDATA7
afi_rdata[8] => hmc_inst.I_AFIRDATA8
afi_rdata[9] => hmc_inst.I_AFIRDATA9
afi_rdata[10] => hmc_inst.I_AFIRDATA10
afi_rdata[11] => hmc_inst.I_AFIRDATA11
afi_rdata[12] => hmc_inst.I_AFIRDATA12
afi_rdata[13] => hmc_inst.I_AFIRDATA13
afi_rdata[14] => hmc_inst.I_AFIRDATA14
afi_rdata[15] => hmc_inst.I_AFIRDATA15
afi_rdata[16] => hmc_inst.I_AFIRDATA16
afi_rdata[17] => hmc_inst.I_AFIRDATA17
afi_rdata[18] => hmc_inst.I_AFIRDATA18
afi_rdata[19] => hmc_inst.I_AFIRDATA19
afi_rdata[20] => hmc_inst.I_AFIRDATA20
afi_rdata[21] => hmc_inst.I_AFIRDATA21
afi_rdata[22] => hmc_inst.I_AFIRDATA22
afi_rdata[23] => hmc_inst.I_AFIRDATA23
afi_rdata[24] => hmc_inst.I_AFIRDATA24
afi_rdata[25] => hmc_inst.I_AFIRDATA25
afi_rdata[26] => hmc_inst.I_AFIRDATA26
afi_rdata[27] => hmc_inst.I_AFIRDATA27
afi_rdata[28] => hmc_inst.I_AFIRDATA28
afi_rdata[29] => hmc_inst.I_AFIRDATA29
afi_rdata[30] => hmc_inst.I_AFIRDATA30
afi_rdata[31] => hmc_inst.I_AFIRDATA31
afi_rdata[32] => hmc_inst.I_AFIRDATA32
afi_rdata[33] => hmc_inst.I_AFIRDATA33
afi_rdata[34] => hmc_inst.I_AFIRDATA34
afi_rdata[35] => hmc_inst.I_AFIRDATA35
afi_rdata[36] => hmc_inst.I_AFIRDATA36
afi_rdata[37] => hmc_inst.I_AFIRDATA37
afi_rdata[38] => hmc_inst.I_AFIRDATA38
afi_rdata[39] => hmc_inst.I_AFIRDATA39
afi_rdata[40] => hmc_inst.I_AFIRDATA40
afi_rdata[41] => hmc_inst.I_AFIRDATA41
afi_rdata[42] => hmc_inst.I_AFIRDATA42
afi_rdata[43] => hmc_inst.I_AFIRDATA43
afi_rdata[44] => hmc_inst.I_AFIRDATA44
afi_rdata[45] => hmc_inst.I_AFIRDATA45
afi_rdata[46] => hmc_inst.I_AFIRDATA46
afi_rdata[47] => hmc_inst.I_AFIRDATA47
afi_rdata[48] => hmc_inst.I_AFIRDATA48
afi_rdata[49] => hmc_inst.I_AFIRDATA49
afi_rdata[50] => hmc_inst.I_AFIRDATA50
afi_rdata[51] => hmc_inst.I_AFIRDATA51
afi_rdata[52] => hmc_inst.I_AFIRDATA52
afi_rdata[53] => hmc_inst.I_AFIRDATA53
afi_rdata[54] => hmc_inst.I_AFIRDATA54
afi_rdata[55] => hmc_inst.I_AFIRDATA55
afi_rdata[56] => hmc_inst.I_AFIRDATA56
afi_rdata[57] => hmc_inst.I_AFIRDATA57
afi_rdata[58] => hmc_inst.I_AFIRDATA58
afi_rdata[59] => hmc_inst.I_AFIRDATA59
afi_rdata[60] => hmc_inst.I_AFIRDATA60
afi_rdata[61] => hmc_inst.I_AFIRDATA61
afi_rdata[62] => hmc_inst.I_AFIRDATA62
afi_rdata[63] => hmc_inst.I_AFIRDATA63
afi_rdata[64] => hmc_inst.I_AFIRDATA64
afi_rdata[65] => hmc_inst.I_AFIRDATA65
afi_rdata[66] => hmc_inst.I_AFIRDATA66
afi_rdata[67] => hmc_inst.I_AFIRDATA67
afi_rdata[68] => hmc_inst.I_AFIRDATA68
afi_rdata[69] => hmc_inst.I_AFIRDATA69
afi_rdata[70] => hmc_inst.I_AFIRDATA70
afi_rdata[71] => hmc_inst.I_AFIRDATA71
afi_rdata[72] => hmc_inst.I_AFIRDATA72
afi_rdata[73] => hmc_inst.I_AFIRDATA73
afi_rdata[74] => hmc_inst.I_AFIRDATA74
afi_rdata[75] => hmc_inst.I_AFIRDATA75
afi_rdata[76] => hmc_inst.I_AFIRDATA76
afi_rdata[77] => hmc_inst.I_AFIRDATA77
afi_rdata[78] => hmc_inst.I_AFIRDATA78
afi_rdata[79] => hmc_inst.I_AFIRDATA79
afi_rdata_valid[0] => hmc_inst.I_AFIRDATAVALID
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_cal_success => hmc_inst.I_CTLCALSUCCESS
afi_mem_clk_disable[0] <= hmc_inst.O_CTLMEMCLKDISABLE
afi_ctl_refresh_done[0] <= hmc_inst.O_AFICTLREFRESHDONE
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY1
afi_ctl_long_idle[0] <= hmc_inst.O_AFICTLLONGIDLE
afi_cal_fail => hmc_inst.I_CTLCALFAIL
afi_cal_req <= hmc_inst.O_CTLCALREQ
afi_init_req <= <GND>
cfg_dramconfig[0] <= hmc_inst.O_DRAMCONFIG
cfg_dramconfig[1] <= hmc_inst.O_DRAMCONFIG1
cfg_dramconfig[2] <= hmc_inst.O_DRAMCONFIG2
cfg_dramconfig[3] <= hmc_inst.O_DRAMCONFIG3
cfg_dramconfig[4] <= hmc_inst.O_DRAMCONFIG4
cfg_dramconfig[5] <= hmc_inst.O_DRAMCONFIG5
cfg_dramconfig[6] <= hmc_inst.O_DRAMCONFIG6
cfg_dramconfig[7] <= hmc_inst.O_DRAMCONFIG7
cfg_dramconfig[8] <= hmc_inst.O_DRAMCONFIG8
cfg_dramconfig[9] <= hmc_inst.O_DRAMCONFIG9
cfg_dramconfig[10] <= hmc_inst.O_DRAMCONFIG10
cfg_dramconfig[11] <= hmc_inst.O_DRAMCONFIG11
cfg_dramconfig[12] <= hmc_inst.O_DRAMCONFIG12
cfg_dramconfig[13] <= hmc_inst.O_DRAMCONFIG13
cfg_dramconfig[14] <= hmc_inst.O_DRAMCONFIG14
cfg_dramconfig[15] <= hmc_inst.O_DRAMCONFIG15
cfg_dramconfig[16] <= hmc_inst.O_DRAMCONFIG16
cfg_dramconfig[17] <= hmc_inst.O_DRAMCONFIG17
cfg_dramconfig[18] <= hmc_inst.O_DRAMCONFIG18
cfg_dramconfig[19] <= hmc_inst.O_DRAMCONFIG19
cfg_dramconfig[20] <= hmc_inst.O_DRAMCONFIG20
cfg_dramconfig[21] <= <GND>
cfg_dramconfig[22] <= <GND>
cfg_dramconfig[23] <= <GND>
cfg_caswrlat[0] <= hmc_inst.O_CFGCASWRLAT
cfg_caswrlat[1] <= hmc_inst.O_CFGCASWRLAT1
cfg_caswrlat[2] <= hmc_inst.O_CFGCASWRLAT2
cfg_caswrlat[3] <= hmc_inst.O_CFGCASWRLAT3
cfg_caswrlat[4] <= <GND>
cfg_caswrlat[5] <= <GND>
cfg_caswrlat[6] <= <GND>
cfg_caswrlat[7] <= <GND>
cfg_addlat[0] <= hmc_inst.O_CFGADDLAT
cfg_addlat[1] <= hmc_inst.O_CFGADDLAT1
cfg_addlat[2] <= hmc_inst.O_CFGADDLAT2
cfg_addlat[3] <= hmc_inst.O_CFGADDLAT3
cfg_addlat[4] <= hmc_inst.O_CFGADDLAT4
cfg_addlat[5] <= <GND>
cfg_addlat[6] <= <GND>
cfg_addlat[7] <= <GND>
cfg_tcl[0] <= hmc_inst.O_CFGTCL
cfg_tcl[1] <= hmc_inst.O_CFGTCL1
cfg_tcl[2] <= hmc_inst.O_CFGTCL2
cfg_tcl[3] <= hmc_inst.O_CFGTCL3
cfg_tcl[4] <= hmc_inst.O_CFGTCL4
cfg_tcl[5] <= <GND>
cfg_tcl[6] <= <GND>
cfg_tcl[7] <= <GND>
cfg_trfc[0] <= hmc_inst.O_CFGTRFC
cfg_trfc[1] <= hmc_inst.O_CFGTRFC1
cfg_trfc[2] <= hmc_inst.O_CFGTRFC2
cfg_trfc[3] <= hmc_inst.O_CFGTRFC3
cfg_trfc[4] <= hmc_inst.O_CFGTRFC4
cfg_trfc[5] <= hmc_inst.O_CFGTRFC5
cfg_trfc[6] <= hmc_inst.O_CFGTRFC6
cfg_trfc[7] <= hmc_inst.O_CFGTRFC7
cfg_trefi[0] <= hmc_inst.O_CFGTREFI
cfg_trefi[1] <= hmc_inst.O_CFGTREFI1
cfg_trefi[2] <= hmc_inst.O_CFGTREFI2
cfg_trefi[3] <= hmc_inst.O_CFGTREFI3
cfg_trefi[4] <= hmc_inst.O_CFGTREFI4
cfg_trefi[5] <= hmc_inst.O_CFGTREFI5
cfg_trefi[6] <= hmc_inst.O_CFGTREFI6
cfg_trefi[7] <= hmc_inst.O_CFGTREFI7
cfg_trefi[8] <= hmc_inst.O_CFGTREFI8
cfg_trefi[9] <= hmc_inst.O_CFGTREFI9
cfg_trefi[10] <= hmc_inst.O_CFGTREFI10
cfg_trefi[11] <= hmc_inst.O_CFGTREFI11
cfg_trefi[12] <= hmc_inst.O_CFGTREFI12
cfg_trefi[13] <= <GND>
cfg_trefi[14] <= <GND>
cfg_trefi[15] <= <GND>
cfg_twr[0] <= hmc_inst.O_CFGTWR
cfg_twr[1] <= hmc_inst.O_CFGTWR1
cfg_twr[2] <= hmc_inst.O_CFGTWR2
cfg_twr[3] <= hmc_inst.O_CFGTWR3
cfg_twr[4] <= <GND>
cfg_twr[5] <= <GND>
cfg_twr[6] <= <GND>
cfg_twr[7] <= <GND>
cfg_tmrd[0] <= hmc_inst.O_CFGTMRD
cfg_tmrd[1] <= hmc_inst.O_CFGTMRD1
cfg_tmrd[2] <= hmc_inst.O_CFGTMRD2
cfg_tmrd[3] <= hmc_inst.O_CFGTMRD3
cfg_tmrd[4] <= <GND>
cfg_tmrd[5] <= <GND>
cfg_tmrd[6] <= <GND>
cfg_tmrd[7] <= <GND>
cfg_coladdrwidth[0] <= hmc_inst.O_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] <= hmc_inst.O_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] <= hmc_inst.O_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] <= hmc_inst.O_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] <= hmc_inst.O_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] <= <GND>
cfg_coladdrwidth[6] <= <GND>
cfg_coladdrwidth[7] <= <GND>
cfg_rowaddrwidth[0] <= hmc_inst.O_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] <= hmc_inst.O_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] <= hmc_inst.O_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] <= hmc_inst.O_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] <= hmc_inst.O_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] <= <GND>
cfg_rowaddrwidth[6] <= <GND>
cfg_rowaddrwidth[7] <= <GND>
cfg_bankaddrwidth[0] <= hmc_inst.O_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] <= hmc_inst.O_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] <= hmc_inst.O_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] <= <GND>
cfg_bankaddrwidth[4] <= <GND>
cfg_bankaddrwidth[5] <= <GND>
cfg_bankaddrwidth[6] <= <GND>
cfg_bankaddrwidth[7] <= <GND>
cfg_csaddrwidth[0] <= hmc_inst.O_CFGCSADDRWIDTH
cfg_csaddrwidth[1] <= hmc_inst.O_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] <= hmc_inst.O_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] <= <GND>
cfg_csaddrwidth[4] <= <GND>
cfg_csaddrwidth[5] <= <GND>
cfg_csaddrwidth[6] <= <GND>
cfg_csaddrwidth[7] <= <GND>
cfg_interfacewidth[0] <= hmc_inst.O_CFGINTERFACEWIDTH
cfg_interfacewidth[1] <= hmc_inst.O_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] <= hmc_inst.O_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] <= hmc_inst.O_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] <= hmc_inst.O_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] <= hmc_inst.O_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] <= hmc_inst.O_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] <= hmc_inst.O_CFGINTERFACEWIDTH7
cfg_devicewidth[0] <= hmc_inst.O_CFGDEVICEWIDTH
cfg_devicewidth[1] <= hmc_inst.O_CFGDEVICEWIDTH1
cfg_devicewidth[2] <= hmc_inst.O_CFGDEVICEWIDTH2
cfg_devicewidth[3] <= hmc_inst.O_CFGDEVICEWIDTH3
cfg_devicewidth[4] <= <GND>
cfg_devicewidth[5] <= <GND>
cfg_devicewidth[6] <= <GND>
cfg_devicewidth[7] <= <GND>
local_refresh_ack <= hmc_inst.O_LOCALREFRESHACK
local_powerdn_ack <= hmc_inst.O_LOCALPOWERDOWNACK
local_self_rfsh_ack <= hmc_inst.O_LOCALSELFRFSHACK
local_deep_powerdn_ack <= hmc_inst.O_LOCALDEEPPOWERDNACK
local_refresh_req => hmc_inst.I_LOCALREFRESHREQ
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP1
local_self_rfsh_req => hmc_inst.I_LOCALSELFRFSHREQ
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP1
local_deep_powerdn_req => hmc_inst.I_LOCALDEEPPOWERDNREQ
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
local_init_done <= hmc_inst.O_LOCALINITDONE
local_cal_success <= io_intaficalsuccess.DB_MAX_OUTPUT_PORT_TYPE
local_cal_fail <= io_intaficalfail.DB_MAX_OUTPUT_PORT_TYPE
csr_read_req => hmc_inst.I_MMRREADREQ
csr_write_req => hmc_inst.I_MMRWRITEREQ
csr_addr[0] => hmc_inst.I_MMRADDR
csr_addr[1] => hmc_inst.I_MMRADDR1
csr_addr[2] => hmc_inst.I_MMRADDR2
csr_addr[3] => hmc_inst.I_MMRADDR3
csr_addr[4] => hmc_inst.I_MMRADDR4
csr_addr[5] => hmc_inst.I_MMRADDR5
csr_addr[6] => hmc_inst.I_MMRADDR6
csr_addr[7] => hmc_inst.I_MMRADDR7
csr_addr[8] => hmc_inst.I_MMRADDR8
csr_addr[9] => hmc_inst.I_MMRADDR9
csr_wdata[0] => hmc_inst.I_MMRWDATA
csr_wdata[1] => hmc_inst.I_MMRWDATA1
csr_wdata[2] => hmc_inst.I_MMRWDATA2
csr_wdata[3] => hmc_inst.I_MMRWDATA3
csr_wdata[4] => hmc_inst.I_MMRWDATA4
csr_wdata[5] => hmc_inst.I_MMRWDATA5
csr_wdata[6] => hmc_inst.I_MMRWDATA6
csr_wdata[7] => hmc_inst.I_MMRWDATA7
csr_rdata[0] <= hmc_inst.O_MMRRDATA
csr_rdata[1] <= hmc_inst.O_MMRRDATA1
csr_rdata[2] <= hmc_inst.O_MMRRDATA2
csr_rdata[3] <= hmc_inst.O_MMRRDATA3
csr_rdata[4] <= hmc_inst.O_MMRRDATA4
csr_rdata[5] <= hmc_inst.O_MMRRDATA5
csr_rdata[6] <= hmc_inst.O_MMRRDATA6
csr_rdata[7] <= hmc_inst.O_MMRRDATA7
csr_be[0] => hmc_inst.I_MMRBE
csr_rdata_valid <= hmc_inst.O_MMRRDATAVALID
csr_waitrequest <= hmc_inst.O_MMRWAITREQUEST
bonding_out_1[0] <= hmc_inst.O_BONDINGOUT1
bonding_out_1[1] <= hmc_inst.O_BONDINGOUT11
bonding_out_1[2] <= hmc_inst.O_BONDINGOUT12
bonding_out_1[3] <= hmc_inst.O_BONDINGOUT13
bonding_in_1[0] => hmc_inst.I_BONDINGIN1
bonding_in_1[1] => hmc_inst.I_BONDINGIN11
bonding_in_1[2] => hmc_inst.I_BONDINGIN12
bonding_in_1[3] => hmc_inst.I_BONDINGIN13
bonding_out_2[0] <= hmc_inst.O_BONDINGOUT2
bonding_out_2[1] <= hmc_inst.O_BONDINGOUT21
bonding_out_2[2] <= hmc_inst.O_BONDINGOUT22
bonding_out_2[3] <= hmc_inst.O_BONDINGOUT23
bonding_out_2[4] <= hmc_inst.O_BONDINGOUT24
bonding_out_2[5] <= hmc_inst.O_BONDINGOUT25
bonding_in_2[0] => hmc_inst.I_BONDINGIN2
bonding_in_2[1] => hmc_inst.I_BONDINGIN21
bonding_in_2[2] => hmc_inst.I_BONDINGIN22
bonding_in_2[3] => hmc_inst.I_BONDINGIN23
bonding_in_2[4] => hmc_inst.I_BONDINGIN24
bonding_in_2[5] => hmc_inst.I_BONDINGIN25
bonding_out_3[0] <= hmc_inst.O_BONDINGOUT3
bonding_out_3[1] <= hmc_inst.O_BONDINGOUT31
bonding_out_3[2] <= hmc_inst.O_BONDINGOUT32
bonding_out_3[3] <= hmc_inst.O_BONDINGOUT33
bonding_out_3[4] <= hmc_inst.O_BONDINGOUT34
bonding_out_3[5] <= hmc_inst.O_BONDINGOUT35
bonding_in_3[0] => hmc_inst.I_BONDINGIN3
bonding_in_3[1] => hmc_inst.I_BONDINGIN31
bonding_in_3[2] => hmc_inst.I_BONDINGIN32
bonding_in_3[3] => hmc_inst.I_BONDINGIN33
bonding_in_3[4] => hmc_inst.I_BONDINGIN34
bonding_in_3[5] => hmc_inst.I_BONDINGIN35
io_intaficalfail => local_cal_fail.DATAIN
ctl_init_req <= hmc_inst.O_CTLINITREQ
local_sts_ctl_empty <= hmc_inst.O_LOCALSTSCTLEMPTY
io_intaficalsuccess => local_cal_success.DATAIN


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
oct_rzqin => sd1a_0.I_RZQIN
parallelterminationcontrol[0] <= sd2a_0.O_PARALLELTERMINATIONCONTROL
parallelterminationcontrol[1] <= sd2a_0.O_PARALLELTERMINATIONCONTROL1
parallelterminationcontrol[2] <= sd2a_0.O_PARALLELTERMINATIONCONTROL2
parallelterminationcontrol[3] <= sd2a_0.O_PARALLELTERMINATIONCONTROL3
parallelterminationcontrol[4] <= sd2a_0.O_PARALLELTERMINATIONCONTROL4
parallelterminationcontrol[5] <= sd2a_0.O_PARALLELTERMINATIONCONTROL5
parallelterminationcontrol[6] <= sd2a_0.O_PARALLELTERMINATIONCONTROL6
parallelterminationcontrol[7] <= sd2a_0.O_PARALLELTERMINATIONCONTROL7
parallelterminationcontrol[8] <= sd2a_0.O_PARALLELTERMINATIONCONTROL8
parallelterminationcontrol[9] <= sd2a_0.O_PARALLELTERMINATIONCONTROL9
parallelterminationcontrol[10] <= sd2a_0.O_PARALLELTERMINATIONCONTROL10
parallelterminationcontrol[11] <= sd2a_0.O_PARALLELTERMINATIONCONTROL11
parallelterminationcontrol[12] <= sd2a_0.O_PARALLELTERMINATIONCONTROL12
parallelterminationcontrol[13] <= sd2a_0.O_PARALLELTERMINATIONCONTROL13
parallelterminationcontrol[14] <= sd2a_0.O_PARALLELTERMINATIONCONTROL14
parallelterminationcontrol[15] <= sd2a_0.O_PARALLELTERMINATIONCONTROL15
seriesterminationcontrol[0] <= sd2a_0.O_SERIESTERMINATIONCONTROL
seriesterminationcontrol[1] <= sd2a_0.O_SERIESTERMINATIONCONTROL1
seriesterminationcontrol[2] <= sd2a_0.O_SERIESTERMINATIONCONTROL2
seriesterminationcontrol[3] <= sd2a_0.O_SERIESTERMINATIONCONTROL3
seriesterminationcontrol[4] <= sd2a_0.O_SERIESTERMINATIONCONTROL4
seriesterminationcontrol[5] <= sd2a_0.O_SERIESTERMINATIONCONTROL5
seriesterminationcontrol[6] <= sd2a_0.O_SERIESTERMINATIONCONTROL6
seriesterminationcontrol[7] <= sd2a_0.O_SERIESTERMINATIONCONTROL7
seriesterminationcontrol[8] <= sd2a_0.O_SERIESTERMINATIONCONTROL8
seriesterminationcontrol[9] <= sd2a_0.O_SERIESTERMINATIONCONTROL9
seriesterminationcontrol[10] <= sd2a_0.O_SERIESTERMINATIONCONTROL10
seriesterminationcontrol[11] <= sd2a_0.O_SERIESTERMINATIONCONTROL11
seriesterminationcontrol[12] <= sd2a_0.O_SERIESTERMINATIONCONTROL12
seriesterminationcontrol[13] <= sd2a_0.O_SERIESTERMINATIONCONTROL13
seriesterminationcontrol[14] <= sd2a_0.O_SERIESTERMINATIONCONTROL14
seriesterminationcontrol[15] <= sd2a_0.O_SERIESTERMINATIONCONTROL15


|uart_test|uart_q:uart_q_i|uart_q_hps_0:hps_0|uart_q_hps_0_hps_io:hps_io|uart_q_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
clk => dll_wys_m.CLK
dll_pll_locked => dll_wys_m.ALOAD
dll_delayctrl[0] <= dll_wys_m.DELAYCTRLOUT
dll_delayctrl[1] <= dll_wys_m.DELAYCTRLOUT1
dll_delayctrl[2] <= dll_wys_m.DELAYCTRLOUT2
dll_delayctrl[3] <= dll_wys_m.DELAYCTRLOUT3
dll_delayctrl[4] <= dll_wys_m.DELAYCTRLOUT4
dll_delayctrl[5] <= dll_wys_m.DELAYCTRLOUT5
dll_delayctrl[6] <= dll_wys_m.DELAYCTRLOUT6


