# AHB-Lite Memory Controller Example

è¿™æ˜¯ä¸€ä¸ªå®Œæ•´çš„AHB-LiteéªŒè¯ç¯å¢ƒç¤ºä¾‹ï¼Œå±•ç¤ºäº†å¦‚ä½•ä½¿ç”¨AutoUVMç”Ÿæˆå’Œè¿è¡ŒAHB-Liteåè®®çš„UVM testbenchã€‚

## ğŸ“‹ ç›®å½•ç»“æ„

```
ahb_lite_memory/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ ahb_lite_memory.v          # AHB-Lite memory controller RTL
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ ahb_lite_memory_test_seq.sv # æµ‹è¯•åºåˆ—
â”œâ”€â”€ README.md                       # æœ¬æ–‡æ¡£
â””â”€â”€ run_verification.sh             # è¿è¡Œè„šæœ¬ (å¾…ç”Ÿæˆ)
```

## ğŸ¯ DUTç‰¹æ€§

`ahb_lite_memory.v` å®ç°äº†ä¸€ä¸ªç®€å•çš„AHB-Liteä»æœºmemory controllerï¼š

- **åœ°å€ç©ºé—´**: 64KB (16-bitåœ°å€)
- **æ•°æ®å®½åº¦**: 32-bit
- **æ”¯æŒçš„æ“ä½œ**:
  - âœ… Byte (8-bit) è¯»å†™
  - âœ… Halfword (16-bit) è¯»å†™
  - âœ… Word (32-bit) è¯»å†™
  - âœ… æ‰€æœ‰burstç±»å‹ (SINGLE, INCR, INCR4/8/16, WRAP4/8/16)
- **ç‰¹æ€§**:
  - æµæ°´çº¿æ¶æ„ (åœ°å€å’Œæ•°æ®ç›¸ä½åˆ†ç¦»)
  - å•å‘¨æœŸæ“ä½œ
  - ERRORå“åº” (å¯¹è¶Šç•Œè®¿é—®å’Œéæ³•size)
  - å®Œæ•´çš„AHB-Liteåè®®å®ç°

## ğŸš€ å¿«é€Ÿå¼€å§‹

### 1. ä½¿ç”¨AutoUVMç”ŸæˆéªŒè¯ç¯å¢ƒ

```bash
# ä½¿ç”¨AutoUVM CLIç”ŸæˆUVMç¯å¢ƒ
cd /home/yian/æ¡Œé¢/AutoUVM

# æ–¹å¼1: ä»RTLè‡ªåŠ¨ç”Ÿæˆ
autouvm generate \
    --input examples/ahb_lite_memory/rtl/ahb_lite_memory.v \
    --output examples/ahb_lite_memory/generated \
    --protocol ahb_lite \
    --top-module ahb_lite_memory

# æ–¹å¼2: ä½¿ç”¨Python API
python3 << 'EOF'
from autouvm3.cli import generate_uvm_from_rtl

generate_uvm_from_rtl(
    rtl_file="examples/ahb_lite_memory/rtl/ahb_lite_memory.v",
    output_dir="examples/ahb_lite_memory/generated",
    top_module="ahb_lite_memory",
    protocol="ahb_lite"
)
EOF
```

### 2. æŸ¥çœ‹ç”Ÿæˆçš„æ–‡ä»¶

```bash
cd examples/ahb_lite_memory/generated
tree .

# ä½ ä¼šçœ‹åˆ°:
# .
# â”œâ”€â”€ sim/
# â”‚   â”œâ”€â”€ Makefile
# â”‚   â””â”€â”€ run.do
# â”œâ”€â”€ tb/
# â”‚   â”œâ”€â”€ ahb_lite_memory_agent.sv
# â”‚   â”œâ”€â”€ ahb_lite_memory_driver.sv      # AHB-Lite driver (è‡ªåŠ¨ç”Ÿæˆ)
# â”‚   â”œâ”€â”€ ahb_lite_memory_monitor.sv     # AHB-Lite monitor (è‡ªåŠ¨ç”Ÿæˆ)
# â”‚   â”œâ”€â”€ ahb_lite_memory_sequencer.sv
# â”‚   â”œâ”€â”€ ahb_lite_memory_env.sv
# â”‚   â”œâ”€â”€ ahb_lite_memory_test.sv
# â”‚   â””â”€â”€ ahb_lite_memory_pkg.sv
# â”œâ”€â”€ checkers/
# â”‚   â””â”€â”€ ahb_lite_checker.sv            # 20+ SVA assertions
# â””â”€â”€ README.md
```

### 3. ç¼–è¯‘å’Œè¿è¡Œ

ä½¿ç”¨VCSç¼–è¯‘å’Œè¿è¡Œï¼š

```bash
cd examples/ahb_lite_memory/generated/sim

# ç¼–è¯‘
vcs -full64 -sverilog \
    -ntb_opts uvm-1.2 \
    +incdir+../tb \
    ../tb/ahb_lite_memory_pkg.sv \
    ../tb/tb_top.sv \
    ../../rtl/ahb_lite_memory.v \
    -debug_access+all \
    -l compile.log

# è¿è¡Œ
./simv +UVM_TESTNAME=ahb_lite_memory_test \
       +UVM_VERBOSITY=UVM_LOW \
       -l simv.log

# æŸ¥çœ‹ç»“æœ
cat simv.log | grep "Test.*Completed"
```

æˆ–ä½¿ç”¨Makefileï¼š

```bash
make compile
make run
make coverage
```

### 4. ä½¿ç”¨è‡ªå®šä¹‰æµ‹è¯•åºåˆ—

å°†æä¾›çš„æµ‹è¯•åºåˆ—é›†æˆåˆ°ç¯å¢ƒä¸­ï¼š

```bash
# å¤åˆ¶æµ‹è¯•åºåˆ—åˆ°ç”Ÿæˆçš„testbench
cp ../tb/ahb_lite_memory_test_seq.sv generated/tb/

# åœ¨testæ–‡ä»¶ä¸­å¯¼å…¥
# (generated/tb/ahb_lite_memory_test.sv)
```

```systemverilog
class ahb_lite_memory_test extends base_test;
    `uvm_component_utils(ahb_lite_memory_test)
    
    function new(string name, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    virtual task run_phase(uvm_phase phase);
        ahb_lite_memory_test_seq seq;
        
        phase.raise_objection(this);
        
        seq = ahb_lite_memory_test_seq::type_id::create("seq");
        seq.start(env.agent.sequencer);
        
        phase.drop_objection(this);
    endtask
endclass
```

## ğŸ“Š æµ‹è¯•è¦†ç›–

æµ‹è¯•åºåˆ— (`ahb_lite_memory_test_seq.sv`) åŒ…å«7ä¸ªæµ‹è¯•åœºæ™¯ï¼š

1. **Test 1: Single Word Write/Read**
   - åŸºæœ¬çš„å•æ¬¡wordå†™å…¥å’Œè¯»å›
   - éªŒè¯æ•°æ®å®Œæ•´æ€§

2. **Test 2: Byte Operations**
   - å­—èŠ‚çº§åˆ«çš„è¯»å†™
   - éªŒè¯byte laneé€‰æ‹©

3. **Test 3: INCR4 Burst Write**
   - 4-beaté€’å¢burstå†™
   - éªŒè¯burståœ°å€ç”Ÿæˆ

4. **Test 4: INCR4 Burst Read**
   - 4-beaté€’å¢burstè¯»
   - éªŒè¯burstæ•°æ®å®Œæ•´æ€§

5. **Test 5: Halfword Operations**
   - åŠå­—(16-bit)è¯»å†™
   - éªŒè¯å¯¹é½å’Œæ•°æ®æ­£ç¡®æ€§

6. **Test 6: Walking 1s Pattern**
   - 32ä½walking 1sæµ‹è¯•
   - éªŒè¯æ‰€æœ‰æ•°æ®ä½

7. **Test 7: Random Operations**
   - 100ä¸ªéšæœºäº‹åŠ¡
   - å‹åŠ›æµ‹è¯•å’Œcorner cases

## ğŸ¯ Protocol Checker

ç”Ÿæˆçš„`ahb_lite_checker.sv`åŒ…å«20+ä¸ªSVAæ–­è¨€ï¼š

### æ–­è¨€åˆ†ç±»

| ç±»åˆ« | æ–­è¨€æ•°é‡ | è¦†ç›–å†…å®¹ |
|------|----------|----------|
| æ¡æ‰‹åè®® | 4 | HREADYè¡Œä¸º, ä¿¡å·ç¨³å®šæ€§ |
| Transfer Type | 3 | çŠ¶æ€è½¬æ¢è§„åˆ™ |
| Burstè§„åˆ™ | 3 | SINGLE/burstä¸€è‡´æ€§ |
| HSIZEæœ‰æ•ˆæ€§ | 2 | èŒƒå›´å’Œæ€»çº¿å®½åº¦æ£€æŸ¥ |
| Response | 2 | ERRORå“åº”, SEQè§„åˆ™ |
| Timeout | 1 | HREADYè¶…æ—¶ä¿æŠ¤ |
| X/Zæ£€æµ‹ | 5 | å…³é”®ä¿¡å·X/Zæ£€æµ‹ |

### ç¤ºä¾‹æ–­è¨€

```systemverilog
// æ¡æ‰‹åè®®: HREADY=0æ—¶åœ°å€å¿…é¡»ç¨³å®š
property addr_stable_when_not_ready;
    @(posedge HCLK) disable iff (!HRESETn)
    (!HREADY && $past(HTRANS) inside {NONSEQ, SEQ}) |=>
    (HADDR === $past(HADDR));
endproperty
assert_addr_stable: assert property(addr_stable_when_not_ready)
    else $error("Address changed while HREADY low");

// Burstè§„åˆ™: SEQçš„HBURSTå¿…é¡»ä¸NONSEQåŒ¹é…
property seq_same_burst;
    @(posedge HCLK) disable iff (!HRESETn)
    (HTRANS == SEQ && $past(HTRANS) inside {NONSEQ, SEQ}) |->
    (HBURST == $past(HBURST));
endproperty
assert_seq_burst: assert property(seq_same_burst)
    else $error("HBURST changed within burst");

// Timeout: HREADYå¿…é¡»åœ¨è¶…æ—¶å‘¨æœŸå†…æ‹‰é«˜
property hready_timeout;
    @(posedge HCLK) disable iff (!HRESETn)
    (HTRANS inside {NONSEQ, SEQ}) |->
    strong(##[0:TIMEOUT_CYCLES] HREADY);
endproperty
assert_hready_timeout: assert property(hready_timeout)
    else $error("HREADY timeout");
```

## ğŸ“ˆ Coverage Points

è‡ªåŠ¨ç”Ÿæˆçš„coverage groupsï¼š

```systemverilog
covergroup ahb_protocol_cov @(posedge HCLK);
    // Transfer types (4 bins)
    trans_type: coverpoint HTRANS {
        bins idle   = {2'b00};
        bins busy   = {2'b01};
        bins nonseq = {2'b10};
        bins seq    = {2'b11};
    }
    
    // Burst types (8 bins)
    burst_type: coverpoint HBURST {
        bins single = {3'b000};
        bins incr   = {3'b001};
        bins wrap4  = {3'b010};
        bins incr4  = {3'b011};
        bins wrap8  = {3'b100};
        bins incr8  = {3'b101};
        bins wrap16 = {3'b110};
        bins incr16 = {3'b111};
    }
    
    // Cross coverage
    burst_x_size: cross burst_type, trans_size;
    trans_x_dir: cross trans_type, direction;
endgroup
```

## ğŸ” è°ƒè¯•æŠ€å·§

### 1. æŸ¥çœ‹æ³¢å½¢

```bash
# ä½¿ç”¨DVEæŸ¥çœ‹æ³¢å½¢
dve -vpd vcdplus.vpd &

# å…³æ³¨ä¿¡å·:
# - HCLK, HRESETn
# - HADDR, HWRITE, HSIZE, HBURST, HTRANS
# - HWDATA, HRDATA
# - HREADY, HRESP
```

### 2. UVMæ—¥å¿—åˆ†æ

```bash
# ç­›é€‰ç‰¹å®šç»„ä»¶çš„æ—¥å¿—
grep "DRIVER" simv.log
grep "MONITOR" simv.log
grep "SCOREBOARD" simv.log

# æŸ¥çœ‹assertion failures
grep "Error" simv.log
grep "assert" simv.log
```

### 3. Coverageåˆ†æ

```bash
# ç”ŸæˆcoverageæŠ¥å‘Š
urg -dir simv.vdb -format both

# æ‰“å¼€HTMLæŠ¥å‘Š
firefox urgReport/index.html
```

## ğŸ’¡ æ‰©å±•å»ºè®®

### 1. æ·»åŠ Scoreboard

```systemverilog
class ahb_lite_scoreboard extends uvm_scoreboard;
    // å­˜å‚¨å†™æ“ä½œ
    bit [31:0] memory_model [bit[31:0]];
    
    function void write(ahb_lite_transaction trans);
        if (trans.write) begin
            memory_model[trans.addr] = trans.data;
        end else begin
            if (!memory_model.exists(trans.addr)) begin
                `uvm_error("SCB", "Read from uninitialized address")
            end else if (memory_model[trans.addr] != trans.data) begin
                `uvm_error("SCB", $sformatf(
                    "Data mismatch: addr=0x%h, expected=0x%h, got=0x%h",
                    trans.addr, memory_model[trans.addr], trans.data))
            end
        end
    endfunction
endclass
```

### 2. æ·»åŠ ERRORæµ‹è¯•

```systemverilog
// æµ‹è¯•è¶Šç•Œè®¿é—®
trans.randomize() with {
    addr >= 32'h0001_0000;  // è¶…å‡º64KBèŒƒå›´
};
// æœŸæœ›HRESP = ERROR

// æµ‹è¯•éæ³•HSIZE
trans.randomize() with {
    size == 3'b011;  // Double word (64-bit), è¶…å‡º32-bitæ€»çº¿
};
// æœŸæœ›HRESP = ERROR
```

### 3. æ·»åŠ æ€§èƒ½æ£€æŸ¥

```systemverilog
// ç›‘æ§HREADYå»¶è¿Ÿ
class performance_monitor extends uvm_monitor;
    int ready_delay_histogram[int];
    
    task run_phase(uvm_phase phase);
        forever begin
            @(posedge vif.HCLK);
            if (vif.HTRANS inside {NONSEQ, SEQ}) begin
                int delay = 0;
                while (!vif.HREADY) begin
                    delay++;
                    @(posedge vif.HCLK);
                end
                ready_delay_histogram[delay]++;
            end
        end
    endtask
endclass
```

## ğŸ“š å‚è€ƒèµ„æ–™

- AutoUVMæ–‡æ¡£: [docs/protocols/ahb_lite.md](../../docs/protocols/ahb_lite.md)
- ARM AMBA Specification: [ARM IHI0033B](https://developer.arm.com/documentation/ihi0033/latest/)
- UVM 1.2 User Guide: [Accellera UVM](https://www.accellera.org/downloads/standards/uvm)

## ğŸ“ å­¦ä¹ è·¯å¾„

1. **åˆå­¦è€…**: 
   - è¿è¡Œbasic test
   - ç†è§£driverå’Œmonitorçš„ä½œç”¨
   - æŸ¥çœ‹transaction flow

2. **ä¸­çº§**: 
   - æ·»åŠ è‡ªå®šä¹‰sequence
   - å®ç°scoreboard
   - åˆ†æcoverage gaps

3. **é«˜çº§**: 
   - æ·»åŠ constrained random testing
   - å®ç°functional coverage
   - é›†æˆprotocol checker

## ğŸ› å¸¸è§é—®é¢˜

### Q: ä¸ºä»€ä¹ˆéœ€è¦åœ°å€å¯¹é½ï¼Ÿ
**A**: AHB-Liteåè®®è¦æ±‚åœ°å€å¿…é¡»æŒ‰ä¼ è¾“å¤§å°å¯¹é½ã€‚ä¾‹å¦‚word (32-bit)ä¼ è¾“è¦æ±‚åœ°å€ä½2ä½ä¸º0ã€‚

### Q: WRAP burstå¦‚ä½•å·¥ä½œï¼Ÿ
**A**: WRAP burståœ¨å›ºå®šè¾¹ç•Œå†…å¾ªç¯ã€‚ä¾‹å¦‚WRAP4 wordä»0x1004å¼€å§‹ä¼šè®¿é—®: 0x1004, 0x1008, 0x100C, 0x1000 (å›åˆ°è¾¹ç•Œ)ã€‚

### Q: å¦‚ä½•å¤„ç†ERRORå“åº”ï¼Ÿ
**A**: ERRORå“åº”æ€»æ˜¯ä¸¤å‘¨æœŸ: ç¬¬ä¸€å‘¨æœŸHREADY=0ä¸”HRESP=1, ç¬¬äºŒå‘¨æœŸHREADY=1ä¸”HRESP=1ã€‚

### Q: BUSY transferæ˜¯ä»€ä¹ˆï¼Ÿ
**A**: BUSYç”¨äºåœ¨burstä¸­æ’å…¥ç­‰å¾…å‘¨æœŸï¼Œä¿æŒburståºåˆ—è€Œä¸å®é™…ä¼ è¾“æ•°æ®ã€‚

## ğŸ“ è·å–å¸®åŠ©

- GitHub Issues: [https://github.com/Honjun1102/AutoUVM/issues](https://github.com/Honjun1102/AutoUVM/issues)
- Documentation: [https://github.com/Honjun1102/AutoUVM/docs](https://github.com/Honjun1102/AutoUVM/docs)
- Email: honjun1102@gmail.com

---

**ç¥éªŒè¯æ„‰å¿«ï¼ğŸ‰**
