{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 01:44:25 2013 " "Info: Processing started: Sun Jun 02 01:44:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_3 -c clock_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock_3 -c clock_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "clock_3 clock_3.v(3) " "Warning (10238): Verilog Module Declaration warning at clock_3.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"clock_3\"" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 3 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_3.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file clock_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_3 " "Info: Found entity 1: clock_3" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 FreqcDiv " "Info: Found entity 2: FreqcDiv" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 _6to1MUX " "Info: Found entity 3: _6to1MUX" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 106 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 8 8 " "Info: Found 8 design units, including 8 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter24 " "Info: Found entity 1: counter24" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 counter60 " "Info: Found entity 2: counter60" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 counter6 " "Info: Found entity 3: counter6" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 counter10 " "Info: Found entity 4: counter10" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 73 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 top_clock " "Info: Found entity 5: top_clock" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 96 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Divided_Frequency " "Info: Found entity 6: Divided_Frequency" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 125 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 SegOut " "Info: Found entity 7: SegOut" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 160 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 SegChange " "Info: Found entity 8: SegChange" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 183 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Radio " "Info: Found entity 1: Radio" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Bell " "Info: Found entity 2: Bell" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 _4comparator " "Info: Found entity 3: _4comparator" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 95 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 stopwatch " "Info: Found entity 4: stopwatch" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 109 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 counter100 " "Info: Found entity 5: counter100" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 133 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 ledout " "Info: Found entity 6: ledout" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 153 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_3 " "Info: Elaborating entity \"clock_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divided_Frequency Divided_Frequency:U0 " "Info: Elaborating entity \"Divided_Frequency\" for hierarchy \"Divided_Frequency:U0\"" {  } { { "clock_3.v" "U0" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 Divided_Frequency:U0\|counter10:DU0 " "Info: Elaborating entity \"counter10\" for hierarchy \"Divided_Frequency:U0\|counter10:DU0\"" {  } { { "modules.v" "DU0" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:U1 " "Info: Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:U1\"" {  } { { "clock_3.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter100 stopwatch:U1\|counter100:UU1 " "Info: Elaborating entity \"counter100\" for hierarchy \"stopwatch:U1\|counter100:UU1\"" {  } { { "top.v" "UU1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_clock top_clock:U2 " "Info: Elaborating entity \"top_clock\" for hierarchy \"top_clock:U2\"" {  } { { "clock_3.v" "U2" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 top_clock:U2\|counter60:UT1 " "Info: Elaborating entity \"counter60\" for hierarchy \"top_clock:U2\|counter60:UT1\"" {  } { { "modules.v" "UT1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 top_clock:U2\|counter60:UT1\|counter6:UC1 " "Info: Elaborating entity \"counter6\" for hierarchy \"top_clock:U2\|counter60:UT1\|counter6:UC1\"" {  } { { "modules.v" "UC1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 top_clock:U2\|counter24:UT3 " "Info: Elaborating entity \"counter24\" for hierarchy \"top_clock:U2\|counter24:UT3\"" {  } { { "modules.v" "UT3" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Radio Radio:U3 " "Info: Elaborating entity \"Radio\" for hierarchy \"Radio:U3\"" {  } { { "clock_3.v" "U3" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_500Hz top.v(25) " "Warning (10235): Verilog HDL Always Construct warning at top.v(25): variable \"_500Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_1kHzIN top.v(27) " "Warning (10235): Verilog HDL Always Construct warning at top.v(27): variable \"_1kHzIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bell Bell:U4 " "Info: Elaborating entity \"Bell\" for hierarchy \"Bell:U4\"" {  } { { "clock_3.v" "U4" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4comparator Bell:U4\|_4comparator:SU4 " "Info: Elaborating entity \"_4comparator\" for hierarchy \"Bell:U4\|_4comparator:SU4\"" {  } { { "top.v" "SU4" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/top.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqcDiv FreqcDiv:U5 " "Info: Elaborating entity \"FreqcDiv\" for hierarchy \"FreqcDiv:U5\"" {  } { { "clock_3.v" "U5" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6to1MUX _6to1MUX:MU1 " "Info: Elaborating entity \"_6to1MUX\" for hierarchy \"_6to1MUX:MU1\"" {  } { { "clock_3.v" "MU1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "XX clock_3.v(157) " "Warning (10235): Verilog HDL Always Construct warning at clock_3.v(157): variable \"XX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_3.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegOut SegOut:MU4 " "Info: Elaborating entity \"SegOut\" for hierarchy \"SegOut:MU4\"" {  } { { "clock_3.v" "MU4" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegChange SegOut:MU4\|SegChange:FA1 " "Info: Elaborating entity \"SegChange\" for hierarchy \"SegOut:MU4\|SegChange:FA1\"" {  } { { "modules.v" "FA1" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledout ledout:MU5 " "Info: Elaborating entity \"ledout\" for hierarchy \"ledout:MU5\"" {  } { { "clock_3.v" "MU5" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/clock_3.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_clock:U2\|HrCP " "Warning: Found clock multiplexer top_clock:U2\|HrCP" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 105 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_clock:U2\|MinCP " "Warning: Found clock multiplexer top_clock:U2\|MinCP" {  } { { "modules.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock_3/modules.v" 105 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "359 " "Info: Implemented 359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Info: Implemented 305 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 01:44:29 2013 " "Info: Processing ended: Sun Jun 02 01:44:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
