# Asynchronous-FIFO
This repository contains a clean and modular Asynchronous FIFO (First-In First-Out) design written in SystemVerilog, intended for safe data transfer between two different clock domains.
Includes:
FIFO memory
Binary â†” Gray code conversion
2-stage synchronizers
Full & empty flag modules
Top-level FIFO wrapper
Testbench-friendly modular design
