Accel-Sim [build accelsim-commit-_modified_0.0_25-11-18-17-25-02]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f5dcae00000,32768
launching memcpy command : MemcpyHtoD,0x00007f5dcae08000,98304
launching memcpy command : MemcpyHtoD,0x00007f5dcae20000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae21000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae22000,4096
launching memcpy command : MemcpyHtoD,0x00007f5dcae23000,16384
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 14433
gpu_sim_insn = 49414
gpu_ipc =       3.4237
gpu_tot_sim_cycle = 14433
gpu_tot_sim_insn = 49414
gpu_tot_ipc =       3.4237
gpu_tot_issued_cta = 8
gpu_occupancy = 12.8955% 
gpu_tot_occupancy = 12.8955% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0113
partiton_level_parallism_total  =       0.0113
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.4091 GB/Sec
L2_BW_total  =       0.4091 GB/Sec
gpu_total_sim_rate=49414

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 61728
gpgpu_n_tot_w_icount = 1929
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:634	W0_Idle:26990	W0_Scoreboard:24965	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1535
single_issue_nums: WS0:681	WS1:416	WS2:416	WS3:416	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 511 
max_icnt2mem_latency = 42 
maxmrqlatency = 11 
max_icnt2sh_latency = 4 
averagemflatency = 472 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:78 	0 	40 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	147 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/34 = 4.176471
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         563       508    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         561       565    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         550       508    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         548       505    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         503       508    none      none      none      none      none      none      none      none      none      none  
dram[5]:        506    none      none      none         502       507    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         563       566    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         619       507    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         550       625    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         561       507    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         596       553    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         503       507    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none         563       553    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         503       565    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         504       553    none      none      none      none      none      none      none      none      none      none  
dram[15]:        502    none      none      none         503       551    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        506         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        506         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44619 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000717
n_activity=110 dram_eff=0.2909
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 4a 44595i bk5: 4a 44585i bk6: 0a 44627i bk7: 0a 44627i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075949
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.000717 
total_CMD = 44629 
util_bw = 32 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 44547 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44619 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44619 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000717
n_activity=96 dram_eff=0.3333
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 4a 44590i bk5: 4a 44585i bk6: 0a 44628i bk7: 0a 44628i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384615
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000717 
total_CMD = 44629 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 44561 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44619 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44618 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008067
n_activity=132 dram_eff=0.2727
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 5a 44595i bk5: 4a 44585i bk6: 0a 44627i bk7: 0a 44627i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.063291
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063291 

BW Util details:
bwutil = 0.000807 
total_CMD = 44629 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 44543 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44618 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44617 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008963
n_activity=140 dram_eff=0.2857
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 5a 44590i bk5: 5a 44585i bk6: 0a 44628i bk7: 0a 44628i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.373134
Bank_Level_Parallism_Col = 1.363636
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.363636 

BW Util details:
bwutil = 0.000896 
total_CMD = 44629 
util_bw = 40 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 44553 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44617 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134442
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44618 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008067
n_activity=132 dram_eff=0.2727
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 5a 44595i bk5: 4a 44585i bk6: 0a 44627i bk7: 0a 44627i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.063291
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063291 

BW Util details:
bwutil = 0.000807 
total_CMD = 44629 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 44543 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44618 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029129
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44616 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008963
n_activity=196 dram_eff=0.2041
bk0: 1a 44605i bk1: 0a 44629i bk2: 0a 44629i bk3: 0a 44629i bk4: 5a 44589i bk5: 4a 44585i bk6: 0a 44628i bk7: 0a 44628i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44630i bk14: 0a 44630i bk15: 0a 44630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.274725
Bank_Level_Parallism_Col = 1.269663
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269663 

BW Util details:
bwutil = 0.000896 
total_CMD = 44629 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 44529 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44616 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44619 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000717
n_activity=110 dram_eff=0.2909
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 4a 44595i bk5: 4a 44585i bk6: 0a 44627i bk7: 0a 44627i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075949
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.000717 
total_CMD = 44629 
util_bw = 32 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 44547 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44619 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029129
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44619 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000717
n_activity=96 dram_eff=0.3333
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 4a 44590i bk5: 4a 44585i bk6: 0a 44628i bk7: 0a 44628i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384615
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000717 
total_CMD = 44629 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 44561 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44619 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134442
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44618 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008067
n_activity=132 dram_eff=0.2727
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 5a 44595i bk5: 4a 44585i bk6: 0a 44627i bk7: 0a 44627i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.063291
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063291 

BW Util details:
bwutil = 0.000807 
total_CMD = 44629 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 44543 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44618 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029129
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44619 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000717
n_activity=96 dram_eff=0.3333
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 4a 44590i bk5: 4a 44585i bk6: 0a 44628i bk7: 0a 44628i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384615
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000717 
total_CMD = 44629 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 44561 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44619 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134442
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44617 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008963
n_activity=154 dram_eff=0.2597
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 5a 44595i bk5: 5a 44585i bk6: 0a 44627i bk7: 0a 44627i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074074
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.000896 
total_CMD = 44629 
util_bw = 40 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 44539 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44617 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029129
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44619 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000717
n_activity=96 dram_eff=0.3333
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 4a 44590i bk5: 4a 44585i bk6: 0a 44628i bk7: 0a 44628i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384615
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000717 
total_CMD = 44629 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 44561 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44619 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134442
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44618 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008067
n_activity=132 dram_eff=0.2727
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 4a 44595i bk5: 5a 44585i bk6: 0a 44627i bk7: 0a 44627i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.063291
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063291 

BW Util details:
bwutil = 0.000807 
total_CMD = 44629 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 44543 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44618 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029129
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44619 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000717
n_activity=96 dram_eff=0.3333
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 4a 44590i bk5: 4a 44585i bk6: 0a 44628i bk7: 0a 44628i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384615
Bank_Level_Parallism_Col = 1.375000
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.000717 
total_CMD = 44629 
util_bw = 32 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 44561 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44619 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134442
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44618 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008067
n_activity=132 dram_eff=0.2727
bk0: 0a 44629i bk1: 0a 44630i bk2: 0a 44630i bk3: 0a 44630i bk4: 4a 44595i bk5: 5a 44585i bk6: 0a 44627i bk7: 0a 44627i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44629i bk14: 0a 44629i bk15: 0a 44629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.063291
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063291 

BW Util details:
bwutil = 0.000807 
total_CMD = 44629 
util_bw = 36 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 44543 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44618 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029129
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44629 n_nop=44615 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009859
n_activity=218 dram_eff=0.2018
bk0: 2a 44605i bk1: 0a 44629i bk2: 0a 44629i bk3: 0a 44629i bk4: 4a 44589i bk5: 5a 44585i bk6: 0a 44628i bk7: 0a 44628i bk8: 0a 44628i bk9: 0a 44629i bk10: 0a 44629i bk11: 0a 44629i bk12: 0a 44629i bk13: 0a 44630i bk14: 0a 44630i bk15: 0a 44630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.271739
Bank_Level_Parallism_Col = 1.266667
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.266667 

BW Util details:
bwutil = 0.000986 
total_CMD = 44629 
util_bw = 44 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 44525 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44629 
n_nop = 44615 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134442

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 14433
Req_Network_injected_packets_per_cycle =       0.0113 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 14433
Reply_Network_injected_packets_per_cycle =        0.0113
Reply_Network_conflicts_per_cycle =        0.0044
Reply_Network_conflicts_per_cycle_util =       1.2549
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 49414 (inst/sec)
gpgpu_simulation_rate = 14433 (cycle/sec)
gpgpu_silicon_slowdown = 78431x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 5857
gpu_sim_insn = 49262
gpu_ipc =       8.4108
gpu_tot_sim_cycle = 20290
gpu_tot_sim_insn = 98676
gpu_tot_ipc =       4.8633
gpu_tot_issued_cta = 16
gpu_occupancy = 25.8317% 
gpu_tot_occupancy = 16.9530% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0287
partiton_level_parallism_total  =       0.0163
partiton_level_parallism_util =       4.2000
partiton_level_parallism_util_total  =       3.6374
L2_BW  =       1.0390 GB/Sec
L2_BW_total  =       0.5909 GB/Sec
gpu_total_sim_rate=49338

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 316
	L1D_total_cache_miss_rate = 0.8564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 118816
gpgpu_n_tot_w_icount = 3713
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1318	W0_Idle:33152	W0_Scoreboard:41335	W1:383	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:3061
single_issue_nums: WS0:1109	WS1:844	WS2:892	WS3:868	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 511 
max_icnt2mem_latency = 43 
maxmrqlatency = 11 
max_icnt2sh_latency = 4 
averagemflatency = 470 
avg_icnt2mem_latency = 85 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 4 
mrq_lat_table:206 	0 	40 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	315 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 270/34 = 7.941176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         589       503    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         588       590    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         553       503    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         552       528    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         527       503    none      none      none      none      none      none      none      none      none      none  
dram[5]:        506    none      none      none         526       503    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none         589       532    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         617       503    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         553       620    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         529       503    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         604       554    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         500       503    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none         530       606    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         500       590    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         501       606    none      none      none      none      none      none      none      none      none      none  
dram[15]:        502    none      none      none         792       554    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        506         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        506         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62722 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00102
n_activity=190 dram_eff=0.3368
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 8a 62698i bk5: 8a 62687i bk6: 0a 62738i bk7: 0a 62738i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057692
Bank_Level_Parallism_Col = 1.048544
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048544 

BW Util details:
bwutil = 0.001020 
total_CMD = 62740 
util_bw = 64 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 62616 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62722 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208798
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62722 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00102
n_activity=164 dram_eff=0.3902
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 8a 62696i bk5: 8a 62684i bk6: 0a 62739i bk7: 0a 62739i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.277778
Bank_Level_Parallism_Col = 1.269663
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269663 

BW Util details:
bwutil = 0.001020 
total_CMD = 62740 
util_bw = 64 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 62634 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62722 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956328
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62721 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001084
n_activity=212 dram_eff=0.3208
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 9a 62698i bk5: 8a 62687i bk6: 0a 62738i bk7: 0a 62738i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057143
Bank_Level_Parallism_Col = 1.048077
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048077 

BW Util details:
bwutil = 0.001084 
total_CMD = 62740 
util_bw = 68 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 62612 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62721 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208798
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62720 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=208 dram_eff=0.3462
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 9a 62696i bk5: 9a 62684i bk6: 0a 62739i bk7: 0a 62739i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.271739
Bank_Level_Parallism_Col = 1.263736
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.263736 

BW Util details:
bwutil = 0.001148 
total_CMD = 62740 
util_bw = 72 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 62626 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62720 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62721 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001084
n_activity=212 dram_eff=0.3208
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 9a 62698i bk5: 8a 62687i bk6: 0a 62738i bk7: 0a 62738i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057143
Bank_Level_Parallism_Col = 1.048077
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048077 

BW Util details:
bwutil = 0.001084 
total_CMD = 62740 
util_bw = 68 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 62612 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62721 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208798
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62719 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=264 dram_eff=0.2727
bk0: 1a 62716i bk1: 0a 62740i bk2: 0a 62740i bk3: 0a 62740i bk4: 9a 62695i bk5: 8a 62684i bk6: 0a 62739i bk7: 0a 62739i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62741i bk14: 0a 62741i bk15: 0a 62741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215517
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.001148 
total_CMD = 62740 
util_bw = 72 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 62602 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62719 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956328
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62722 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00102
n_activity=190 dram_eff=0.3368
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 8a 62698i bk5: 8a 62687i bk6: 0a 62738i bk7: 0a 62738i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057692
Bank_Level_Parallism_Col = 1.048544
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048544 

BW Util details:
bwutil = 0.001020 
total_CMD = 62740 
util_bw = 64 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 62616 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62722 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208798
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62722 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00102
n_activity=164 dram_eff=0.3902
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 8a 62696i bk5: 8a 62684i bk6: 0a 62739i bk7: 0a 62739i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.277778
Bank_Level_Parallism_Col = 1.269663
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269663 

BW Util details:
bwutil = 0.001020 
total_CMD = 62740 
util_bw = 64 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 62634 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62722 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956328
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62721 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001084
n_activity=212 dram_eff=0.3208
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 9a 62698i bk5: 8a 62687i bk6: 0a 62738i bk7: 0a 62738i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057143
Bank_Level_Parallism_Col = 1.048077
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048077 

BW Util details:
bwutil = 0.001084 
total_CMD = 62740 
util_bw = 68 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 62612 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62721 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62722 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00102
n_activity=164 dram_eff=0.3902
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 8a 62696i bk5: 8a 62684i bk6: 0a 62739i bk7: 0a 62739i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.277778
Bank_Level_Parallism_Col = 1.269663
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269663 

BW Util details:
bwutil = 0.001020 
total_CMD = 62740 
util_bw = 64 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 62634 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62722 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956328
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62720 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=234 dram_eff=0.3077
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 9a 62698i bk5: 9a 62687i bk6: 0a 62738i bk7: 0a 62738i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056604
Bank_Level_Parallism_Col = 1.047619
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047619 

BW Util details:
bwutil = 0.001148 
total_CMD = 62740 
util_bw = 72 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 62608 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62720 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208798
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62722 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00102
n_activity=164 dram_eff=0.3902
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 8a 62696i bk5: 8a 62684i bk6: 0a 62739i bk7: 0a 62739i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.277778
Bank_Level_Parallism_Col = 1.269663
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269663 

BW Util details:
bwutil = 0.001020 
total_CMD = 62740 
util_bw = 64 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 62634 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62722 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956328
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62721 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001084
n_activity=212 dram_eff=0.3208
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 8a 62698i bk5: 9a 62687i bk6: 0a 62738i bk7: 0a 62738i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057143
Bank_Level_Parallism_Col = 1.048077
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048077 

BW Util details:
bwutil = 0.001084 
total_CMD = 62740 
util_bw = 68 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 62612 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62721 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208798
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62722 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00102
n_activity=164 dram_eff=0.3902
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 8a 62696i bk5: 8a 62684i bk6: 0a 62739i bk7: 0a 62739i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.277778
Bank_Level_Parallism_Col = 1.269663
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269663 

BW Util details:
bwutil = 0.001020 
total_CMD = 62740 
util_bw = 64 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 62634 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62722 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000255 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956328
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62721 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001084
n_activity=212 dram_eff=0.3208
bk0: 0a 62740i bk1: 0a 62741i bk2: 0a 62741i bk3: 0a 62741i bk4: 8a 62698i bk5: 9a 62687i bk6: 0a 62738i bk7: 0a 62738i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62740i bk14: 0a 62740i bk15: 0a 62740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057143
Bank_Level_Parallism_Col = 1.048077
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048077 

BW Util details:
bwutil = 0.001084 
total_CMD = 62740 
util_bw = 68 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 62612 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62721 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208798
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=62740 n_nop=62718 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001211
n_activity=286 dram_eff=0.2657
bk0: 2a 62716i bk1: 0a 62740i bk2: 0a 62740i bk3: 0a 62740i bk4: 8a 62695i bk5: 9a 62684i bk6: 0a 62739i bk7: 0a 62739i bk8: 0a 62739i bk9: 0a 62740i bk10: 0a 62740i bk11: 0a 62740i bk12: 0a 62740i bk13: 0a 62741i bk14: 0a 62741i bk15: 0a 62741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213675
Bank_Level_Parallism_Col = 1.208696
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208696 

BW Util details:
bwutil = 0.001211 
total_CMD = 62740 
util_bw = 76 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 62598 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62740 
n_nop = 62718 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000351 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 19, Miss = 10, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 291
L2_total_cache_miss_rate = 0.8792
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 20290
Req_Network_injected_packets_per_cycle =       0.0163 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0330
Req_Bank_Level_Parallism =       3.6374
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 20290
Reply_Network_injected_packets_per_cycle =        0.0163
Reply_Network_conflicts_per_cycle =        0.0039
Reply_Network_conflicts_per_cycle_util =       0.8791
Reply_Bank_Level_Parallism =       3.6374
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 49338 (inst/sec)
gpgpu_simulation_rate = 10145 (cycle/sec)
gpgpu_silicon_slowdown = 111582x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 13412
gpu_sim_insn = 50912
gpu_ipc =       3.7960
gpu_tot_sim_cycle = 33702
gpu_tot_sim_insn = 149588
gpu_tot_ipc =       4.4385
gpu_tot_issued_cta = 24
gpu_occupancy = 4.8025% 
gpu_tot_occupancy = 8.6306% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0268
partiton_level_parallism_total  =       0.0205
partiton_level_parallism_util =       1.6071
partiton_level_parallism_util_total  =       2.1937
L2_BW  =       0.9723 GB/Sec
L2_BW_total  =       0.7427 GB/Sec
gpu_total_sim_rate=49862

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 662
	L1D_total_cache_miss_rate = 0.6846
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 232864
gpgpu_n_tot_w_icount = 7277
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2092	W0_Idle:142326	W0_Scoreboard:100285	W1:2153	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4587
single_issue_nums: WS0:1765	WS1:1425	WS2:2333	WS3:1754	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 511 
max_icnt2mem_latency = 43 
maxmrqlatency = 11 
max_icnt2sh_latency = 4 
averagemflatency = 371 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:289 	0 	41 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	675 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      6384         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5794         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808         0      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0      5813         0      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      9413         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5808         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      6380         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      6384         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan  3.000000      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  1.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan  1.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan  3.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  2.000000      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000      -nan      -nan      -nan  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  1.000000      -nan  1.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  1.000000      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  3.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan  2.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  4.000000      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  3.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/50 = 7.080000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none         500    none         786       689    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none         506    none      none         850       787    none      none      none      none      none      none      none      none      none      none  
dram[2]:        502    none      none      none         675       629    none      none      none      none      none      none      none      none      none      none  
dram[3]:        506       508    none         506       754       665    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         710       852    none      none      none      none      none      none      none      none      none      none  
dram[5]:        506    none      none      none         849       618    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none         500       757       662    none      none      none      none      none      none      none      none      none      none  
dram[7]:        506       502    none      none         752       736    none      none      none      none      none      none      none      none      none      none  
dram[8]:        506    none      none      none         708       756    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none         506    none         506       616       756    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none         506    none         839       692    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         500    none      none         733       758    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none         691       756    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none         502    none      none         821       865    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none         501    none         687       865    none      none      none      none      none      none      none      none      none      none  
dram[15]:        500    none      none      none         896       735    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       506         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        506         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        506       508         0       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        506         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        506       506         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        506         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       506         0       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       506         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       506         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        506         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104190 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008444
n_activity=378 dram_eff=0.2328
bk0: 0a 104215i bk1: 0a 104216i bk2: 3a 104192i bk3: 0a 104216i bk4: 9a 104173i bk5: 10a 104162i bk6: 0a 104213i bk7: 0a 104213i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104215i bk15: 0a 104215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044776
Bank_Level_Parallism_Col = 1.037879
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037879 

BW Util details:
bwutil = 0.000844 
total_CMD = 104215 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 104043 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104190 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125702
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104194 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006909
n_activity=264 dram_eff=0.2727
bk0: 0a 104216i bk1: 1a 104192i bk2: 0a 104215i bk3: 0a 104215i bk4: 8a 104170i bk5: 9a 104159i bk6: 0a 104214i bk7: 0a 104214i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104215i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215517
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.000691 
total_CMD = 104215 
util_bw = 72 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 104077 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104194 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575733
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104187 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009596
n_activity=406 dram_eff=0.2463
bk0: 2a 104191i bk1: 0a 104215i bk2: 0a 104215i bk3: 0a 104215i bk4: 12a 104173i bk5: 11a 104162i bk6: 0a 104213i bk7: 0a 104213i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104216i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043796
Bank_Level_Parallism_Col = 1.037037
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037037 

BW Util details:
bwutil = 0.000960 
total_CMD = 104215 
util_bw = 100 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 104031 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104187 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104186 n_act=5 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009212
n_activity=442 dram_eff=0.2172
bk0: 1a 104191i bk1: 1a 104186i bk2: 0a 104215i bk3: 1a 104191i bk4: 11a 104169i bk5: 10a 104158i bk6: 0a 104213i bk7: 0a 104214i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104216i bk12: 0a 104216i bk13: 0a 104216i bk14: 0a 104216i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.273885
Bank_Level_Parallism_Col = 1.233766
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233766 

BW Util details:
bwutil = 0.000921 
total_CMD = 104215 
util_bw = 96 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 104021 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104186 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 24 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575733
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104193 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007676
n_activity=260 dram_eff=0.3077
bk0: 0a 104215i bk1: 0a 104216i bk2: 0a 104216i bk3: 0a 104216i bk4: 10a 104172i bk5: 10a 104162i bk6: 0a 104213i bk7: 0a 104213i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104215i bk15: 0a 104215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055046
Bank_Level_Parallism_Col = 1.046296
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046296 

BW Util details:
bwutil = 0.000768 
total_CMD = 104215 
util_bw = 80 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 104075 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104193 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125702
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104191 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000806
n_activity=330 dram_eff=0.2545
bk0: 1a 104191i bk1: 0a 104215i bk2: 0a 104215i bk3: 0a 104215i bk4: 10a 104170i bk5: 10a 104159i bk6: 0a 104214i bk7: 0a 104214i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104216i bk14: 0a 104216i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210084
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205128 

BW Util details:
bwutil = 0.000806 
total_CMD = 104215 
util_bw = 84 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 104065 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104191 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575733
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104186 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009979
n_activity=459 dram_eff=0.2266
bk0: 0a 104215i bk1: 0a 104216i bk2: 0a 104216i bk3: 3a 104192i bk4: 10a 104172i bk5: 13a 104162i bk6: 0a 104213i bk7: 0a 104213i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104215i bk15: 0a 104215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043478
Bank_Level_Parallism_Col = 1.036765
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036765 

BW Util details:
bwutil = 0.000998 
total_CMD = 104215 
util_bw = 104 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 104027 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104186 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000249 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125702
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104188 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008828
n_activity=430 dram_eff=0.214
bk0: 1a 104191i bk1: 2a 104191i bk2: 0a 104215i bk3: 0a 104215i bk4: 12a 104170i bk5: 8a 104159i bk6: 0a 104214i bk7: 0a 104214i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104216i bk14: 0a 104216i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172414
Bank_Level_Parallism_Col = 1.169014
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169014 

BW Util details:
bwutil = 0.000883 
total_CMD = 104215 
util_bw = 92 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 104033 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104188 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575733
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104191 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000806
n_activity=356 dram_eff=0.236
bk0: 1a 104191i bk1: 0a 104215i bk2: 0a 104215i bk3: 0a 104215i bk4: 9a 104173i bk5: 11a 104162i bk6: 0a 104213i bk7: 0a 104213i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104216i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045113
Bank_Level_Parallism_Col = 1.038168
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038168 

BW Util details:
bwutil = 0.000806 
total_CMD = 104215 
util_bw = 84 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 104047 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104191 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125702
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104188 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008828
n_activity=430 dram_eff=0.214
bk0: 0a 104216i bk1: 1a 104192i bk2: 0a 104215i bk3: 1a 104191i bk4: 10a 104169i bk5: 11a 104159i bk6: 0a 104214i bk7: 0a 104214i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104215i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172414
Bank_Level_Parallism_Col = 1.169014
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169014 

BW Util details:
bwutil = 0.000883 
total_CMD = 104215 
util_bw = 92 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 104033 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104188 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575733
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104189 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008828
n_activity=400 dram_eff=0.23
bk0: 0a 104216i bk1: 0a 104217i bk2: 1a 104192i bk3: 0a 104215i bk4: 11a 104172i bk5: 11a 104161i bk6: 0a 104212i bk7: 0a 104212i bk8: 0a 104213i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104216i bk14: 0a 104216i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044444
Bank_Level_Parallism_Col = 1.037594
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037594 

BW Util details:
bwutil = 0.000883 
total_CMD = 104215 
util_bw = 92 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 104039 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104189 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125702
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104191 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000806
n_activity=330 dram_eff=0.2545
bk0: 0a 104216i bk1: 3a 104192i bk2: 0a 104215i bk3: 0a 104215i bk4: 8a 104170i bk5: 10a 104159i bk6: 0a 104214i bk7: 0a 104214i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104215i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210084
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205128 

BW Util details:
bwutil = 0.000806 
total_CMD = 104215 
util_bw = 84 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 104065 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104191 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000202 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575733
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104191 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008444
n_activity=322 dram_eff=0.2733
bk0: 0a 104215i bk1: 0a 104216i bk2: 0a 104216i bk3: 0a 104216i bk4: 11a 104173i bk5: 11a 104162i bk6: 0a 104213i bk7: 0a 104213i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104215i bk15: 0a 104215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054545
Bank_Level_Parallism_Col = 1.045872
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045872 

BW Util details:
bwutil = 0.000844 
total_CMD = 104215 
util_bw = 88 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 104067 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104191 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125702
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104193 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007293
n_activity=286 dram_eff=0.2657
bk0: 0a 104216i bk1: 2a 104192i bk2: 0a 104215i bk3: 0a 104215i bk4: 8a 104170i bk5: 9a 104159i bk6: 0a 104214i bk7: 0a 104214i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104215i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213675
Bank_Level_Parallism_Col = 1.208696
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208696 

BW Util details:
bwutil = 0.000729 
total_CMD = 104215 
util_bw = 76 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 104073 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104193 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575733
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104189 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008828
n_activity=378 dram_eff=0.2434
bk0: 0a 104215i bk1: 0a 104216i bk2: 4a 104187i bk3: 0a 104215i bk4: 10a 104173i bk5: 9a 104162i bk6: 0a 104213i bk7: 0a 104213i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104215i bk14: 0a 104215i bk15: 0a 104215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042857
Bank_Level_Parallism_Col = 1.036232
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036232 

BW Util details:
bwutil = 0.000883 
total_CMD = 104215 
util_bw = 92 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 104037 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104189 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00141055
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104215 n_nop=104189 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008828
n_activity=374 dram_eff=0.246
bk0: 3a 104191i bk1: 0a 104215i bk2: 0a 104215i bk3: 0a 104215i bk4: 10a 104170i bk5: 10a 104159i bk6: 0a 104214i bk7: 0a 104214i bk8: 0a 104214i bk9: 0a 104215i bk10: 0a 104215i bk11: 0a 104215i bk12: 0a 104215i bk13: 0a 104216i bk14: 0a 104216i bk15: 0a 104216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.206612
Bank_Level_Parallism_Col = 1.201681
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.201681 

BW Util details:
bwutil = 0.000883 
total_CMD = 104215 
util_bw = 92 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 104057 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104215 
n_nop = 104189 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575733

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.6281
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 33702
Req_Network_injected_packets_per_cycle =       0.0205 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0127
Req_Bank_Level_Parallism =       2.1937
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 33702
Reply_Network_injected_packets_per_cycle =        0.0205
Reply_Network_conflicts_per_cycle =        0.0024
Reply_Network_conflicts_per_cycle_util =       0.2516
Reply_Bank_Level_Parallism =       2.1730
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 49862 (inst/sec)
gpgpu_simulation_rate = 11234 (cycle/sec)
gpgpu_silicon_slowdown = 100765x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 5631
gpu_sim_insn = 49812
gpu_ipc =       8.8460
gpu_tot_sim_cycle = 39333
gpu_tot_sim_insn = 199400
gpu_tot_ipc =       5.0695
gpu_tot_issued_cta = 32
gpu_occupancy = 23.2087% 
gpu_tot_occupancy = 9.6795% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0575
partiton_level_parallism_total  =       0.0258
partiton_level_parallism_util =       3.7241
partiton_level_parallism_util_total  =       2.5249
L2_BW  =       2.0843 GB/Sec
L2_BW_total  =       0.9348 GB/Sec
gpu_total_sim_rate=66466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 896
	L1D_total_cache_miss_rate = 0.6940
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 304928
gpgpu_n_tot_w_icount = 9529
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3047	W0_Idle:150933	W0_Scoreboard:108119	W1:2633	W2:84	W3:24	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:6074
single_issue_nums: WS0:2397	WS1:2021	WS2:2857	WS3:2254	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 511 
max_icnt2mem_latency = 63 
maxmrqlatency = 11 
max_icnt2sh_latency = 4 
averagemflatency = 349 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:289 	0 	41 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	999 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      6384         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5794         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808         0      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0      5813         0      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      9413         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5808         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      6380         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      6384         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655         0         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan  3.000000      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  1.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000  1.000000      -nan  1.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan  3.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  2.000000      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000      -nan      -nan      -nan  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  1.000000      -nan  1.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  1.000000      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  3.000000      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan  2.000000      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  4.000000      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  3.000000      -nan      -nan      -nan 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/50 = 7.080000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none         500    none        1022       973    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none         506    none      none        1086      1026    none      none      none      none      none      none      none      none      none      none  
dram[2]:        502    none      none      none         832       863    none      none      none      none      none      none      none      none      none      none  
dram[3]:        506       508    none         506       881       854    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         925      1184    none      none      none      none      none      none      none      none      none      none  
dram[5]:        506    none      none      none        1132       761    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none         500       948       882    none      none      none      none      none      none      none      none      none      none  
dram[7]:        506       502    none      none         969       975    none      none      none      none      none      none      none      none      none      none  
dram[8]:        506    none      none      none         838       927    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none         506    none         506       733       992    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none         506    none         969       885    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         500    none      none         908      1045    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none         905       928    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none         502    none      none        1057       995    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none         501    none         923      1100    none      none      none      none      none      none      none      none      none      none  
dram[15]:        500    none      none      none        2221       876    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       506         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        506         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        506       508         0       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        506         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        506       506         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        506         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       506         0       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       506         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       506         0         0       506       509         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        506         0         0         0       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121602 n_act=3 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007235
n_activity=378 dram_eff=0.2328
bk0: 0a 121627i bk1: 0a 121628i bk2: 3a 121604i bk3: 0a 121628i bk4: 9a 121585i bk5: 10a 121574i bk6: 0a 121625i bk7: 0a 121625i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121627i bk15: 0a 121627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044776
Bank_Level_Parallism_Col = 1.037879
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037879 

BW Util details:
bwutil = 0.000724 
total_CMD = 121627 
util_bw = 88 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 121455 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121602 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 22 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000206 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121606 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000592
n_activity=264 dram_eff=0.2727
bk0: 0a 121628i bk1: 1a 121604i bk2: 0a 121627i bk3: 0a 121627i bk4: 8a 121582i bk5: 9a 121571i bk6: 0a 121626i bk7: 0a 121626i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121627i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215517
Bank_Level_Parallism_Col = 1.210526
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.210526 

BW Util details:
bwutil = 0.000592 
total_CMD = 121627 
util_bw = 72 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 121489 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121606 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121599 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008222
n_activity=406 dram_eff=0.2463
bk0: 2a 121603i bk1: 0a 121627i bk2: 0a 121627i bk3: 0a 121627i bk4: 12a 121585i bk5: 11a 121574i bk6: 0a 121625i bk7: 0a 121625i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121628i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043796
Bank_Level_Parallism_Col = 1.037037
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037037 

BW Util details:
bwutil = 0.000822 
total_CMD = 121627 
util_bw = 100 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 121443 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121599 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000206 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107706
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121598 n_act=5 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007893
n_activity=442 dram_eff=0.2172
bk0: 1a 121603i bk1: 1a 121598i bk2: 0a 121627i bk3: 1a 121603i bk4: 11a 121581i bk5: 10a 121570i bk6: 0a 121625i bk7: 0a 121626i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121628i bk12: 0a 121628i bk13: 0a 121628i bk14: 0a 121628i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.273885
Bank_Level_Parallism_Col = 1.233766
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233766 

BW Util details:
bwutil = 0.000789 
total_CMD = 121627 
util_bw = 96 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 121433 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121598 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 24 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121605 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006577
n_activity=260 dram_eff=0.3077
bk0: 0a 121627i bk1: 0a 121628i bk2: 0a 121628i bk3: 0a 121628i bk4: 10a 121584i bk5: 10a 121574i bk6: 0a 121625i bk7: 0a 121625i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121627i bk15: 0a 121627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055046
Bank_Level_Parallism_Col = 1.046296
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046296 

BW Util details:
bwutil = 0.000658 
total_CMD = 121627 
util_bw = 80 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 121487 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121605 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107706
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121603 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006906
n_activity=330 dram_eff=0.2545
bk0: 1a 121603i bk1: 0a 121627i bk2: 0a 121627i bk3: 0a 121627i bk4: 10a 121582i bk5: 10a 121571i bk6: 0a 121626i bk7: 0a 121626i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121628i bk14: 0a 121628i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210084
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205128 

BW Util details:
bwutil = 0.000691 
total_CMD = 121627 
util_bw = 84 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 121477 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121603 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493311
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121598 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008551
n_activity=459 dram_eff=0.2266
bk0: 0a 121627i bk1: 0a 121628i bk2: 0a 121628i bk3: 3a 121604i bk4: 10a 121584i bk5: 13a 121574i bk6: 0a 121625i bk7: 0a 121625i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121627i bk15: 0a 121627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043478
Bank_Level_Parallism_Col = 1.036765
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036765 

BW Util details:
bwutil = 0.000855 
total_CMD = 121627 
util_bw = 104 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 121439 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121598 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107706
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121600 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007564
n_activity=430 dram_eff=0.214
bk0: 1a 121603i bk1: 2a 121603i bk2: 0a 121627i bk3: 0a 121627i bk4: 12a 121582i bk5: 8a 121571i bk6: 0a 121626i bk7: 0a 121626i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121628i bk14: 0a 121628i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172414
Bank_Level_Parallism_Col = 1.169014
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169014 

BW Util details:
bwutil = 0.000756 
total_CMD = 121627 
util_bw = 92 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 121445 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121600 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493311
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121603 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006906
n_activity=356 dram_eff=0.236
bk0: 1a 121603i bk1: 0a 121627i bk2: 0a 121627i bk3: 0a 121627i bk4: 9a 121585i bk5: 11a 121574i bk6: 0a 121625i bk7: 0a 121625i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121628i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045113
Bank_Level_Parallism_Col = 1.038168
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038168 

BW Util details:
bwutil = 0.000691 
total_CMD = 121627 
util_bw = 84 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 121459 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121603 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107706
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121600 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007564
n_activity=430 dram_eff=0.214
bk0: 0a 121628i bk1: 1a 121604i bk2: 0a 121627i bk3: 1a 121603i bk4: 10a 121581i bk5: 11a 121571i bk6: 0a 121626i bk7: 0a 121626i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121627i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172414
Bank_Level_Parallism_Col = 1.169014
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169014 

BW Util details:
bwutil = 0.000756 
total_CMD = 121627 
util_bw = 92 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 121445 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121600 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493311
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121601 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007564
n_activity=400 dram_eff=0.23
bk0: 0a 121628i bk1: 0a 121629i bk2: 1a 121604i bk3: 0a 121627i bk4: 11a 121584i bk5: 11a 121573i bk6: 0a 121624i bk7: 0a 121624i bk8: 0a 121625i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121628i bk14: 0a 121628i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044444
Bank_Level_Parallism_Col = 1.037594
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037594 

BW Util details:
bwutil = 0.000756 
total_CMD = 121627 
util_bw = 92 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 121451 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121601 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107706
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121603 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006906
n_activity=330 dram_eff=0.2545
bk0: 0a 121628i bk1: 3a 121604i bk2: 0a 121627i bk3: 0a 121627i bk4: 8a 121582i bk5: 10a 121571i bk6: 0a 121626i bk7: 0a 121626i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121627i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210084
Bank_Level_Parallism_Col = 1.205128
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.205128 

BW Util details:
bwutil = 0.000691 
total_CMD = 121627 
util_bw = 84 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 121477 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121603 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493311
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121603 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007235
n_activity=322 dram_eff=0.2733
bk0: 0a 121627i bk1: 0a 121628i bk2: 0a 121628i bk3: 0a 121628i bk4: 11a 121585i bk5: 11a 121574i bk6: 0a 121625i bk7: 0a 121625i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121627i bk15: 0a 121627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054545
Bank_Level_Parallism_Col = 1.045872
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045872 

BW Util details:
bwutil = 0.000724 
total_CMD = 121627 
util_bw = 88 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 121479 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121603 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107706
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121605 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006249
n_activity=286 dram_eff=0.2657
bk0: 0a 121628i bk1: 2a 121604i bk2: 0a 121627i bk3: 0a 121627i bk4: 8a 121582i bk5: 9a 121571i bk6: 0a 121626i bk7: 0a 121626i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121627i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213675
Bank_Level_Parallism_Col = 1.208696
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208696 

BW Util details:
bwutil = 0.000625 
total_CMD = 121627 
util_bw = 76 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 121485 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121605 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493311
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121601 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007564
n_activity=378 dram_eff=0.2434
bk0: 0a 121627i bk1: 0a 121628i bk2: 4a 121599i bk3: 0a 121627i bk4: 10a 121585i bk5: 9a 121574i bk6: 0a 121625i bk7: 0a 121625i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121627i bk14: 0a 121627i bk15: 0a 121627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042857
Bank_Level_Parallism_Col = 1.036232
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036232 

BW Util details:
bwutil = 0.000756 
total_CMD = 121627 
util_bw = 92 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 121449 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121601 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120861
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=121627 n_nop=121601 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007564
n_activity=374 dram_eff=0.246
bk0: 3a 121603i bk1: 0a 121627i bk2: 0a 121627i bk3: 0a 121627i bk4: 10a 121582i bk5: 10a 121571i bk6: 0a 121626i bk7: 0a 121626i bk8: 0a 121626i bk9: 0a 121627i bk10: 0a 121627i bk11: 0a 121627i bk12: 0a 121627i bk13: 0a 121628i bk14: 0a 121628i bk15: 0a 121628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.206612
Bank_Level_Parallism_Col = 1.201681
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.201681 

BW Util details:
bwutil = 0.000756 
total_CMD = 121627 
util_bw = 92 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 121469 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121627 
n_nop = 121601 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000493311

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 36, Miss = 15, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 89, Miss = 16, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.4276
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 39333
Req_Network_injected_packets_per_cycle =       0.0258 
Req_Network_conflicts_per_cycle =       0.0034
Req_Network_conflicts_per_cycle_util =       0.3358
Req_Bank_Level_Parallism =       2.5249
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 39333
Reply_Network_injected_packets_per_cycle =        0.0258
Reply_Network_conflicts_per_cycle =        0.0020
Reply_Network_conflicts_per_cycle_util =       0.1975
Reply_Bank_Level_Parallism =       2.5062
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 66466 (inst/sec)
gpgpu_simulation_rate = 13111 (cycle/sec)
gpgpu_silicon_slowdown = 86339x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 13131
gpu_sim_insn = 59590
gpu_ipc =       4.5381
gpu_tot_sim_cycle = 52464
gpu_tot_sim_insn = 258990
gpu_tot_ipc =       4.9365
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4521% 
gpu_tot_occupancy = 10.0391% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1104
partiton_level_parallism_total  =       0.0470
partiton_level_parallism_util =       1.3849
partiton_level_parallism_util_total  =       1.7012
L2_BW  =       4.0001 GB/Sec
L2_BW_total  =       1.7020 GB/Sec
gpu_total_sim_rate=64747

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2244
	L1D_total_cache_miss_rate = 0.5359
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
278, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 
gpgpu_n_tot_thrd_icount = 670016
gpgpu_n_tot_w_icount = 20938
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4508	W0_Idle:235078	W0_Scoreboard:247688	W1:10675	W2:925	W3:282	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7561
single_issue_nums: WS0:6613	WS1:5439	WS2:4933	WS3:3953	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 513 
max_icnt2mem_latency = 63 
maxmrqlatency = 11 
max_icnt2sh_latency = 4 
averagemflatency = 304 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:566 	2 	51 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1809 	655 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2447 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380         0      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  5.000000  4.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  3.000000  4.000000  3.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  5.000000  3.000000  9.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000  2.000000  3.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  2.000000  3.000000  4.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000  4.000000  1.000000 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  3.000000  3.000000  4.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  3.000000  3.000000  2.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  4.000000  1.000000  2.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  5.000000  3.000000  4.000000  6.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000  4.000000  1.000000  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  6.000000  6.000000  1.000000  3.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  1.000000  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000  5.000000      -nan  4.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000  4.000000  2.000000 12.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  1.000000      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/91 = 7.087912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[9]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[11]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[13]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        506       501       500    none        1649      1565    none      none      none      none      none      none      none      none      none      none  
dram[1]:        502       500       502       501      1368      1619    none      none      none      none      none      none      none      none      none      none  
dram[2]:        499       499       501       499      1450      1649    none      none      none      none      none      none      none      none      none      none  
dram[3]:        502       501       502       500      1134      1727    none      none      none      none      none      none      none      none      none      none  
dram[4]:        501       508       500       501      1519      1395    none      none      none      none      none      none      none      none      none      none  
dram[5]:        502       501       501       506      1419      1335    none      none      none      none      none      none      none      none      none      none  
dram[6]:        506       501       500       500      1502      1635    none      none      none      none      none      none      none      none      none      none  
dram[7]:        500       501       502       502      1496      1438    none      none      none      none      none      none      none      none      none      none  
dram[8]:        501       506       507       502      1218      1387    none      none      none      none      none      none      none      none      none      none  
dram[9]:        502       500       500       499      1334      1382    none      none      none      none      none      none      none      none      none      none  
dram[10]:        507       506       506       506      1434      1435    none      none      none      none      none      none      none      none      none      none  
dram[11]:        500       499       506       501      1260      1528    none      none      none      none      none      none      none      none      none      none  
dram[12]:        506       506       502    none        1309      1668    none      none      none      none      none      none      none      none      none      none  
dram[13]:        500       499    none         500      1216      1145    none      none      none      none      none      none      none      none      none      none  
dram[14]:        508       501       501       502      1494      1617    none      none      none      none      none      none      none      none      none      none  
dram[15]:        501       507    none      none        2181      1233    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        507       507       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        506       506       507       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        506       506       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        506       508       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        508       511       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        506       506       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        506       507       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        506       506       508       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        506       513       507       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        506       506       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        507       510       506       507       508       511         0         0         0         0         0         0         0         0         0         0
dram[11]:        506       506       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[12]:        506       506       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        506       506         0       507       506       509         0         0         0         0         0         0         0         0         0         0
dram[14]:        510       510       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        506       507         0         0       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162192 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008876
n_activity=686 dram_eff=0.2099
bk0: 2a 162205i bk1: 5a 162204i bk2: 4a 162208i bk3: 0a 162232i bk4: 12a 162190i bk5: 13a 162179i bk6: 0a 162230i bk7: 0a 162230i bk8: 0a 162231i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162234i bk12: 0a 162234i bk13: 0a 162234i bk14: 0a 162235i bk15: 0a 162235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034146
Bank_Level_Parallism_Col = 1.029851
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029851 

BW Util details:
bwutil = 0.000888 
total_CMD = 162233 
util_bw = 144 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 161957 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162192 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101706
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162189 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009369
n_activity=718 dram_eff=0.2117
bk0: 2a 162210i bk1: 3a 162209i bk2: 4a 162203i bk3: 3a 162202i bk4: 13a 162187i bk5: 13a 162177i bk6: 0a 162232i bk7: 0a 162232i bk8: 0a 162232i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162233i bk12: 0a 162233i bk13: 0a 162233i bk14: 0a 162234i bk15: 0a 162235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.119816
Bank_Level_Parallism_Col = 1.117925
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117925 

BW Util details:
bwutil = 0.000937 
total_CMD = 162233 
util_bw = 152 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 161943 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162189 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000505446
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162178 n_act=6 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001208
n_activity=806 dram_eff=0.2432
bk0: 6a 162210i bk1: 5a 162210i bk2: 3a 162209i bk3: 9a 162198i bk4: 14a 162188i bk5: 12a 162178i bk6: 0a 162230i bk7: 0a 162230i bk8: 0a 162231i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162234i bk12: 0a 162234i bk13: 0a 162234i bk14: 0a 162235i bk15: 0a 162235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050847
Bank_Level_Parallism_Col = 1.047619
Bank_Level_Parallism_Ready = 1.040816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047619 

BW Util details:
bwutil = 0.001208 
total_CMD = 162233 
util_bw = 196 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 161895 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162178 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 49 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000807481
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162187 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009862
n_activity=759 dram_eff=0.2108
bk0: 2a 162210i bk1: 3a 162205i bk2: 2a 162209i bk3: 3a 162208i bk4: 18a 162178i bk5: 12a 162175i bk6: 0a 162230i bk7: 0a 162231i bk8: 0a 162231i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162234i bk12: 0a 162234i bk13: 0a 162235i bk14: 0a 162235i bk15: 0a 162235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209756
Bank_Level_Parallism_Col = 1.179104
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179104 

BW Util details:
bwutil = 0.000986 
total_CMD = 162233 
util_bw = 160 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 161947 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162187 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00038833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162184 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00106
n_activity=804 dram_eff=0.2139
bk0: 3a 162205i bk1: 2a 162206i bk2: 3a 162208i bk3: 4a 162203i bk4: 14a 162187i bk5: 17a 162168i bk6: 0a 162229i bk7: 0a 162231i bk8: 0a 162232i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162233i bk12: 0a 162233i bk13: 0a 162234i bk14: 0a 162234i bk15: 0a 162236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140351
Bank_Level_Parallism_Col = 1.107143
Bank_Level_Parallism_Ready = 1.046512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107143 

BW Util details:
bwutil = 0.001060 
total_CMD = 162233 
util_bw = 172 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 161919 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162184 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162185 n_act=6 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001036
n_activity=748 dram_eff=0.2246
bk0: 4a 162204i bk1: 4a 162209i bk2: 4a 162204i bk3: 1a 162207i bk4: 16a 162182i bk5: 13a 162175i bk6: 0a 162231i bk7: 0a 162231i bk8: 0a 162231i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162233i bk12: 0a 162233i bk13: 0a 162234i bk14: 0a 162235i bk15: 0a 162236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109170
Bank_Level_Parallism_Col = 1.107143
Bank_Level_Parallism_Ready = 1.023810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107143 

BW Util details:
bwutil = 0.001036 
total_CMD = 162233 
util_bw = 168 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 161923 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162185 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 42 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000412986
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162189 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009369
n_activity=843 dram_eff=0.1803
bk0: 1a 162209i bk1: 3a 162209i bk2: 3a 162209i bk3: 4a 162209i bk4: 14a 162190i bk5: 13a 162180i bk6: 0a 162231i bk7: 0a 162231i bk8: 0a 162232i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162233i bk12: 0a 162233i bk13: 0a 162233i bk14: 0a 162234i bk15: 0a 162234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027027
Bank_Level_Parallism_Col = 1.023041
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023041 

BW Util details:
bwutil = 0.000937 
total_CMD = 162233 
util_bw = 152 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 161925 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162189 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000807481
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162183 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001085
n_activity=813 dram_eff=0.2165
bk0: 8a 162192i bk1: 3a 162208i bk2: 3a 162204i bk3: 2a 162209i bk4: 15a 162186i bk5: 13a 162176i bk6: 0a 162231i bk7: 0a 162231i bk8: 0a 162232i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162233i bk12: 0a 162233i bk13: 0a 162234i bk14: 0a 162234i bk15: 0a 162234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209091
Bank_Level_Parallism_Col = 1.175926
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175926 

BW Util details:
bwutil = 0.001085 
total_CMD = 162233 
util_bw = 176 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 161929 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162183 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000394494
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162187 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009862
n_activity=734 dram_eff=0.218
bk0: 5a 162211i bk1: 4a 162200i bk2: 1a 162208i bk3: 2a 162207i bk4: 13a 162188i bk5: 15a 162179i bk6: 0a 162230i bk7: 0a 162231i bk8: 0a 162232i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162233i bk12: 0a 162233i bk13: 0a 162233i bk14: 0a 162234i bk15: 0a 162236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085973
Bank_Level_Parallism_Col = 1.078341
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078341 

BW Util details:
bwutil = 0.000986 
total_CMD = 162233 
util_bw = 160 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 161941 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162187 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010787
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162181 n_act=6 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001134
n_activity=927 dram_eff=0.1985
bk0: 5a 162201i bk1: 3a 162210i bk2: 4a 162208i bk3: 6a 162206i bk4: 13a 162185i bk5: 15a 162175i bk6: 0a 162230i bk7: 0a 162230i bk8: 0a 162232i bk9: 0a 162233i bk10: 0a 162234i bk11: 0a 162234i bk12: 0a 162234i bk13: 0a 162234i bk14: 0a 162235i bk15: 0a 162236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110132
Bank_Level_Parallism_Col = 1.108108
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108108 

BW Util details:
bwutil = 0.001134 
total_CMD = 162233 
util_bw = 184 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 161910 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162181 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000548594
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162191 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008876
n_activity=728 dram_eff=0.1978
bk0: 1a 162211i bk1: 4a 162196i bk2: 1a 162209i bk3: 2a 162202i bk4: 14a 162188i bk5: 14a 162177i bk6: 0a 162230i bk7: 0a 162230i bk8: 0a 162231i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162233i bk12: 0a 162234i bk13: 0a 162235i bk14: 0a 162235i bk15: 0a 162235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037975
Bank_Level_Parallism_Col = 1.030043
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030043 

BW Util details:
bwutil = 0.000888 
total_CMD = 162233 
util_bw = 144 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 161931 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162191 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123279
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162183 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001085
n_activity=809 dram_eff=0.2176
bk0: 6a 162208i bk1: 6a 162207i bk2: 1a 162209i bk3: 3a 162201i bk4: 15a 162182i bk5: 13a 162174i bk6: 0a 162229i bk7: 0a 162231i bk8: 0a 162232i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162234i bk12: 0a 162234i bk13: 0a 162234i bk14: 0a 162235i bk15: 0a 162236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143498
Bank_Level_Parallism_Col = 1.142202
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142202 

BW Util details:
bwutil = 0.001085 
total_CMD = 162233 
util_bw = 176 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 161929 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162183 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000394494
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162195 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008136
n_activity=625 dram_eff=0.2112
bk0: 1a 162210i bk1: 1a 162210i bk2: 2a 162208i bk3: 0a 162232i bk4: 15a 162190i bk5: 14a 162174i bk6: 0a 162230i bk7: 0a 162230i bk8: 0a 162231i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162234i bk12: 0a 162234i bk13: 0a 162234i bk14: 0a 162234i bk15: 0a 162235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068063
Bank_Level_Parallism_Col = 1.058511
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058511 

BW Util details:
bwutil = 0.000814 
total_CMD = 162233 
util_bw = 132 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 161977 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162195 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000807481
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162184 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001085
n_activity=857 dram_eff=0.2054
bk0: 3a 162210i bk1: 5a 162208i bk2: 0a 162232i bk3: 4a 162208i bk4: 15a 162186i bk5: 17a 162177i bk6: 0a 162232i bk7: 0a 162232i bk8: 0a 162232i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162233i bk12: 0a 162233i bk13: 0a 162234i bk14: 0a 162234i bk15: 0a 162235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130890
Bank_Level_Parallism_Col = 1.128342
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128342 

BW Util details:
bwutil = 0.001085 
total_CMD = 162233 
util_bw = 176 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 161943 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162184 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369838
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162189 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009369
n_activity=735 dram_eff=0.2068
bk0: 2a 162204i bk1: 4a 162200i bk2: 4a 162204i bk3: 2a 162208i bk4: 12a 162190i bk5: 14a 162179i bk6: 0a 162230i bk7: 0a 162230i bk8: 0a 162231i bk9: 0a 162234i bk10: 0a 162234i bk11: 0a 162234i bk12: 0a 162234i bk13: 0a 162234i bk14: 0a 162234i bk15: 0a 162234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.165094
Bank_Level_Parallism_Col = 1.115385
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000937 
total_CMD = 162233 
util_bw = 152 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 161947 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162189 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000986236
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=162233 n_nop=162195 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008383
n_activity=640 dram_eff=0.2125
bk0: 4a 162209i bk1: 1a 162209i bk2: 0a 162232i bk3: 0a 162233i bk4: 14a 162188i bk5: 15a 162177i bk6: 0a 162232i bk7: 0a 162232i bk8: 0a 162232i bk9: 0a 162233i bk10: 0a 162233i bk11: 0a 162233i bk12: 0a 162233i bk13: 0a 162234i bk14: 0a 162234i bk15: 0a 162234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160256
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.000838 
total_CMD = 162233 
util_bw = 136 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 162008 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162233 
n_nop = 162195 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71, Miss = 24, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 82, Miss = 28, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 68, Miss = 27, Miss_rate = 0.397, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 73, Miss = 27, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 78, Miss = 37, Miss_rate = 0.474, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 81, Miss = 29, Miss_rate = 0.358, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 88, Miss = 37, Miss_rate = 0.420, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 65, Miss = 28, Miss_rate = 0.431, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 85, Miss = 35, Miss_rate = 0.412, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 74, Miss = 25, Miss_rate = 0.338, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 86, Miss = 32, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 78, Miss = 35, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 79, Miss = 27, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 78, Miss = 29, Miss_rate = 0.372, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 70, Miss = 32, Miss_rate = 0.457, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 77, Miss = 26, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 73, Miss = 31, Miss_rate = 0.425, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 76, Miss = 29, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 70, Miss = 29, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 85, Miss = 27, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 33, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 90, Miss = 35, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 121, Miss = 27, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 58, Miss = 23, Miss_rate = 0.397, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3858
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 52464
Req_Network_injected_packets_per_cycle =       0.0470 
Req_Network_conflicts_per_cycle =       0.0031
Req_Network_conflicts_per_cycle_util =       0.1111
Req_Bank_Level_Parallism =       1.7012
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 52464
Reply_Network_injected_packets_per_cycle =        0.0470
Reply_Network_conflicts_per_cycle =        0.0018
Reply_Network_conflicts_per_cycle_util =       0.0638
Reply_Bank_Level_Parallism =       1.6735
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0010
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 64747 (inst/sec)
gpgpu_simulation_rate = 13116 (cycle/sec)
gpgpu_silicon_slowdown = 86306x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 5697
gpu_sim_insn = 52892
gpu_ipc =       9.2842
gpu_tot_sim_cycle = 58161
gpu_tot_sim_insn = 311882
gpu_tot_ipc =       5.3624
gpu_tot_issued_cta = 48
gpu_occupancy = 30.5418% 
gpu_tot_occupancy = 10.8784% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1081
partiton_level_parallism_total  =       0.0530
partiton_level_parallism_util =       3.9742
partiton_level_parallism_util_total  =       1.9208
L2_BW  =       3.9168 GB/Sec
L2_BW_total  =       1.9189 GB/Sec
gpu_total_sim_rate=77970

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2624
	L1D_total_cache_miss_rate = 0.5463
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 770112
gpgpu_n_tot_w_icount = 24066
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6179	W0_Idle:244485	W0_Scoreboard:255270	W1:10939	W2:1285	W3:726	W4:252	W5:108	W6:36	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8975
single_issue_nums: WS0:7401	WS1:6215	WS2:5721	WS3:4729	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 513 
max_icnt2mem_latency = 110 
maxmrqlatency = 11 
max_icnt2sh_latency = 4 
averagemflatency = 300 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:566 	2 	51 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2244 	836 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2896 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3063 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389         0      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380         0      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820         0         0      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  5.000000  4.000000      -nan 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  3.000000  4.000000  3.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  5.000000  3.000000  9.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000  2.000000  3.000000 18.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  2.000000  3.000000  4.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000  4.000000  1.000000 16.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  3.000000  3.000000  4.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  3.000000  3.000000  2.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  4.000000  1.000000  2.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  5.000000  3.000000  4.000000  6.000000 13.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000  4.000000  1.000000  2.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  6.000000  6.000000  1.000000  3.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  1.000000  2.000000      -nan 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000  5.000000      -nan  4.000000 15.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000  4.000000  2.000000 12.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  1.000000      -nan      -nan 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 645/91 = 7.087912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[9]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[11]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[13]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        506       501       500    none        1975      1868    none      none      none      none      none      none      none      none      none      none  
dram[1]:        502       500       502       501      1649      1941    none      none      none      none      none      none      none      none      none      none  
dram[2]:        499       499       501       499      1730      1981    none      none      none      none      none      none      none      none      none      none  
dram[3]:        502       501       502       500      1325      2072    none      none      none      none      none      none      none      none      none      none  
dram[4]:        501       508       500       501      1792      1593    none      none      none      none      none      none      none      none      none      none  
dram[5]:        502       501       501       506      1662      1605    none      none      none      none      none      none      none      none      none      none  
dram[6]:        506       501       500       500      1780      1914    none      none      none      none      none      none      none      none      none      none  
dram[7]:        500       501       502       502      1765      1737    none      none      none      none      none      none      none      none      none      none  
dram[8]:        501       506       507       502      1476      1643    none      none      none      none      none      none      none      none      none      none  
dram[9]:        502       500       500       499      1629      1629    none      none      none      none      none      none      none      none      none      none  
dram[10]:        507       506       506       506      1695      1717    none      none      none      none      none      none      none      none      none      none  
dram[11]:        500       499       506       501      1521      1804    none      none      none      none      none      none      none      none      none      none  
dram[12]:        506       506       502    none        1552      1949    none      none      none      none      none      none      none      none      none      none  
dram[13]:        500       499    none         500      1483      1400    none      none      none      none      none      none      none      none      none      none  
dram[14]:        508       501       501       502      1774      1904    none      none      none      none      none      none      none      none      none      none  
dram[15]:        501       507    none      none        4736      1521    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        507       507       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        506       506       507       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        506       506       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        506       508       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        508       511       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        506       506       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        506       507       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        506       506       508       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        506       513       507       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        506       506       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        507       510       506       507       508       511         0         0         0         0         0         0         0         0         0         0
dram[11]:        506       506       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[12]:        506       506       506         0       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        506       506         0       507       506       509         0         0         0         0         0         0         0         0         0         0
dram[14]:        510       510       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        506       507         0         0       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179809 n_act=5 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008007
n_activity=686 dram_eff=0.2099
bk0: 2a 179822i bk1: 5a 179821i bk2: 4a 179825i bk3: 0a 179849i bk4: 12a 179807i bk5: 13a 179796i bk6: 0a 179847i bk7: 0a 179847i bk8: 0a 179848i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179851i bk12: 0a 179851i bk13: 0a 179851i bk14: 0a 179852i bk15: 0a 179852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861111
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034146
Bank_Level_Parallism_Col = 1.029851
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029851 

BW Util details:
bwutil = 0.000801 
total_CMD = 179850 
util_bw = 144 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 179574 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179809 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 36 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000917431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179806 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008451
n_activity=718 dram_eff=0.2117
bk0: 2a 179827i bk1: 3a 179826i bk2: 4a 179820i bk3: 3a 179819i bk4: 13a 179804i bk5: 13a 179794i bk6: 0a 179849i bk7: 0a 179849i bk8: 0a 179849i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179850i bk12: 0a 179850i bk13: 0a 179850i bk14: 0a 179851i bk15: 0a 179852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.119816
Bank_Level_Parallism_Col = 1.117925
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117925 

BW Util details:
bwutil = 0.000845 
total_CMD = 179850 
util_bw = 152 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 179560 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179806 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000455936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179795 n_act=6 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00109
n_activity=806 dram_eff=0.2432
bk0: 6a 179827i bk1: 5a 179827i bk2: 3a 179826i bk3: 9a 179815i bk4: 14a 179805i bk5: 12a 179795i bk6: 0a 179847i bk7: 0a 179847i bk8: 0a 179848i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179851i bk12: 0a 179851i bk13: 0a 179851i bk14: 0a 179852i bk15: 0a 179852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877551
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050847
Bank_Level_Parallism_Col = 1.047619
Bank_Level_Parallism_Ready = 1.040816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047619 

BW Util details:
bwutil = 0.001090 
total_CMD = 179850 
util_bw = 196 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 179512 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179795 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 49 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000728385
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179804 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008896
n_activity=759 dram_eff=0.2108
bk0: 2a 179827i bk1: 3a 179822i bk2: 2a 179826i bk3: 3a 179825i bk4: 18a 179795i bk5: 12a 179792i bk6: 0a 179847i bk7: 0a 179848i bk8: 0a 179848i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179851i bk12: 0a 179851i bk13: 0a 179852i bk14: 0a 179852i bk15: 0a 179852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209756
Bank_Level_Parallism_Col = 1.179104
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179104 

BW Util details:
bwutil = 0.000890 
total_CMD = 179850 
util_bw = 160 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 179564 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179804 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000350292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179801 n_act=6 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009564
n_activity=804 dram_eff=0.2139
bk0: 3a 179822i bk1: 2a 179823i bk2: 3a 179825i bk3: 4a 179820i bk4: 14a 179804i bk5: 17a 179785i bk6: 0a 179846i bk7: 0a 179848i bk8: 0a 179849i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179850i bk12: 0a 179850i bk13: 0a 179851i bk14: 0a 179851i bk15: 0a 179853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860465
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140351
Bank_Level_Parallism_Col = 1.107143
Bank_Level_Parallism_Ready = 1.046512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107143 

BW Util details:
bwutil = 0.000956 
total_CMD = 179850 
util_bw = 172 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 179536 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179801 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 43 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000239 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000945232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179802 n_act=6 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009341
n_activity=748 dram_eff=0.2246
bk0: 4a 179821i bk1: 4a 179826i bk2: 4a 179821i bk3: 1a 179824i bk4: 16a 179799i bk5: 13a 179792i bk6: 0a 179848i bk7: 0a 179848i bk8: 0a 179848i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179850i bk12: 0a 179850i bk13: 0a 179851i bk14: 0a 179852i bk15: 0a 179853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109170
Bank_Level_Parallism_Col = 1.107143
Bank_Level_Parallism_Ready = 1.023810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107143 

BW Util details:
bwutil = 0.000934 
total_CMD = 179850 
util_bw = 168 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 179540 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179802 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 42 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000372533
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179806 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008451
n_activity=843 dram_eff=0.1803
bk0: 1a 179826i bk1: 3a 179826i bk2: 3a 179826i bk3: 4a 179826i bk4: 14a 179807i bk5: 13a 179797i bk6: 0a 179848i bk7: 0a 179848i bk8: 0a 179849i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179850i bk12: 0a 179850i bk13: 0a 179850i bk14: 0a 179851i bk15: 0a 179851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027027
Bank_Level_Parallism_Col = 1.023041
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023041 

BW Util details:
bwutil = 0.000845 
total_CMD = 179850 
util_bw = 152 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 179542 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179806 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000728385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179800 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009786
n_activity=813 dram_eff=0.2165
bk0: 8a 179809i bk1: 3a 179825i bk2: 3a 179821i bk3: 2a 179826i bk4: 15a 179803i bk5: 13a 179793i bk6: 0a 179848i bk7: 0a 179848i bk8: 0a 179849i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179850i bk12: 0a 179850i bk13: 0a 179851i bk14: 0a 179851i bk15: 0a 179851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209091
Bank_Level_Parallism_Col = 1.175926
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175926 

BW Util details:
bwutil = 0.000979 
total_CMD = 179850 
util_bw = 176 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 179546 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179800 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000355852
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179804 n_act=6 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008896
n_activity=734 dram_eff=0.218
bk0: 5a 179828i bk1: 4a 179817i bk2: 1a 179825i bk3: 2a 179824i bk4: 13a 179805i bk5: 15a 179796i bk6: 0a 179847i bk7: 0a 179848i bk8: 0a 179849i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179850i bk12: 0a 179850i bk13: 0a 179850i bk14: 0a 179851i bk15: 0a 179853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085973
Bank_Level_Parallism_Col = 1.078341
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078341 

BW Util details:
bwutil = 0.000890 
total_CMD = 179850 
util_bw = 160 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 179558 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179804 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 40 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000973033
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179798 n_act=6 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001023
n_activity=927 dram_eff=0.1985
bk0: 5a 179818i bk1: 3a 179827i bk2: 4a 179825i bk3: 6a 179823i bk4: 13a 179802i bk5: 15a 179792i bk6: 0a 179847i bk7: 0a 179847i bk8: 0a 179849i bk9: 0a 179850i bk10: 0a 179851i bk11: 0a 179851i bk12: 0a 179851i bk13: 0a 179851i bk14: 0a 179852i bk15: 0a 179853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110132
Bank_Level_Parallism_Col = 1.108108
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108108 

BW Util details:
bwutil = 0.001023 
total_CMD = 179850 
util_bw = 184 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 179527 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179798 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000494857
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179808 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008007
n_activity=728 dram_eff=0.1978
bk0: 1a 179828i bk1: 4a 179813i bk2: 1a 179826i bk3: 2a 179819i bk4: 14a 179805i bk5: 14a 179794i bk6: 0a 179847i bk7: 0a 179847i bk8: 0a 179848i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179850i bk12: 0a 179851i bk13: 0a 179852i bk14: 0a 179852i bk15: 0a 179852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037975
Bank_Level_Parallism_Col = 1.030043
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030043 

BW Util details:
bwutil = 0.000801 
total_CMD = 179850 
util_bw = 144 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 179548 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179808 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111204
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179800 n_act=6 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009786
n_activity=809 dram_eff=0.2176
bk0: 6a 179825i bk1: 6a 179824i bk2: 1a 179826i bk3: 3a 179818i bk4: 15a 179799i bk5: 13a 179791i bk6: 0a 179846i bk7: 0a 179848i bk8: 0a 179849i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179851i bk12: 0a 179851i bk13: 0a 179851i bk14: 0a 179852i bk15: 0a 179853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863636
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143498
Bank_Level_Parallism_Col = 1.142202
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142202 

BW Util details:
bwutil = 0.000979 
total_CMD = 179850 
util_bw = 176 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 179546 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179800 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 44 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000355852
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179812 n_act=5 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007339
n_activity=625 dram_eff=0.2112
bk0: 1a 179827i bk1: 1a 179827i bk2: 2a 179825i bk3: 0a 179849i bk4: 15a 179807i bk5: 14a 179791i bk6: 0a 179847i bk7: 0a 179847i bk8: 0a 179848i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179851i bk12: 0a 179851i bk13: 0a 179851i bk14: 0a 179851i bk15: 0a 179852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848485
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068063
Bank_Level_Parallism_Col = 1.058511
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058511 

BW Util details:
bwutil = 0.000734 
total_CMD = 179850 
util_bw = 132 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 179594 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179812 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 33 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000183 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000728385
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179801 n_act=5 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009786
n_activity=857 dram_eff=0.2054
bk0: 3a 179827i bk1: 5a 179825i bk2: 0a 179849i bk3: 4a 179825i bk4: 15a 179803i bk5: 17a 179794i bk6: 0a 179849i bk7: 0a 179849i bk8: 0a 179849i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179850i bk12: 0a 179850i bk13: 0a 179851i bk14: 0a 179851i bk15: 0a 179852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886364
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130890
Bank_Level_Parallism_Col = 1.128342
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128342 

BW Util details:
bwutil = 0.000979 
total_CMD = 179850 
util_bw = 176 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 179560 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179801 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 44 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000333611
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179806 n_act=6 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008451
n_activity=735 dram_eff=0.2068
bk0: 2a 179821i bk1: 4a 179817i bk2: 4a 179821i bk3: 2a 179825i bk4: 12a 179807i bk5: 14a 179796i bk6: 0a 179847i bk7: 0a 179847i bk8: 0a 179848i bk9: 0a 179851i bk10: 0a 179851i bk11: 0a 179851i bk12: 0a 179851i bk13: 0a 179851i bk14: 0a 179851i bk15: 0a 179851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.165094
Bank_Level_Parallism_Col = 1.115385
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115385 

BW Util details:
bwutil = 0.000845 
total_CMD = 179850 
util_bw = 152 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 179564 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179806 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 38 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00088963
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=179850 n_nop=179812 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=34 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007562
n_activity=640 dram_eff=0.2125
bk0: 4a 179826i bk1: 1a 179826i bk2: 0a 179849i bk3: 0a 179850i bk4: 14a 179805i bk5: 15a 179794i bk6: 0a 179849i bk7: 0a 179849i bk8: 0a 179849i bk9: 0a 179850i bk10: 0a 179850i bk11: 0a 179850i bk12: 0a 179850i bk13: 0a 179851i bk14: 0a 179851i bk15: 0a 179851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160256
Bank_Level_Parallism_Col = 1.156863
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156863 

BW Util details:
bwutil = 0.000756 
total_CMD = 179850 
util_bw = 136 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 179625 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179850 
n_nop = 179812 
Read = 34 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000333611

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87, Miss = 24, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 28, Miss_rate = 0.286, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 83, Miss = 27, Miss_rate = 0.325, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 95, Miss = 31, Miss_rate = 0.326, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 89, Miss = 27, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 37, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 95, Miss = 29, Miss_rate = 0.305, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 37, Miss_rate = 0.356, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 101, Miss = 35, Miss_rate = 0.347, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 90, Miss = 25, Miss_rate = 0.278, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 101, Miss = 32, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 35, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 95, Miss = 27, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 94, Miss = 29, Miss_rate = 0.309, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 85, Miss = 32, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 86, Miss = 27, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 26, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 87, Miss = 31, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 92, Miss = 29, Miss_rate = 0.315, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 85, Miss = 29, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 101, Miss = 27, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 82, Miss = 33, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 106, Miss = 35, Miss_rate = 0.330, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 259, Miss = 27, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 74, Miss = 23, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 951
L2_total_cache_miss_rate = 0.3087
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 58161
Req_Network_injected_packets_per_cycle =       0.0530 
Req_Network_conflicts_per_cycle =       0.0107
Req_Network_conflicts_per_cycle_util =       0.3865
Req_Bank_Level_Parallism =       1.9208
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0046
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 58161
Reply_Network_injected_packets_per_cycle =        0.0530
Reply_Network_conflicts_per_cycle =        0.0016
Reply_Network_conflicts_per_cycle_util =       0.0577
Reply_Bank_Level_Parallism =       1.8925
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 77970 (inst/sec)
gpgpu_simulation_rate = 14540 (cycle/sec)
gpgpu_silicon_slowdown = 77854x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 13034
gpu_sim_insn = 105919
gpu_ipc =       8.1264
gpu_tot_sim_cycle = 71195
gpu_tot_sim_insn = 417801
gpu_tot_ipc =       5.8684
gpu_tot_issued_cta = 56
gpu_occupancy = 24.0079% 
gpu_tot_occupancy = 14.9652% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4528
partiton_level_parallism_total  =       0.1262
partiton_level_parallism_util =       1.9667
partiton_level_parallism_util_total  =       1.9507
L2_BW  =      16.4028 GB/Sec
L2_BW_total  =       4.5705 GB/Sec
gpu_total_sim_rate=69633

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 6990
	L1D_total_cache_miss_rate = 0.3721
	L1D_total_cache_pending_hits = 115
	L1D_total_cache_reservation_fails = 50
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 1727456
gpgpu_n_tot_w_icount = 53983
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9978	W0_Idle:276262	W0_Scoreboard:429810	W1:22057	W2:8494	W3:5903	W4:2640	W5:1108	W6:284	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:10389
single_issue_nums: WS0:14927	WS1:13300	WS2:13343	WS3:12413	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 534 
max_icnt2mem_latency = 110 
maxmrqlatency = 11 
max_icnt2sh_latency = 13 
averagemflatency = 286 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1586 	28 	64 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7079 	1761 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8741 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8791 	181 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 23.000000 14.000000 21.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 23.000000 16.000000  6.000000 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 14.000000 19.000000 15.000000 16.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 21.000000 21.000000 17.000000 23.000000 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 20.000000 21.000000 10.000000 19.000000 23.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 19.000000 21.000000 16.000000  9.000000 22.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 20.000000 15.000000 16.000000 12.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 14.000000 24.000000 11.000000 12.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 23.000000 17.000000 16.000000 20.000000 17.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 17.000000 14.000000 14.000000 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 20.000000  7.000000 12.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 15.000000 22.000000  8.000000 11.000000 22.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 15.000000  9.000000 12.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 20.000000 17.000000 16.000000 16.000000 23.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 19.000000 16.000000  9.000000 15.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 14.000000 17.000000 16.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[5]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[6]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[8]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
dram[13]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        503       503       500       501      2794      3720    none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       525       530       500      3144      3013    none      none      none      none      none      none      none      none      none      none  
dram[2]:        535       504       500       500      3204      2861    none      none      none      none      none      none      none      none      none      none  
dram[3]:        520       506       502       500      2612      2782    none      none      none      none      none      none      none      none      none      none  
dram[4]:        506       504       499       512      2771      2600    none      none      none      none      none      none      none      none      none      none  
dram[5]:        504       514       499       499      2920      2549    none      none      none      none      none      none      none      none      none      none  
dram[6]:        505       504       499       499      2871      3035    none      none      none      none      none      none      none      none      none      none  
dram[7]:        534       501       499       500      2923      2492    none      none      none      none      none      none      none      none      none      none  
dram[8]:        508       523       500       500      3284      3135    none      none      none      none      none      none      none      none      none      none  
dram[9]:        507       525       516       499      3060      3126    none      none      none      none      none      none      none      none      none      none  
dram[10]:        526       511       500       500      2855      3248    none      none      none      none      none      none      none      none      none      none  
dram[11]:        522       518       499       542      2836      3551    none      none      none      none      none      none      none      none      none      none  
dram[12]:        509       526       526       504      3157      2670    none      none      none      none      none      none      none      none      none      none  
dram[13]:        510       509       500       500      2505      3226    none      none      none      none      none      none      none      none      none      none  
dram[14]:        509       505       526       501      3021      3119    none      none      none      none      none      none      none      none      none      none  
dram[15]:        524       513       500       500      5328      3244    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        509       523       506       509       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        513       518       508       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        506       528       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        530       520       511       514       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        521       518       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       517       506       506       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        515       515       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        506       511       508       506       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        527       532       507       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        529       530       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        529       532       506       507       508       511         0         0         0         0         0         0         0         0         0         0
dram[11]:        527       530       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       532       506       517       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        531       527       510       507       506       509         0         0         0         0         0         0         0         0         0         0
dram[14]:        527       523       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        532       531       512       507       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220037 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002035
n_activity=1600 dram_eff=0.28
bk0: 15a 220109i bk1: 23a 220098i bk2: 14a 220119i bk3: 21a 220098i bk4: 22a 220087i bk5: 17a 220093i bk6: 0a 220151i bk7: 0a 220151i bk8: 0a 220153i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220156i bk12: 0a 220156i bk13: 0a 220156i bk14: 0a 220157i bk15: 0a 220157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087500
Bank_Level_Parallism_Col = 1.086076
Bank_Level_Parallism_Ready = 1.053571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086076 

BW Util details:
bwutil = 0.002035 
total_CMD = 220155 
util_bw = 448 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 219531 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220037 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000912993
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220042 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001944
n_activity=1493 dram_eff=0.2867
bk0: 20a 220103i bk1: 23a 220076i bk2: 16a 220111i bk3: 6a 220124i bk4: 20a 220106i bk5: 22a 220076i bk6: 0a 220154i bk7: 0a 220154i bk8: 0a 220154i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220155i bk12: 0a 220155i bk13: 0a 220155i bk14: 0a 220156i bk15: 0a 220157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109415
Bank_Level_Parallism_Col = 1.108247
Bank_Level_Parallism_Ready = 1.028037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108247 

BW Util details:
bwutil = 0.001944 
total_CMD = 220155 
util_bw = 428 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 219563 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220042 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000486 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000558697
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220044 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001908
n_activity=1507 dram_eff=0.2787
bk0: 14a 220124i bk1: 19a 220111i bk2: 15a 220121i bk3: 16a 220110i bk4: 19a 220104i bk5: 22a 220080i bk6: 0a 220152i bk7: 0a 220152i bk8: 0a 220153i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220156i bk12: 0a 220156i bk13: 0a 220156i bk14: 0a 220157i bk15: 0a 220157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061625
Bank_Level_Parallism_Col = 1.059659
Bank_Level_Parallism_Ready = 1.038095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059659 

BW Util details:
bwutil = 0.001908 
total_CMD = 220155 
util_bw = 420 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 219573 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220044 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000631373
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220018 n_act=6 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00238
n_activity=1902 dram_eff=0.2755
bk0: 21a 220086i bk1: 21a 220067i bk2: 17a 220117i bk3: 23a 220100i bk4: 24a 220100i bk5: 25a 220074i bk6: 0a 220152i bk7: 0a 220153i bk8: 0a 220153i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220156i bk12: 0a 220156i bk13: 0a 220157i bk14: 0a 220157i bk15: 0a 220157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954198
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207547
Bank_Level_Parallism_Col = 1.192857
Bank_Level_Parallism_Ready = 1.045802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192857 

BW Util details:
bwutil = 0.002380 
total_CMD = 220155 
util_bw = 524 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 219469 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220018 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000740387
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220032 n_act=6 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002126
n_activity=1668 dram_eff=0.2806
bk0: 20a 220103i bk1: 21a 220081i bk2: 10a 220121i bk3: 19a 220108i bk4: 23a 220090i bk5: 24a 220079i bk6: 0a 220151i bk7: 0a 220153i bk8: 0a 220154i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220155i bk12: 0a 220155i bk13: 0a 220156i bk14: 0a 220156i bk15: 0a 220158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127139
Bank_Level_Parallism_Col = 1.108642
Bank_Level_Parallism_Ready = 1.025641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108642 

BW Util details:
bwutil = 0.002126 
total_CMD = 220155 
util_bw = 468 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 219515 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220032 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 117 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.000559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000817606
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220039 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001999
n_activity=1574 dram_eff=0.2795
bk0: 19a 220098i bk1: 21a 220094i bk2: 16a 220113i bk3: 9a 220125i bk4: 22a 220101i bk5: 23a 220080i bk6: 0a 220153i bk7: 0a 220153i bk8: 0a 220153i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220155i bk12: 0a 220155i bk13: 0a 220156i bk14: 0a 220157i bk15: 0a 220158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087180
Bank_Level_Parallism_Col = 1.085714
Bank_Level_Parallism_Ready = 1.027273
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085714 

BW Util details:
bwutil = 0.001999 
total_CMD = 220155 
util_bw = 440 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 219544 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220039 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000540528
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220044 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001908
n_activity=1645 dram_eff=0.2553
bk0: 20a 220094i bk1: 15a 220110i bk2: 16a 220123i bk3: 12a 220126i bk4: 21a 220096i bk5: 21a 220094i bk6: 0a 220153i bk7: 0a 220153i bk8: 0a 220154i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220155i bk12: 0a 220155i bk13: 0a 220155i bk14: 0a 220156i bk15: 0a 220156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040000
Bank_Level_Parallism_Col = 1.037838
Bank_Level_Parallism_Ready = 1.009524
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037838 

BW Util details:
bwutil = 0.001908 
total_CMD = 220155 
util_bw = 420 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 219552 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220044 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000626831
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220042 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001944
n_activity=1595 dram_eff=0.2683
bk0: 14a 220098i bk1: 24a 220086i bk2: 11a 220126i bk3: 12a 220120i bk4: 23a 220081i bk5: 23a 220082i bk6: 0a 220153i bk7: 0a 220153i bk8: 0a 220154i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220155i bk12: 0a 220155i bk13: 0a 220156i bk14: 0a 220156i bk15: 0a 220156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210382
Bank_Level_Parallism_Col = 1.190608
Bank_Level_Parallism_Ready = 1.028037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190608 

BW Util details:
bwutil = 0.001944 
total_CMD = 220155 
util_bw = 428 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 219579 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220042 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000486 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000526902
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220036 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002053
n_activity=1638 dram_eff=0.2759
bk0: 23a 220100i bk1: 17a 220101i bk2: 16a 220110i bk3: 20a 220107i bk4: 17a 220104i bk5: 20a 220093i bk6: 0a 220152i bk7: 0a 220153i bk8: 0a 220154i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220155i bk12: 0a 220155i bk13: 0a 220155i bk14: 0a 220156i bk15: 0a 220158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110236
Bank_Level_Parallism_Col = 1.106101
Bank_Level_Parallism_Ready = 1.035398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106101 

BW Util details:
bwutil = 0.002053 
total_CMD = 220155 
util_bw = 452 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 219551 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220036 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000844859
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220049 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001817
n_activity=1644 dram_eff=0.2433
bk0: 16a 220098i bk1: 17a 220091i bk2: 14a 220116i bk3: 14a 220125i bk4: 19a 220100i bk5: 20a 220088i bk6: 0a 220152i bk7: 0a 220152i bk8: 0a 220154i bk9: 0a 220155i bk10: 0a 220156i bk11: 0a 220156i bk12: 0a 220156i bk13: 0a 220156i bk14: 0a 220157i bk15: 0a 220158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167147
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.030000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.001817 
total_CMD = 220155 
util_bw = 400 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 219603 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220049 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000654085
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220057 n_act=6 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=1492 dram_eff=0.2466
bk0: 12a 220126i bk1: 20a 220078i bk2: 7a 220125i bk3: 12a 220115i bk4: 21a 220104i bk5: 20a 220093i bk6: 0a 220152i bk7: 0a 220152i bk8: 0a 220153i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220155i bk12: 0a 220156i bk13: 0a 220157i bk14: 0a 220157i bk15: 0a 220157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934783
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038674
Bank_Level_Parallism_Col = 1.033520
Bank_Level_Parallism_Ready = 1.032609
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033520 

BW Util details:
bwutil = 0.001672 
total_CMD = 220155 
util_bw = 368 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 219601 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220057 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 92 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000994754
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220053 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001744
n_activity=1540 dram_eff=0.2494
bk0: 15a 220118i bk1: 22a 220100i bk2: 8a 220128i bk3: 11a 220115i bk4: 22a 220098i bk5: 18a 220091i bk6: 0a 220151i bk7: 0a 220153i bk8: 0a 220154i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220156i bk12: 0a 220156i bk13: 0a 220156i bk14: 0a 220157i bk15: 0a 220158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141975
Bank_Level_Parallism_Col = 1.141066
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.141066 

BW Util details:
bwutil = 0.001744 
total_CMD = 220155 
util_bw = 384 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 219627 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220053 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000313416
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220053 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001744
n_activity=1378 dram_eff=0.2787
bk0: 14a 220121i bk1: 15a 220109i bk2: 9a 220127i bk3: 12a 220099i bk4: 21a 220103i bk5: 25a 220076i bk6: 0a 220151i bk7: 0a 220152i bk8: 0a 220153i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220156i bk12: 0a 220156i bk13: 0a 220156i bk14: 0a 220156i bk15: 0a 220157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071823
Bank_Level_Parallism_Col = 1.067039
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067039 

BW Util details:
bwutil = 0.001744 
total_CMD = 220155 
util_bw = 384 
Wasted_Col = 170 
Wasted_Row = 0 
Idle = 219601 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220053 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000694965
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220036 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002053
n_activity=1662 dram_eff=0.272
bk0: 20a 220075i bk1: 17a 220106i bk2: 16a 220118i bk3: 16a 220110i bk4: 23a 220098i bk5: 21a 220095i bk6: 0a 220153i bk7: 0a 220154i bk8: 0a 220154i bk9: 0a 220155i bk10: 0a 220155i bk11: 0a 220155i bk12: 0a 220155i bk13: 0a 220156i bk14: 0a 220156i bk15: 0a 220158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.138743
Bank_Level_Parallism_Col = 1.137931
Bank_Level_Parallism_Ready = 1.017699
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137931 

BW Util details:
bwutil = 0.002053 
total_CMD = 220155 
util_bw = 452 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 219535 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220036 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000445141
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220049 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001817
n_activity=1417 dram_eff=0.2823
bk0: 19a 220080i bk1: 16a 220109i bk2: 9a 220122i bk3: 15a 220115i bk4: 20a 220089i bk5: 21a 220091i bk6: 0a 220152i bk7: 0a 220152i bk8: 0a 220153i bk9: 0a 220156i bk10: 0a 220156i bk11: 0a 220156i bk12: 0a 220156i bk13: 0a 220156i bk14: 0a 220156i bk15: 0a 220156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.147541
Bank_Level_Parallism_Col = 1.118785
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118785 

BW Util details:
bwutil = 0.001817 
total_CMD = 220155 
util_bw = 400 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 219596 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220049 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000899366
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220155 n_nop=220049 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001817
n_activity=1571 dram_eff=0.2546
bk0: 14a 220126i bk1: 14a 220109i bk2: 17a 220124i bk3: 16a 220106i bk4: 20a 220108i bk5: 19a 220096i bk6: 0a 220153i bk7: 0a 220153i bk8: 0a 220153i bk9: 0a 220154i bk10: 0a 220154i bk11: 0a 220155i bk12: 0a 220155i bk13: 0a 220157i bk14: 0a 220157i bk15: 0a 220157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.091463
Bank_Level_Parallism_Col = 1.089783
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089783 

BW Util details:
bwutil = 0.001817 
total_CMD = 220155 
util_bw = 400 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 219602 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220155 
n_nop = 220049 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000413345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 279, Miss = 71, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 278, Miss = 67, Miss_rate = 0.241, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 69, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 275, Miss = 68, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 283, Miss = 71, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 307, Miss = 92, Miss_rate = 0.300, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 283, Miss = 75, Miss_rate = 0.265, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 273, Miss = 74, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 70, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 272, Miss = 72, Miss_rate = 0.265, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 266, Miss = 64, Miss_rate = 0.241, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 277, Miss = 74, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 266, Miss = 73, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 274, Miss = 67, Miss_rate = 0.245, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 71, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 271, Miss = 75, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 266, Miss = 62, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 266, Miss = 70, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 273, Miss = 62, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 262, Miss = 62, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 281, Miss = 67, Miss_rate = 0.238, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 61, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 276, Miss = 64, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 291, Miss = 65, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 265, Miss = 73, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 301, Miss = 72, Miss_rate = 0.239, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 249, Miss = 60, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 446, Miss = 64, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 270, Miss = 68, Miss_rate = 0.252, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2475
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 71195
Req_Network_injected_packets_per_cycle =       0.1262 
Req_Network_conflicts_per_cycle =       0.0118
Req_Network_conflicts_per_cycle_util =       0.1826
Req_Bank_Level_Parallism =       1.9507
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0045
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0039

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 71195
Reply_Network_injected_packets_per_cycle =        0.1262
Reply_Network_conflicts_per_cycle =        0.0093
Reply_Network_conflicts_per_cycle_util =       0.1396
Reply_Bank_Level_Parallism =       1.9032
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0027
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 69633 (inst/sec)
gpgpu_simulation_rate = 11865 (cycle/sec)
gpgpu_silicon_slowdown = 95406x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 5706
gpu_sim_insn = 65168
gpu_ipc =      11.4210
gpu_tot_sim_cycle = 76901
gpu_tot_sim_insn = 482969
gpu_tot_ipc =       6.2804
gpu_tot_issued_cta = 64
gpu_occupancy = 31.0969% 
gpu_tot_occupancy = 15.4105% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1122
partiton_level_parallism_total  =       0.1251
partiton_level_parallism_util =       3.6782
partiton_level_parallism_util_total  =       2.0136
L2_BW  =       4.0630 GB/Sec
L2_BW_total  =       4.5329 GB/Sec
gpu_total_sim_rate=80494

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 7382
	L1D_total_cache_miss_rate = 0.3801
	L1D_total_cache_pending_hits = 115
	L1D_total_cache_reservation_fails = 50
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 112
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 50
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 1829856
gpgpu_n_tot_w_icount = 57183
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1766
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11612	W0_Idle:285773	W0_Scoreboard:437401	W1:22057	W2:8494	W3:5903	W4:2640	W5:1108	W6:296	W7:72	W8:120	W9:192	W10:204	W11:168	W12:252	W13:204	W14:169	W15:75	W16:26	W17:42	W18:26	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11797
single_issue_nums: WS0:15727	WS1:14100	WS2:14143	WS3:13213	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 534 
max_icnt2mem_latency = 115 
maxmrqlatency = 11 
max_icnt2sh_latency = 13 
averagemflatency = 285 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1586 	28 	64 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7504 	1976 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9162 	461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9431 	181 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 23.000000 14.000000 21.000000 22.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 23.000000 16.000000  6.000000 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 14.000000 19.000000 15.000000 16.000000 19.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 21.000000 21.000000 17.000000 23.000000 24.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 20.000000 21.000000 10.000000 19.000000 23.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 19.000000 21.000000 16.000000  9.000000 22.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 20.000000 15.000000 16.000000 12.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 14.000000 24.000000 11.000000 12.000000 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 23.000000 17.000000 16.000000 20.000000 17.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 17.000000 14.000000 14.000000 19.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 20.000000  7.000000 12.000000 21.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 15.000000 22.000000  8.000000 11.000000 22.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 15.000000  9.000000 12.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 20.000000 17.000000 16.000000 16.000000 23.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 19.000000 16.000000  9.000000 15.000000 20.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 14.000000 17.000000 16.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1704/96 = 17.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[5]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[6]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[8]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
dram[13]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        503       503       500       501      2970      3950    none      none      none      none      none      none      none      none      none      none  
dram[1]:        515       525       530       500      3342      3192    none      none      none      none      none      none      none      none      none      none  
dram[2]:        535       504       500       500      3414      3044    none      none      none      none      none      none      none      none      none      none  
dram[3]:        520       506       502       500      2780      2941    none      none      none      none      none      none      none      none      none      none  
dram[4]:        506       504       499       512      2944      2765    none      none      none      none      none      none      none      none      none      none  
dram[5]:        504       514       499       499      3096      2719    none      none      none      none      none      none      none      none      none      none  
dram[6]:        505       504       499       499      3062      3224    none      none      none      none      none      none      none      none      none      none  
dram[7]:        534       501       499       500      3096      2666    none      none      none      none      none      none      none      none      none      none  
dram[8]:        508       523       500       500      3511      3327    none      none      none      none      none      none      none      none      none      none  
dram[9]:        507       525       516       499      3268      3324    none      none      none      none      none      none      none      none      none      none  
dram[10]:        526       511       500       500      3047      3440    none      none      none      none      none      none      none      none      none      none  
dram[11]:        522       518       499       542      3021      3774    none      none      none      none      none      none      none      none      none      none  
dram[12]:        509       526       526       504      3344      2831    none      none      none      none      none      none      none      none      none      none  
dram[13]:        510       509       500       500      2690      3425    none      none      none      none      none      none      none      none      none      none  
dram[14]:        509       505       526       501      3213      3310    none      none      none      none      none      none      none      none      none      none  
dram[15]:        524       513       500       500      7203      3474    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        509       523       506       509       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        513       518       508       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        506       528       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        530       520       511       514       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        521       518       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        517       517       506       506       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        515       515       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        506       511       508       506       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        527       532       507       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        529       530       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        529       532       506       507       508       511         0         0         0         0         0         0         0         0         0         0
dram[11]:        527       530       506       506       506       509         0         0         0         0         0         0         0         0         0         0
dram[12]:        534       532       506       517       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        531       527       510       507       506       509         0         0         0         0         0         0         0         0         0         0
dram[14]:        527       523       506       506       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        532       531       512       507       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237681 n_act=6 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001884
n_activity=1600 dram_eff=0.28
bk0: 15a 237753i bk1: 23a 237742i bk2: 14a 237763i bk3: 21a 237742i bk4: 22a 237731i bk5: 17a 237737i bk6: 0a 237795i bk7: 0a 237795i bk8: 0a 237797i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237800i bk12: 0a 237800i bk13: 0a 237800i bk14: 0a 237801i bk15: 0a 237801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946429
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087500
Bank_Level_Parallism_Col = 1.086076
Bank_Level_Parallism_Ready = 1.053571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086076 

BW Util details:
bwutil = 0.001884 
total_CMD = 237799 
util_bw = 448 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 237175 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237681 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 112 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000845252
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237686 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0018
n_activity=1493 dram_eff=0.2867
bk0: 20a 237747i bk1: 23a 237720i bk2: 16a 237755i bk3: 6a 237768i bk4: 20a 237750i bk5: 22a 237720i bk6: 0a 237798i bk7: 0a 237798i bk8: 0a 237798i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237799i bk12: 0a 237799i bk13: 0a 237799i bk14: 0a 237800i bk15: 0a 237801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109415
Bank_Level_Parallism_Col = 1.108247
Bank_Level_Parallism_Ready = 1.028037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108247 

BW Util details:
bwutil = 0.001800 
total_CMD = 237799 
util_bw = 428 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 237207 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237686 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000517244
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237688 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001766
n_activity=1507 dram_eff=0.2787
bk0: 14a 237768i bk1: 19a 237755i bk2: 15a 237765i bk3: 16a 237754i bk4: 19a 237748i bk5: 22a 237724i bk6: 0a 237796i bk7: 0a 237796i bk8: 0a 237797i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237800i bk12: 0a 237800i bk13: 0a 237800i bk14: 0a 237801i bk15: 0a 237801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061625
Bank_Level_Parallism_Col = 1.059659
Bank_Level_Parallism_Ready = 1.038095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059659 

BW Util details:
bwutil = 0.001766 
total_CMD = 237799 
util_bw = 420 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 237217 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237688 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000584527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237662 n_act=6 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002204
n_activity=1902 dram_eff=0.2755
bk0: 21a 237730i bk1: 21a 237711i bk2: 17a 237761i bk3: 23a 237744i bk4: 24a 237744i bk5: 25a 237718i bk6: 0a 237796i bk7: 0a 237797i bk8: 0a 237797i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237800i bk12: 0a 237800i bk13: 0a 237801i bk14: 0a 237801i bk15: 0a 237801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954198
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207547
Bank_Level_Parallism_Col = 1.192857
Bank_Level_Parallism_Ready = 1.045802
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192857 

BW Util details:
bwutil = 0.002204 
total_CMD = 237799 
util_bw = 524 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 237113 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237662 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 131 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000551 
Either_Row_CoL_Bus_Util = 0.000576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000685453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237676 n_act=6 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001968
n_activity=1668 dram_eff=0.2806
bk0: 20a 237747i bk1: 21a 237725i bk2: 10a 237765i bk3: 19a 237752i bk4: 23a 237734i bk5: 24a 237723i bk6: 0a 237795i bk7: 0a 237797i bk8: 0a 237798i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237799i bk12: 0a 237799i bk13: 0a 237800i bk14: 0a 237800i bk15: 0a 237802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127139
Bank_Level_Parallism_Col = 1.108642
Bank_Level_Parallism_Ready = 1.025641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108642 

BW Util details:
bwutil = 0.001968 
total_CMD = 237799 
util_bw = 468 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 237159 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237676 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 117 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000492 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000756942
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237683 n_act=6 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00185
n_activity=1574 dram_eff=0.2795
bk0: 19a 237742i bk1: 21a 237738i bk2: 16a 237757i bk3: 9a 237769i bk4: 22a 237745i bk5: 23a 237724i bk6: 0a 237797i bk7: 0a 237797i bk8: 0a 237797i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237799i bk12: 0a 237799i bk13: 0a 237800i bk14: 0a 237801i bk15: 0a 237802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945455
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087180
Bank_Level_Parallism_Col = 1.085714
Bank_Level_Parallism_Ready = 1.027273
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085714 

BW Util details:
bwutil = 0.001850 
total_CMD = 237799 
util_bw = 440 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 237188 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237683 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 110 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000463 
Either_Row_CoL_Bus_Util = 0.000488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000500423
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237688 n_act=6 n_pre=0 n_ref_event=0 n_req=105 n_rd=105 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001766
n_activity=1645 dram_eff=0.2553
bk0: 20a 237738i bk1: 15a 237754i bk2: 16a 237767i bk3: 12a 237770i bk4: 21a 237740i bk5: 21a 237738i bk6: 0a 237797i bk7: 0a 237797i bk8: 0a 237798i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237799i bk12: 0a 237799i bk13: 0a 237799i bk14: 0a 237800i bk15: 0a 237800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040000
Bank_Level_Parallism_Col = 1.037838
Bank_Level_Parallism_Ready = 1.009524
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037838 

BW Util details:
bwutil = 0.001766 
total_CMD = 237799 
util_bw = 420 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 237196 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237688 
Read = 105 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 105 
total_req = 105 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 105 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000580322
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237686 n_act=6 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0018
n_activity=1595 dram_eff=0.2683
bk0: 14a 237742i bk1: 24a 237730i bk2: 11a 237770i bk3: 12a 237764i bk4: 23a 237725i bk5: 23a 237726i bk6: 0a 237797i bk7: 0a 237797i bk8: 0a 237798i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237799i bk12: 0a 237799i bk13: 0a 237800i bk14: 0a 237800i bk15: 0a 237800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943925
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210382
Bank_Level_Parallism_Col = 1.190608
Bank_Level_Parallism_Ready = 1.028037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190608 

BW Util details:
bwutil = 0.001800 
total_CMD = 237799 
util_bw = 428 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 237223 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237686 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 107 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000487807
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237680 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001901
n_activity=1638 dram_eff=0.2759
bk0: 23a 237744i bk1: 17a 237745i bk2: 16a 237754i bk3: 20a 237751i bk4: 17a 237748i bk5: 20a 237737i bk6: 0a 237796i bk7: 0a 237797i bk8: 0a 237798i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237799i bk12: 0a 237799i bk13: 0a 237799i bk14: 0a 237800i bk15: 0a 237802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110236
Bank_Level_Parallism_Col = 1.106101
Bank_Level_Parallism_Ready = 1.035398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106101 

BW Util details:
bwutil = 0.001901 
total_CMD = 237799 
util_bw = 452 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 237195 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237680 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000782173
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237693 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001682
n_activity=1644 dram_eff=0.2433
bk0: 16a 237742i bk1: 17a 237735i bk2: 14a 237760i bk3: 14a 237769i bk4: 19a 237744i bk5: 20a 237732i bk6: 0a 237796i bk7: 0a 237796i bk8: 0a 237798i bk9: 0a 237799i bk10: 0a 237800i bk11: 0a 237800i bk12: 0a 237800i bk13: 0a 237800i bk14: 0a 237801i bk15: 0a 237802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167147
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.030000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.001682 
total_CMD = 237799 
util_bw = 400 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 237247 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237693 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000605553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237701 n_act=6 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001548
n_activity=1492 dram_eff=0.2466
bk0: 12a 237770i bk1: 20a 237722i bk2: 7a 237769i bk3: 12a 237759i bk4: 21a 237748i bk5: 20a 237737i bk6: 0a 237796i bk7: 0a 237796i bk8: 0a 237797i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237799i bk12: 0a 237800i bk13: 0a 237801i bk14: 0a 237801i bk15: 0a 237801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934783
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038674
Bank_Level_Parallism_Col = 1.033520
Bank_Level_Parallism_Ready = 1.032609
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033520 

BW Util details:
bwutil = 0.001548 
total_CMD = 237799 
util_bw = 368 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 237245 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237701 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 92 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000920946
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237697 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001615
n_activity=1540 dram_eff=0.2494
bk0: 15a 237762i bk1: 22a 237744i bk2: 8a 237772i bk3: 11a 237759i bk4: 22a 237742i bk5: 18a 237735i bk6: 0a 237795i bk7: 0a 237797i bk8: 0a 237798i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237800i bk12: 0a 237800i bk13: 0a 237800i bk14: 0a 237801i bk15: 0a 237802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141975
Bank_Level_Parallism_Col = 1.141066
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.141066 

BW Util details:
bwutil = 0.001615 
total_CMD = 237799 
util_bw = 384 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 237271 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237697 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000404 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000290161
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237697 n_act=6 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001615
n_activity=1378 dram_eff=0.2787
bk0: 14a 237765i bk1: 15a 237753i bk2: 9a 237771i bk3: 12a 237743i bk4: 21a 237747i bk5: 25a 237720i bk6: 0a 237795i bk7: 0a 237796i bk8: 0a 237797i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237800i bk12: 0a 237800i bk13: 0a 237800i bk14: 0a 237800i bk15: 0a 237801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071823
Bank_Level_Parallism_Col = 1.067039
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067039 

BW Util details:
bwutil = 0.001615 
total_CMD = 237799 
util_bw = 384 
Wasted_Col = 170 
Wasted_Row = 0 
Idle = 237245 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237697 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000404 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000643401
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237680 n_act=6 n_pre=0 n_ref_event=0 n_req=113 n_rd=113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001901
n_activity=1662 dram_eff=0.272
bk0: 20a 237719i bk1: 17a 237750i bk2: 16a 237762i bk3: 16a 237754i bk4: 23a 237742i bk5: 21a 237739i bk6: 0a 237797i bk7: 0a 237798i bk8: 0a 237798i bk9: 0a 237799i bk10: 0a 237799i bk11: 0a 237799i bk12: 0a 237799i bk13: 0a 237800i bk14: 0a 237800i bk15: 0a 237802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946903
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.138743
Bank_Level_Parallism_Col = 1.137931
Bank_Level_Parallism_Ready = 1.017699
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137931 

BW Util details:
bwutil = 0.001901 
total_CMD = 237799 
util_bw = 452 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 237179 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237680 
Read = 113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 113 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000412113
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237693 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001682
n_activity=1417 dram_eff=0.2823
bk0: 19a 237724i bk1: 16a 237753i bk2: 9a 237766i bk3: 15a 237759i bk4: 20a 237733i bk5: 21a 237735i bk6: 0a 237796i bk7: 0a 237796i bk8: 0a 237797i bk9: 0a 237800i bk10: 0a 237800i bk11: 0a 237800i bk12: 0a 237800i bk13: 0a 237800i bk14: 0a 237800i bk15: 0a 237800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.147541
Bank_Level_Parallism_Col = 1.118785
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118785 

BW Util details:
bwutil = 0.001682 
total_CMD = 237799 
util_bw = 400 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 237240 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237693 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000832636
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=237799 n_nop=237693 n_act=6 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001682
n_activity=1571 dram_eff=0.2546
bk0: 14a 237770i bk1: 14a 237753i bk2: 17a 237768i bk3: 16a 237750i bk4: 20a 237752i bk5: 19a 237740i bk6: 0a 237797i bk7: 0a 237797i bk8: 0a 237797i bk9: 0a 237798i bk10: 0a 237798i bk11: 0a 237799i bk12: 0a 237799i bk13: 0a 237801i bk14: 0a 237801i bk15: 0a 237801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940000
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.091463
Bank_Level_Parallism_Col = 1.089783
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089783 

BW Util details:
bwutil = 0.001682 
total_CMD = 237799 
util_bw = 400 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 237246 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 237799 
n_nop = 237693 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 100 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000382676

========= L2 cache stats =========
L2_cache_bank[0]: Access = 295, Miss = 71, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 294, Miss = 67, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 306, Miss = 74, Miss_rate = 0.242, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 288, Miss = 69, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 291, Miss = 68, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 299, Miss = 71, Miss_rate = 0.237, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 323, Miss = 92, Miss_rate = 0.285, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 299, Miss = 75, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 289, Miss = 74, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 281, Miss = 70, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 282, Miss = 64, Miss_rate = 0.227, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 293, Miss = 74, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 282, Miss = 73, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 290, Miss = 67, Miss_rate = 0.231, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 71, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 287, Miss = 75, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 282, Miss = 62, Miss_rate = 0.220, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 282, Miss = 70, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 289, Miss = 62, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 278, Miss = 62, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 297, Miss = 67, Miss_rate = 0.226, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 61, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 292, Miss = 64, Miss_rate = 0.219, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 307, Miss = 65, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 302, Miss = 72, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 281, Miss = 73, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 317, Miss = 72, Miss_rate = 0.227, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 265, Miss = 60, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 590, Miss = 64, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 286, Miss = 68, Miss_rate = 0.238, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 2223
L2_total_cache_miss_rate = 0.2310
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5363
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 76901
Req_Network_injected_packets_per_cycle =       0.1251 
Req_Network_conflicts_per_cycle =       0.0165
Req_Network_conflicts_per_cycle_util =       0.2649
Req_Bank_Level_Parallism =       2.0136
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0076
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0039

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 76901
Reply_Network_injected_packets_per_cycle =        0.1251
Reply_Network_conflicts_per_cycle =        0.0086
Reply_Network_conflicts_per_cycle_util =       0.1347
Reply_Bank_Level_Parallism =       1.9663
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0027
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 80494 (inst/sec)
gpgpu_simulation_rate = 12816 (cycle/sec)
gpgpu_silicon_slowdown = 88327x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 13348
gpu_sim_insn = 252385
gpu_ipc =      18.9081
gpu_tot_sim_cycle = 90249
gpu_tot_sim_insn = 735354
gpu_tot_ipc =       8.1481
gpu_tot_issued_cta = 72
gpu_occupancy = 27.7068% 
gpu_tot_occupancy = 18.4092% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0329
partiton_level_parallism_total  =       0.2594
partiton_level_parallism_util =       2.7252
partiton_level_parallism_util_total  =       2.3795
L2_BW  =      37.4154 GB/Sec
L2_BW_total  =       9.3963 GB/Sec
gpu_total_sim_rate=91919

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 74, Reservation_fails = 438
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 368
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 339
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 282
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 55, Reservation_fails = 307
	L1D_cache_core[23]: Access = 5124, Miss = 1026, Miss_rate = 0.200, Pending_hits = 75, Reservation_fails = 298
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 80, Reservation_fails = 266
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 72, Reservation_fails = 346
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 202, Miss_rate = 0.462, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 15232
	L1D_total_cache_miss_rate = 0.2549
	L1D_total_cache_pending_hits = 685
	L1D_total_cache_reservation_fails = 2694
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 661
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2458
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 236
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 3103648
gpgpu_n_tot_w_icount = 96989
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 10590
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20935	W0_Idle:304552	W0_Scoreboard:626214	W1:28664	W2:12273	W3:9310	W4:5859	W5:4165	W6:2915	W7:2341	W8:1939	W9:2044	W10:1869	W11:1534	W12:1901	W13:1371	W14:982	W15:486	W16:136	W17:210	W18:80	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13205
single_issue_nums: WS0:25579	WS1:23797	WS2:23916	WS3:23697	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 618 
max_icnt2mem_latency = 161 
maxmrqlatency = 11 
max_icnt2sh_latency = 17 
averagemflatency = 287 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3950 	79 	87 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18391 	3524 	1495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21551 	1552 	307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22190 	1117 	101 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 53.000000 58.000000 44.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 53.000000 49.000000 49.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 54.000000 52.000000 51.000000 45.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 49.000000 54.000000 56.000000 56.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 56.000000 42.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 56.000000 53.000000 52.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 50.000000 56.000000 50.000000 47.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 58.000000 47.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 57.000000 54.000000 45.000000 48.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 55.000000 56.000000 47.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 52.000000 54.000000 46.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 52.000000 56.000000 46.000000 44.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 51.000000 54.000000 45.000000 42.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 56.000000 56.000000 47.000000 43.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 54.000000 57.000000 48.000000 49.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 52.000000 52.000000 46.000000 53.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        601       595       547       535      5588      5428    none      none      none      none      none      none      none      none      none      none  
dram[1]:        617       622       553       537      5454      5421    none      none      none      none      none      none      none      none      none      none  
dram[2]:        565       564       558       553      5274      5321    none      none      none      none      none      none      none      none      none      none  
dram[3]:        606       598       555       549      5292      5258    none      none      none      none      none      none      none      none      none      none  
dram[4]:        598       596       546       559      5316      5379    none      none      none      none      none      none      none      none      none      none  
dram[5]:        570       577       566       562      5407      5162    none      none      none      none      none      none      none      none      none      none  
dram[6]:        596       585       545       551      5610      5270    none      none      none      none      none      none      none      none      none      none  
dram[7]:        592       580       550       539      5344      5478    none      none      none      none      none      none      none      none      none      none  
dram[8]:        595       596       535       571      5398      5266    none      none      none      none      none      none      none      none      none      none  
dram[9]:        574       575       549       566      5103      5482    none      none      none      none      none      none      none      none      none      none  
dram[10]:        574       592       524       541      5067      5590    none      none      none      none      none      none      none      none      none      none  
dram[11]:        579       597       533       546      5150      5408    none      none      none      none      none      none      none      none      none      none  
dram[12]:        554       584       550       558      5221      5789    none      none      none      none      none      none      none      none      none      none  
dram[13]:        581       577       547       552      5535      5328    none      none      none      none      none      none      none      none      none      none  
dram[14]:        600       575       549       551      5262      5400    none      none      none      none      none      none      none      none      none      none  
dram[15]:        593       585       541       556      7933      5802    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        608       585       605       593       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        606       610       606       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        593       600       605       598       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        597       596       604       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       613       604       609       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        613       607       613       603       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        609       608       581       587       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        617       608       600       606       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        618       609       594       605       510       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        604       605       607       605       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        609       607       594       604       508       512         0         0         0         0         0         0         0         0         0         0
dram[11]:        616       616       605       604       506       512         0         0         0         0         0         0         0         0         0         0
dram[12]:        611       606       614       578       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        602       602       596       607       506       513         0         0         0         0         0         0         0         0         0         0
dram[14]:        606       611       605       602       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        613       612       596       605       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278809 n_act=6 n_pre=0 n_ref_event=0 n_req=261 n_rd=261 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003741
n_activity=3339 dram_eff=0.3127
bk0: 53a 278970i bk1: 58a 278976i bk2: 44a 279019i bk3: 50a 278979i bk4: 28a 279005i bk5: 28a 278999i bk6: 0a 279072i bk7: 0a 279072i bk8: 0a 279074i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279077i bk12: 0a 279077i bk13: 0a 279077i bk14: 0a 279078i bk15: 0a 279078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080395
Bank_Level_Parallism_Col = 1.079545
Bank_Level_Parallism_Ready = 1.042146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079545 

BW Util details:
bwutil = 0.003741 
total_CMD = 279076 
util_bw = 1044 
Wasted_Col = 214 
Wasted_Row = 0 
Idle = 277818 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278809 
Read = 261 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 261 
total_req = 261 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 261 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000935 
Either_Row_CoL_Bus_Util = 0.000957 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000763233
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278820 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003583
n_activity=3338 dram_eff=0.2996
bk0: 53a 278982i bk1: 49a 278985i bk2: 49a 278967i bk3: 43a 278971i bk4: 28a 279024i bk5: 28a 278995i bk6: 0a 279075i bk7: 0a 279075i bk8: 0a 279075i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279076i bk12: 0a 279076i bk13: 0a 279076i bk14: 0a 279077i bk15: 0a 279078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135965
Bank_Level_Parallism_Col = 1.135493
Bank_Level_Parallism_Ready = 1.036000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135493 

BW Util details:
bwutil = 0.003583 
total_CMD = 279076 
util_bw = 1000 
Wasted_Col = 197 
Wasted_Row = 0 
Idle = 277879 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278820 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000896 
Either_Row_CoL_Bus_Util = 0.000917 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000591237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278812 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003698
n_activity=3346 dram_eff=0.3084
bk0: 54a 278994i bk1: 52a 278985i bk2: 51a 278965i bk3: 45a 278981i bk4: 28a 279009i bk5: 28a 278993i bk6: 0a 279073i bk7: 0a 279073i bk8: 0a 279074i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279077i bk12: 0a 279077i bk13: 0a 279077i bk14: 0a 279078i bk15: 0a 279078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109375
Bank_Level_Parallism_Col = 1.108727
Bank_Level_Parallism_Ready = 1.042636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108727 

BW Util details:
bwutil = 0.003698 
total_CMD = 279076 
util_bw = 1032 
Wasted_Col = 214 
Wasted_Row = 0 
Idle = 277830 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278812 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000924 
Either_Row_CoL_Bus_Util = 0.000946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000784732
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278799 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003884
n_activity=3558 dram_eff=0.3047
bk0: 49a 278945i bk1: 54a 278945i bk2: 56a 278968i bk3: 56a 278909i bk4: 28a 279021i bk5: 28a 278995i bk6: 0a 279073i bk7: 0a 279074i bk8: 0a 279074i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279077i bk12: 0a 279077i bk13: 0a 279078i bk14: 0a 279078i bk15: 0a 279078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270636
Bank_Level_Parallism_Col = 1.262585
Bank_Level_Parallism_Ready = 1.095941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262585 

BW Util details:
bwutil = 0.003884 
total_CMD = 279076 
util_bw = 1084 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 277802 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278799 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000971 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000859981
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278810 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003727
n_activity=3493 dram_eff=0.2977
bk0: 57a 278979i bk1: 56a 278996i bk2: 42a 279013i bk3: 49a 278989i bk4: 28a 279008i bk5: 28a 278997i bk6: 0a 279072i bk7: 0a 279074i bk8: 0a 279075i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279076i bk12: 0a 279076i bk13: 0a 279077i bk14: 0a 279077i bk15: 0a 279079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109422
Bank_Level_Parallism_Col = 1.097859
Bank_Level_Parallism_Ready = 1.034615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097859 

BW Util details:
bwutil = 0.003727 
total_CMD = 279076 
util_bw = 1040 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 277840 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278810 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000932 
Either_Row_CoL_Bus_Util = 0.000953 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000666485
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278810 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003727
n_activity=3256 dram_eff=0.3194
bk0: 56a 278937i bk1: 53a 279003i bk2: 52a 278981i bk3: 43a 278968i bk4: 28a 279019i bk5: 28a 278995i bk6: 0a 279074i bk7: 0a 279074i bk8: 0a 279074i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279076i bk12: 0a 279076i bk13: 0a 279077i bk14: 0a 279078i bk15: 0a 279079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116022
Bank_Level_Parallism_Col = 1.115438
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115438 

BW Util details:
bwutil = 0.003727 
total_CMD = 279076 
util_bw = 1040 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 277817 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278810 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000932 
Either_Row_CoL_Bus_Util = 0.000953 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00059482
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278811 n_act=6 n_pre=0 n_ref_event=0 n_req=259 n_rd=259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003712
n_activity=3632 dram_eff=0.2852
bk0: 50a 278975i bk1: 56a 278990i bk2: 50a 279010i bk3: 47a 278997i bk4: 28a 279009i bk5: 28a 279009i bk6: 0a 279074i bk7: 0a 279074i bk8: 0a 279075i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279076i bk12: 0a 279076i bk13: 0a 279076i bk14: 0a 279077i bk15: 0a 279077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976834
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058565
Bank_Level_Parallism_Col = 1.057522
Bank_Level_Parallism_Ready = 1.019305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057522 

BW Util details:
bwutil = 0.003712 
total_CMD = 279076 
util_bw = 1036 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 277815 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278811 
Read = 259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 259 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000928 
Either_Row_CoL_Bus_Util = 0.000950 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000580487
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278803 n_act=6 n_pre=0 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003827
n_activity=3405 dram_eff=0.3137
bk0: 57a 278976i bk1: 58a 278970i bk2: 47a 279007i bk3: 49a 278965i bk4: 28a 278991i bk5: 28a 279000i bk6: 0a 279074i bk7: 0a 279074i bk8: 0a 279075i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279076i bk12: 0a 279076i bk13: 0a 279077i bk14: 0a 279077i bk15: 0a 279077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176556
Bank_Level_Parallism_Col = 1.165939
Bank_Level_Parallism_Ready = 1.037453
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.165939 

BW Util details:
bwutil = 0.003827 
total_CMD = 279076 
util_bw = 1068 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 277824 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278803 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 267 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.000978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000816982
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278810 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003727
n_activity=3136 dram_eff=0.3316
bk0: 57a 278935i bk1: 54a 278916i bk2: 45a 278933i bk3: 48a 278956i bk4: 28a 278998i bk5: 28a 278998i bk6: 0a 279073i bk7: 0a 279074i bk8: 0a 279075i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279076i bk12: 0a 279076i bk13: 0a 279076i bk14: 0a 279077i bk15: 0a 279079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242038
Bank_Level_Parallism_Col = 1.240717
Bank_Level_Parallism_Ready = 1.111538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240717 

BW Util details:
bwutil = 0.003727 
total_CMD = 279076 
util_bw = 1040 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 277831 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278810 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000932 
Either_Row_CoL_Bus_Util = 0.000953 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121114
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278806 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003784
n_activity=3465 dram_eff=0.3048
bk0: 55a 278944i bk1: 56a 278945i bk2: 47a 278976i bk3: 50a 278958i bk4: 28a 279000i bk5: 28a 279004i bk6: 0a 279073i bk7: 0a 279073i bk8: 0a 279075i bk9: 0a 279076i bk10: 0a 279077i bk11: 0a 279077i bk12: 0a 279077i bk13: 0a 279077i bk14: 0a 279078i bk15: 0a 279079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208731
Bank_Level_Parallism_Col = 1.208791
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208791 

BW Util details:
bwutil = 0.003784 
total_CMD = 279076 
util_bw = 1056 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 277825 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278806 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000946 
Either_Row_CoL_Bus_Util = 0.000967 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000687985
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278813 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003684
n_activity=3420 dram_eff=0.3006
bk0: 52a 278940i bk1: 54a 278906i bk2: 46a 278988i bk3: 49a 278981i bk4: 28a 279025i bk5: 28a 278998i bk6: 0a 279073i bk7: 0a 279073i bk8: 0a 279074i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279076i bk12: 0a 279077i bk13: 0a 279078i bk14: 0a 279078i bk15: 0a 279078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135770
Bank_Level_Parallism_Col = 1.133858
Bank_Level_Parallism_Ready = 1.070039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133858 

BW Util details:
bwutil = 0.003684 
total_CMD = 279076 
util_bw = 1028 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 277810 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278813 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.000942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120756
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278816 n_act=6 n_pre=0 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003641
n_activity=3304 dram_eff=0.3075
bk0: 52a 278974i bk1: 56a 278969i bk2: 46a 278986i bk3: 44a 278953i bk4: 28a 279013i bk5: 28a 278991i bk6: 0a 279072i bk7: 0a 279074i bk8: 0a 279075i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279077i bk12: 0a 279077i bk13: 0a 279077i bk14: 0a 279078i bk15: 0a 279079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976378
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187228
Bank_Level_Parallism_Col = 1.187135
Bank_Level_Parallism_Ready = 1.090551
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.187135 

BW Util details:
bwutil = 0.003641 
total_CMD = 279076 
util_bw = 1016 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 277880 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278816 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 254 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000910 
Either_Row_CoL_Bus_Util = 0.000932 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369075
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278822 n_act=6 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003555
n_activity=3321 dram_eff=0.2987
bk0: 51a 278978i bk1: 54a 278973i bk2: 45a 279015i bk3: 42a 278997i bk4: 28a 279018i bk5: 28a 278994i bk6: 0a 279072i bk7: 0a 279073i bk8: 0a 279074i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279077i bk12: 0a 279077i bk13: 0a 279077i bk14: 0a 279077i bk15: 0a 279078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086826
Bank_Level_Parallism_Col = 1.084337
Bank_Level_Parallism_Ready = 1.024194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084337 

BW Util details:
bwutil = 0.003555 
total_CMD = 279076 
util_bw = 992 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 277879 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278822 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 248 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000623486
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278813 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003684
n_activity=3341 dram_eff=0.3077
bk0: 56a 278952i bk1: 56a 278901i bk2: 47a 278992i bk3: 43a 278995i bk4: 27a 279019i bk5: 28a 279013i bk6: 0a 279074i bk7: 0a 279075i bk8: 0a 279075i bk9: 0a 279076i bk10: 0a 279076i bk11: 0a 279076i bk12: 0a 279076i bk13: 0a 279077i bk14: 0a 279077i bk15: 0a 279079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161335
Bank_Level_Parallism_Col = 1.161064
Bank_Level_Parallism_Ready = 1.038911
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161064 

BW Util details:
bwutil = 0.003684 
total_CMD = 279076 
util_bw = 1028 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 277829 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278813 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.000942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000988978
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278807 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00377
n_activity=3295 dram_eff=0.3193
bk0: 54a 278947i bk1: 57a 278980i bk2: 48a 278982i bk3: 49a 278927i bk4: 27a 279007i bk5: 28a 279006i bk6: 0a 279073i bk7: 0a 279073i bk8: 0a 279074i bk9: 0a 279077i bk10: 0a 279077i bk11: 0a 279077i bk12: 0a 279077i bk13: 0a 279077i bk14: 0a 279077i bk15: 0a 279077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196133
Bank_Level_Parallism_Col = 1.181944
Bank_Level_Parallism_Ready = 1.053232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181944 

BW Util details:
bwutil = 0.003770 
total_CMD = 279076 
util_bw = 1052 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 277828 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278807 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000942 
Either_Row_CoL_Bus_Util = 0.000964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000899397
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=279076 n_nop=278812 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003698
n_activity=3275 dram_eff=0.3151
bk0: 52a 278971i bk1: 52a 278975i bk2: 46a 278992i bk3: 53a 279007i bk4: 28a 279020i bk5: 27a 279012i bk6: 0a 279074i bk7: 0a 279074i bk8: 0a 279074i bk9: 0a 279075i bk10: 0a 279075i bk11: 0a 279076i bk12: 0a 279076i bk13: 0a 279078i bk14: 0a 279078i bk15: 0a 279078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125767
Bank_Level_Parallism_Col = 1.125193
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125193 

BW Util details:
bwutil = 0.003698 
total_CMD = 279076 
util_bw = 1032 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 277856 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 279076 
n_nop = 278812 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000924 
Either_Row_CoL_Bus_Util = 0.000946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000458656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 732, Miss = 148, Miss_rate = 0.202, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 751, Miss = 146, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 729, Miss = 140, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 732, Miss = 144, Miss_rate = 0.197, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 718, Miss = 150, Miss_rate = 0.209, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 711, Miss = 140, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 691, Miss = 145, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 759, Miss = 158, Miss_rate = 0.208, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 718, Miss = 149, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 143, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 695, Miss = 140, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 735, Miss = 152, Miss_rate = 0.207, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 716, Miss = 144, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 751, Miss = 148, Miss_rate = 0.197, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 758, Miss = 151, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 707, Miss = 149, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 731, Miss = 150, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 714, Miss = 143, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 712, Miss = 141, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 719, Miss = 155, Miss_rate = 0.216, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 699, Miss = 144, Miss_rate = 0.206, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 725, Miss = 145, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 720, Miss = 144, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 693, Miss = 142, Miss_rate = 0.205, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[24]: Access = 729, Miss = 138, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 734, Miss = 143, Miss_rate = 0.195, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 720, Miss = 146, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 713, Miss = 144, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 151, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 694, Miss = 145, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1021, Miss = 143, Miss_rate = 0.140, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 721, Miss = 148, Miss_rate = 0.205, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1994
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14665
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 90249
Req_Network_injected_packets_per_cycle =       0.2594 
Req_Network_conflicts_per_cycle =       0.0224
Req_Network_conflicts_per_cycle_util =       0.2057
Req_Bank_Level_Parallism =       2.3795
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0124
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0081

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 90249
Reply_Network_injected_packets_per_cycle =        0.2594
Reply_Network_conflicts_per_cycle =        0.0428
Reply_Network_conflicts_per_cycle_util =       0.3780
Reply_Bank_Level_Parallism =       2.2886
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0018
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0056
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 91919 (inst/sec)
gpgpu_simulation_rate = 11281 (cycle/sec)
gpgpu_silicon_slowdown = 100345x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
kernel_stream_id = 0
gpu_sim_cycle = 5705
gpu_sim_insn = 70954
gpu_ipc =      12.4372
gpu_tot_sim_cycle = 95954
gpu_tot_sim_insn = 806308
gpu_tot_ipc =       8.4031
gpu_tot_issued_cta = 80
gpu_occupancy = 30.8815% 
gpu_tot_occupancy = 18.6656% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1122
partiton_level_parallism_total  =       0.2506
partiton_level_parallism_util =       3.6364
partiton_level_parallism_util_total  =       2.4016
L2_BW  =       4.0637 GB/Sec
L2_BW_total  =       9.0792 GB/Sec
gpu_total_sim_rate=100788

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 74, Reservation_fails = 438
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 368
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 339
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 282
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 55, Reservation_fails = 307
	L1D_cache_core[23]: Access = 5124, Miss = 1026, Miss_rate = 0.200, Pending_hits = 75, Reservation_fails = 298
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 80, Reservation_fails = 266
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 72, Reservation_fails = 346
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 183, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 210, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 15624
	L1D_total_cache_miss_rate = 0.2586
	L1D_total_cache_pending_hits = 685
	L1D_total_cache_reservation_fails = 2694
	L1D_cache_data_port_util = 0.166
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 661
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2458
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 236
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 3206048
gpgpu_n_tot_w_icount = 100189
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 10590
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22593	W0_Idle:314154	W0_Scoreboard:633806	W1:28664	W2:12273	W3:9310	W4:5859	W5:4165	W6:2915	W7:2341	W8:1939	W9:2044	W10:1895	W11:1608	W12:2061	W13:1485	W14:1198	W15:677	W16:370	W17:500	W18:241	W19:115	W20:103	W21:58	W22:60	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:14613
single_issue_nums: WS0:26379	WS1:24597	WS2:24716	WS3:24497	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 618 
max_icnt2mem_latency = 161 
maxmrqlatency = 11 
max_icnt2sh_latency = 17 
averagemflatency = 287 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3950 	79 	87 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18841 	3714 	1495 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21998 	1745 	307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22830 	1117 	101 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 53.000000 58.000000 44.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 53.000000 49.000000 49.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 54.000000 52.000000 51.000000 45.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 49.000000 54.000000 56.000000 56.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 56.000000 42.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 56.000000 53.000000 52.000000 43.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 50.000000 56.000000 50.000000 47.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 58.000000 47.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 57.000000 54.000000 45.000000 48.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 55.000000 56.000000 47.000000 50.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 52.000000 54.000000 46.000000 49.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 52.000000 56.000000 46.000000 44.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 51.000000 54.000000 45.000000 42.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 56.000000 56.000000 47.000000 43.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 54.000000 57.000000 48.000000 49.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 52.000000 52.000000 46.000000 53.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4147/96 = 43.197918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        601       595       547       535      5727      5566    none      none      none      none      none      none      none      none      none      none  
dram[1]:        617       622       553       537      5595      5558    none      none      none      none      none      none      none      none      none      none  
dram[2]:        565       564       558       553      5413      5463    none      none      none      none      none      none      none      none      none      none  
dram[3]:        606       598       555       549      5435      5396    none      none      none      none      none      none      none      none      none      none  
dram[4]:        598       596       546       559      5459      5523    none      none      none      none      none      none      none      none      none      none  
dram[5]:        570       577       566       562      5548      5307    none      none      none      none      none      none      none      none      none      none  
dram[6]:        596       585       545       551      5752      5417    none      none      none      none      none      none      none      none      none      none  
dram[7]:        592       580       550       539      5489      5622    none      none      none      none      none      none      none      none      none      none  
dram[8]:        595       596       535       571      5536      5402    none      none      none      none      none      none      none      none      none      none  
dram[9]:        574       575       549       566      5245      5620    none      none      none      none      none      none      none      none      none      none  
dram[10]:        574       592       524       541      5205      5729    none      none      none      none      none      none      none      none      none      none  
dram[11]:        579       597       533       546      5297      5546    none      none      none      none      none      none      none      none      none      none  
dram[12]:        554       584       550       558      5361      5924    none      none      none      none      none      none      none      none      none      none  
dram[13]:        581       577       547       552      5686      5481    none      none      none      none      none      none      none      none      none      none  
dram[14]:        600       575       549       551      5410      5537    none      none      none      none      none      none      none      none      none      none  
dram[15]:        593       585       541       556      9261      5964    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        608       585       605       593       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        606       610       606       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        593       600       605       598       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        597       596       604       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       613       604       609       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        613       607       613       603       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        609       608       581       587       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        617       608       600       606       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        618       609       594       605       510       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        604       605       607       605       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        609       607       594       604       508       512         0         0         0         0         0         0         0         0         0         0
dram[11]:        616       616       605       604       506       512         0         0         0         0         0         0         0         0         0         0
dram[12]:        611       606       614       578       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        602       602       596       607       506       513         0         0         0         0         0         0         0         0         0         0
dram[14]:        606       611       605       602       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        613       612       596       605       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296450 n_act=6 n_pre=0 n_ref_event=0 n_req=261 n_rd=261 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003519
n_activity=3339 dram_eff=0.3127
bk0: 53a 296611i bk1: 58a 296617i bk2: 44a 296660i bk3: 50a 296620i bk4: 28a 296646i bk5: 28a 296640i bk6: 0a 296713i bk7: 0a 296713i bk8: 0a 296715i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296718i bk12: 0a 296718i bk13: 0a 296718i bk14: 0a 296719i bk15: 0a 296719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080395
Bank_Level_Parallism_Col = 1.079545
Bank_Level_Parallism_Ready = 1.042146
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079545 

BW Util details:
bwutil = 0.003519 
total_CMD = 296717 
util_bw = 1044 
Wasted_Col = 214 
Wasted_Row = 0 
Idle = 295459 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296450 
Read = 261 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 261 
total_req = 261 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 261 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000880 
Either_Row_CoL_Bus_Util = 0.000900 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000717856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296461 n_act=6 n_pre=0 n_ref_event=0 n_req=250 n_rd=250 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00337
n_activity=3338 dram_eff=0.2996
bk0: 53a 296623i bk1: 49a 296626i bk2: 49a 296608i bk3: 43a 296612i bk4: 28a 296665i bk5: 28a 296636i bk6: 0a 296716i bk7: 0a 296716i bk8: 0a 296716i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296717i bk12: 0a 296717i bk13: 0a 296717i bk14: 0a 296718i bk15: 0a 296719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976000
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135965
Bank_Level_Parallism_Col = 1.135493
Bank_Level_Parallism_Ready = 1.036000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135493 

BW Util details:
bwutil = 0.003370 
total_CMD = 296717 
util_bw = 1000 
Wasted_Col = 197 
Wasted_Row = 0 
Idle = 295520 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296461 
Read = 250 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 250 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 250 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000843 
Either_Row_CoL_Bus_Util = 0.000863 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000556085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296453 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003478
n_activity=3346 dram_eff=0.3084
bk0: 54a 296635i bk1: 52a 296626i bk2: 51a 296606i bk3: 45a 296622i bk4: 28a 296650i bk5: 28a 296634i bk6: 0a 296714i bk7: 0a 296714i bk8: 0a 296715i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296718i bk12: 0a 296718i bk13: 0a 296718i bk14: 0a 296719i bk15: 0a 296719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109375
Bank_Level_Parallism_Col = 1.108727
Bank_Level_Parallism_Ready = 1.042636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108727 

BW Util details:
bwutil = 0.003478 
total_CMD = 296717 
util_bw = 1032 
Wasted_Col = 214 
Wasted_Row = 0 
Idle = 295471 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296453 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000870 
Either_Row_CoL_Bus_Util = 0.000890 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000738077
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296440 n_act=6 n_pre=0 n_ref_event=0 n_req=271 n_rd=271 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003653
n_activity=3558 dram_eff=0.3047
bk0: 49a 296586i bk1: 54a 296586i bk2: 56a 296609i bk3: 56a 296550i bk4: 28a 296662i bk5: 28a 296636i bk6: 0a 296714i bk7: 0a 296715i bk8: 0a 296715i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296718i bk12: 0a 296718i bk13: 0a 296719i bk14: 0a 296719i bk15: 0a 296719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977860
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270636
Bank_Level_Parallism_Col = 1.262585
Bank_Level_Parallism_Ready = 1.095941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262585 

BW Util details:
bwutil = 0.003653 
total_CMD = 296717 
util_bw = 1084 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 295443 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296440 
Read = 271 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 271 
total_req = 271 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 271 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000913 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000808852
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296451 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003505
n_activity=3493 dram_eff=0.2977
bk0: 57a 296620i bk1: 56a 296637i bk2: 42a 296654i bk3: 49a 296630i bk4: 28a 296649i bk5: 28a 296638i bk6: 0a 296713i bk7: 0a 296715i bk8: 0a 296716i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296717i bk12: 0a 296717i bk13: 0a 296718i bk14: 0a 296718i bk15: 0a 296720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109422
Bank_Level_Parallism_Col = 1.097859
Bank_Level_Parallism_Ready = 1.034615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097859 

BW Util details:
bwutil = 0.003505 
total_CMD = 296717 
util_bw = 1040 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 295481 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296451 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00062686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296451 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003505
n_activity=3256 dram_eff=0.3194
bk0: 56a 296578i bk1: 53a 296644i bk2: 52a 296622i bk3: 43a 296609i bk4: 28a 296660i bk5: 28a 296636i bk6: 0a 296715i bk7: 0a 296715i bk8: 0a 296715i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296717i bk12: 0a 296717i bk13: 0a 296718i bk14: 0a 296719i bk15: 0a 296720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116022
Bank_Level_Parallism_Col = 1.115438
Bank_Level_Parallism_Ready = 1.053846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115438 

BW Util details:
bwutil = 0.003505 
total_CMD = 296717 
util_bw = 1040 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 295458 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296451 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000559456
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296452 n_act=6 n_pre=0 n_ref_event=0 n_req=259 n_rd=259 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003492
n_activity=3632 dram_eff=0.2852
bk0: 50a 296616i bk1: 56a 296631i bk2: 50a 296651i bk3: 47a 296638i bk4: 28a 296650i bk5: 28a 296650i bk6: 0a 296715i bk7: 0a 296715i bk8: 0a 296716i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296717i bk12: 0a 296717i bk13: 0a 296717i bk14: 0a 296718i bk15: 0a 296718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976834
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058565
Bank_Level_Parallism_Col = 1.057522
Bank_Level_Parallism_Ready = 1.019305
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057522 

BW Util details:
bwutil = 0.003492 
total_CMD = 296717 
util_bw = 1036 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 295456 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 89 
rwq = 0 
CCDLc_limit_alone = 89 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296452 
Read = 259 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 259 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.000893 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000545975
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296444 n_act=6 n_pre=0 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003599
n_activity=3405 dram_eff=0.3137
bk0: 57a 296617i bk1: 58a 296611i bk2: 47a 296648i bk3: 49a 296606i bk4: 28a 296632i bk5: 28a 296641i bk6: 0a 296715i bk7: 0a 296715i bk8: 0a 296716i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296717i bk12: 0a 296717i bk13: 0a 296718i bk14: 0a 296718i bk15: 0a 296718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176556
Bank_Level_Parallism_Col = 1.165939
Bank_Level_Parallism_Ready = 1.037453
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.165939 

BW Util details:
bwutil = 0.003599 
total_CMD = 296717 
util_bw = 1068 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 295465 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296444 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 267 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000900 
Either_Row_CoL_Bus_Util = 0.000920 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000768409
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296451 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003505
n_activity=3136 dram_eff=0.3316
bk0: 57a 296576i bk1: 54a 296557i bk2: 45a 296574i bk3: 48a 296597i bk4: 28a 296639i bk5: 28a 296639i bk6: 0a 296714i bk7: 0a 296715i bk8: 0a 296716i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296717i bk12: 0a 296717i bk13: 0a 296717i bk14: 0a 296718i bk15: 0a 296720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242038
Bank_Level_Parallism_Col = 1.240717
Bank_Level_Parallism_Ready = 1.111538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240717 

BW Util details:
bwutil = 0.003505 
total_CMD = 296717 
util_bw = 1040 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 295472 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296451 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113913
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296447 n_act=6 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003559
n_activity=3465 dram_eff=0.3048
bk0: 55a 296585i bk1: 56a 296586i bk2: 47a 296617i bk3: 50a 296599i bk4: 28a 296641i bk5: 28a 296645i bk6: 0a 296714i bk7: 0a 296714i bk8: 0a 296716i bk9: 0a 296717i bk10: 0a 296718i bk11: 0a 296718i bk12: 0a 296718i bk13: 0a 296718i bk14: 0a 296719i bk15: 0a 296720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.208731
Bank_Level_Parallism_Col = 1.208791
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208791 

BW Util details:
bwutil = 0.003559 
total_CMD = 296717 
util_bw = 1056 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 295466 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296447 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 264 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.000910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000647081
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296454 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003465
n_activity=3420 dram_eff=0.3006
bk0: 52a 296581i bk1: 54a 296547i bk2: 46a 296629i bk3: 49a 296622i bk4: 28a 296666i bk5: 28a 296639i bk6: 0a 296714i bk7: 0a 296714i bk8: 0a 296715i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296717i bk12: 0a 296718i bk13: 0a 296719i bk14: 0a 296719i bk15: 0a 296719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135770
Bank_Level_Parallism_Col = 1.133858
Bank_Level_Parallism_Ready = 1.070039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133858 

BW Util details:
bwutil = 0.003465 
total_CMD = 296717 
util_bw = 1028 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 295451 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296454 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113576
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296457 n_act=6 n_pre=0 n_ref_event=0 n_req=254 n_rd=254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003424
n_activity=3304 dram_eff=0.3075
bk0: 52a 296615i bk1: 56a 296610i bk2: 46a 296627i bk3: 44a 296594i bk4: 28a 296654i bk5: 28a 296632i bk6: 0a 296713i bk7: 0a 296715i bk8: 0a 296716i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296718i bk12: 0a 296718i bk13: 0a 296718i bk14: 0a 296719i bk15: 0a 296720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976378
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187228
Bank_Level_Parallism_Col = 1.187135
Bank_Level_Parallism_Ready = 1.090551
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.187135 

BW Util details:
bwutil = 0.003424 
total_CMD = 296717 
util_bw = 1016 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 295521 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296457 
Read = 254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 254 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 254 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000856 
Either_Row_CoL_Bus_Util = 0.000876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000347132
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296463 n_act=6 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003343
n_activity=3321 dram_eff=0.2987
bk0: 51a 296619i bk1: 54a 296614i bk2: 45a 296656i bk3: 42a 296638i bk4: 28a 296659i bk5: 28a 296635i bk6: 0a 296713i bk7: 0a 296714i bk8: 0a 296715i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296718i bk12: 0a 296718i bk13: 0a 296718i bk14: 0a 296718i bk15: 0a 296719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086826
Bank_Level_Parallism_Col = 1.084337
Bank_Level_Parallism_Ready = 1.024194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084337 

BW Util details:
bwutil = 0.003343 
total_CMD = 296717 
util_bw = 992 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 295520 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296463 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 248 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000836 
Either_Row_CoL_Bus_Util = 0.000856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000586417
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296454 n_act=6 n_pre=0 n_ref_event=0 n_req=257 n_rd=257 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003465
n_activity=3341 dram_eff=0.3077
bk0: 56a 296593i bk1: 56a 296542i bk2: 47a 296633i bk3: 43a 296636i bk4: 27a 296660i bk5: 28a 296654i bk6: 0a 296715i bk7: 0a 296716i bk8: 0a 296716i bk9: 0a 296717i bk10: 0a 296717i bk11: 0a 296717i bk12: 0a 296717i bk13: 0a 296718i bk14: 0a 296718i bk15: 0a 296720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976654
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161335
Bank_Level_Parallism_Col = 1.161064
Bank_Level_Parallism_Ready = 1.038911
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161064 

BW Util details:
bwutil = 0.003465 
total_CMD = 296717 
util_bw = 1028 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 295470 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296454 
Read = 257 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 257 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000886 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000930179
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296448 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003545
n_activity=3295 dram_eff=0.3193
bk0: 54a 296588i bk1: 57a 296621i bk2: 48a 296623i bk3: 49a 296568i bk4: 27a 296648i bk5: 28a 296647i bk6: 0a 296714i bk7: 0a 296714i bk8: 0a 296715i bk9: 0a 296718i bk10: 0a 296718i bk11: 0a 296718i bk12: 0a 296718i bk13: 0a 296718i bk14: 0a 296718i bk15: 0a 296718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196133
Bank_Level_Parallism_Col = 1.181944
Bank_Level_Parallism_Ready = 1.053232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181944 

BW Util details:
bwutil = 0.003545 
total_CMD = 296717 
util_bw = 1052 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 295469 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296448 
Read = 263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000886 
Either_Row_CoL_Bus_Util = 0.000907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000845924
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=296717 n_nop=296453 n_act=6 n_pre=0 n_ref_event=0 n_req=258 n_rd=258 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003478
n_activity=3275 dram_eff=0.3151
bk0: 52a 296612i bk1: 52a 296616i bk2: 46a 296633i bk3: 53a 296648i bk4: 28a 296661i bk5: 27a 296653i bk6: 0a 296715i bk7: 0a 296715i bk8: 0a 296715i bk9: 0a 296716i bk10: 0a 296716i bk11: 0a 296717i bk12: 0a 296717i bk13: 0a 296719i bk14: 0a 296719i bk15: 0a 296719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125767
Bank_Level_Parallism_Col = 1.125193
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125193 

BW Util details:
bwutil = 0.003478 
total_CMD = 296717 
util_bw = 1032 
Wasted_Col = 188 
Wasted_Row = 0 
Idle = 295497 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 296717 
n_nop = 296453 
Read = 258 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 258 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000870 
Either_Row_CoL_Bus_Util = 0.000890 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000431387

========= L2 cache stats =========
L2_cache_bank[0]: Access = 748, Miss = 148, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 767, Miss = 146, Miss_rate = 0.190, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 745, Miss = 140, Miss_rate = 0.188, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 144, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 734, Miss = 150, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 727, Miss = 140, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 707, Miss = 145, Miss_rate = 0.205, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 775, Miss = 158, Miss_rate = 0.204, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 734, Miss = 149, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 749, Miss = 143, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 711, Miss = 140, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 751, Miss = 152, Miss_rate = 0.202, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 732, Miss = 144, Miss_rate = 0.197, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 767, Miss = 148, Miss_rate = 0.193, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 774, Miss = 151, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 723, Miss = 149, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 747, Miss = 150, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 730, Miss = 143, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 728, Miss = 141, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 735, Miss = 155, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 715, Miss = 144, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 741, Miss = 145, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 736, Miss = 144, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 709, Miss = 142, Miss_rate = 0.200, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[24]: Access = 745, Miss = 138, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 750, Miss = 143, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 736, Miss = 146, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 144, Miss_rate = 0.198, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 745, Miss = 151, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[29]: Access = 710, Miss = 145, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1165, Miss = 143, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 737, Miss = 148, Miss_rate = 0.201, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 4669
L2_total_cache_miss_rate = 0.1941
L2_total_cache_pending_hits = 71
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15177
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 95954
Req_Network_injected_packets_per_cycle =       0.2506 
Req_Network_conflicts_per_cycle =       0.0258
Req_Network_conflicts_per_cycle_util =       0.2472
Req_Bank_Level_Parallism =       2.4016
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0141
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0078

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 95954
Reply_Network_injected_packets_per_cycle =        0.2506
Reply_Network_conflicts_per_cycle =        0.0403
Reply_Network_conflicts_per_cycle_util =       0.3716
Reply_Bank_Level_Parallism =       2.3114
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0017
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 100788 (inst/sec)
gpgpu_simulation_rate = 11994 (cycle/sec)
gpgpu_silicon_slowdown = 94380x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
kernel_stream_id = 0
gpu_sim_cycle = 11576
gpu_sim_insn = 239441
gpu_ipc =      20.6843
gpu_tot_sim_cycle = 107530
gpu_tot_sim_insn = 1045749
gpu_tot_ipc =       9.7252
gpu_tot_issued_cta = 88
gpu_occupancy = 27.1166% 
gpu_tot_occupancy = 19.9602% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5536
partiton_level_parallism_total  =       0.2833
partiton_level_parallism_util =       2.2873
partiton_level_parallism_util_total  =       2.3766
L2_BW  =      20.0553 GB/Sec
L2_BW_total  =      10.2608 GB/Sec
gpu_total_sim_rate=104574

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161, Miss = 95, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1611, Miss = 539, Miss_rate = 0.335, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2060, Miss = 622, Miss_rate = 0.302, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 74, Reservation_fails = 438
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 368
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 339
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 282
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 55, Reservation_fails = 307
	L1D_cache_core[23]: Access = 5124, Miss = 1026, Miss_rate = 0.200, Pending_hits = 75, Reservation_fails = 298
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 80, Reservation_fails = 266
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 72, Reservation_fails = 346
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 75, Reservation_fails = 273
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 106, Reservation_fails = 309
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 85, Reservation_fails = 304
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 87, Reservation_fails = 229
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 291
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 70, Reservation_fails = 301
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 87, Reservation_fails = 283
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 130, Reservation_fails = 345
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 21396
	L1D_total_cache_miss_rate = 0.2452
	L1D_total_cache_pending_hits = 1422
	L1D_total_cache_reservation_fails = 5029
	L1D_cache_data_port_util = 0.205
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1396
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4793
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 236
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
303, 38, 38, 38, 38, 26, 38, 38, 38, 38, 38, 38, 38, 38, 26, 38, 
gpgpu_n_tot_thrd_icount = 4363776
gpgpu_n_tot_w_icount = 136368
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16865
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36165	W0_Idle:328347	W0_Scoreboard:771073	W1:35284	W2:15554	W3:10817	W4:6978	W5:4991	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:16021
single_issue_nums: WS0:35499	WS1:33859	WS2:33655	WS3:33355	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 618 
max_icnt2mem_latency = 163 
maxmrqlatency = 11 
max_icnt2sh_latency = 30 
averagemflatency = 285 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4784 	85 	88 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23449 	5064 	1946 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27183 	2739 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28731 	1418 	230 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 63.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4988
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        758       759       649       660      6448      6335    none      none      none      none      none      none      none      none      none      none  
dram[1]:        773       760       683       638      6425      6360    none      none      none      none      none      none      none      none      none      none  
dram[2]:        731       723       674       645      6261      6562    none      none      none      none      none      none      none      none      none      none  
dram[3]:        764       757       675       689      6366      6487    none      none      none      none      none      none      none      none      none      none  
dram[4]:        771       745       621       666      6449      6417    none      none      none      none      none      none      none      none      none      none  
dram[5]:        777       748       698       671      6368      6220    none      none      none      none      none      none      none      none      none      none  
dram[6]:        736       772       680       678      6710      6145    none      none      none      none      none      none      none      none      none      none  
dram[7]:        787       771       673       652      6484      6486    none      none      none      none      none      none      none      none      none      none  
dram[8]:        771       759       647       665      6300      6268    none      none      none      none      none      none      none      none      none      none  
dram[9]:        769       767       663       661      6137      6414    none      none      none      none      none      none      none      none      none      none  
dram[10]:        740       770       642       643      5934      6451    none      none      none      none      none      none      none      none      none      none  
dram[11]:        755       778       630       653      6144      6363    none      none      none      none      none      none      none      none      none      none  
dram[12]:        734       751       666       666      6153      6583    none      none      none      none      none      none      none      none      none      none  
dram[13]:        776       742       641       631      6242      6096    none      none      none      none      none      none      none      none      none      none  
dram[14]:        767       779       643       666      6271      6316    none      none      none      none      none      none      none      none      none      none  
dram[15]:        765       747       629       671     10151      7001    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        608       608       605       593       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        606       610       606       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        615       606       605       598       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        597       596       604       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       613       604       609       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        613       607       613       603       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        611       608       581       587       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        617       609       600       606       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        618       609       594       605       510       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        609       605       607       605       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        609       607       594       604       508       512         0         0         0         0         0         0         0         0         0         0
dram[11]:        616       616       605       604       506       512         0         0         0         0         0         0         0         0         0         0
dram[12]:        611       606       614       578       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        602       615       596       607       506       513         0         0         0         0         0         0         0         0         0         0
dram[14]:        612       613       605       602       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        613       612       596       605       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=4138 dram_eff=0.3016
bk0: 64a 332404i bk1: 64a 332414i bk2: 64a 332453i bk3: 64a 332414i bk4: 28a 332443i bk5: 28a 332437i bk6: 0a 332510i bk7: 0a 332510i bk8: 0a 332512i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332515i bk12: 0a 332515i bk13: 0a 332515i bk14: 0a 332516i bk15: 0a 332516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073930
Bank_Level_Parallism_Col = 1.073107
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073107 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 331046 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000640575
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=4168 dram_eff=0.2994
bk0: 64a 332412i bk1: 64a 332411i bk2: 64a 332379i bk3: 64a 332364i bk4: 28a 332462i bk5: 28a 332433i bk6: 0a 332513i bk7: 0a 332513i bk8: 0a 332513i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332514i bk12: 0a 332514i bk13: 0a 332514i bk14: 0a 332515i bk15: 0a 332516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142506
Bank_Level_Parallism_Col = 1.142151
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142151 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 331045 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000556368
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=4186 dram_eff=0.2981
bk0: 64a 332424i bk1: 64a 332420i bk2: 64a 332399i bk3: 64a 332409i bk4: 28a 332447i bk5: 28a 332431i bk6: 0a 332511i bk7: 0a 332511i bk8: 0a 332512i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332515i bk12: 0a 332515i bk13: 0a 332515i bk14: 0a 332516i bk15: 0a 332516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098340
Bank_Level_Parallism_Col = 1.097686
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097686 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 331038 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000661626
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=4227 dram_eff=0.2952
bk0: 64a 332379i bk1: 64a 332380i bk2: 64a 332405i bk3: 64a 332344i bk4: 28a 332459i bk5: 28a 332433i bk6: 0a 332511i bk7: 0a 332512i bk8: 0a 332512i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332515i bk12: 0a 332515i bk13: 0a 332516i bk14: 0a 332516i bk15: 0a 332516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252844
Bank_Level_Parallism_Col = 1.245235
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245235 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 331072 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000721774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332197 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003741
n_activity=4195 dram_eff=0.2965
bk0: 64a 332414i bk1: 64a 332428i bk2: 64a 332417i bk3: 63a 332422i bk4: 28a 332446i bk5: 28a 332435i bk6: 0a 332510i bk7: 0a 332512i bk8: 0a 332513i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332514i bk12: 0a 332514i bk13: 0a 332515i bk14: 0a 332515i bk15: 0a 332517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095112
Bank_Level_Parallism_Col = 1.084993
Bank_Level_Parallism_Ready = 1.028939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084993 

BW Util details:
bwutil = 0.003741 
total_CMD = 332514 
util_bw = 1244 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 331048 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332197 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000935 
Either_Row_CoL_Bus_Util = 0.000953 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000568397
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=3954 dram_eff=0.3156
bk0: 64a 332365i bk1: 64a 332431i bk2: 64a 332405i bk3: 64a 332382i bk4: 28a 332457i bk5: 28a 332433i bk6: 0a 332512i bk7: 0a 332512i bk8: 0a 332512i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332514i bk12: 0a 332514i bk13: 0a 332515i bk14: 0a 332516i bk15: 0a 332517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108696
Bank_Level_Parallism_Col = 1.108141
Bank_Level_Parallism_Ready = 1.048077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108141 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 239 
Wasted_Row = 0 
Idle = 331027 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000517271
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332197 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003741
n_activity=4383 dram_eff=0.2838
bk0: 64a 332407i bk1: 64a 332427i bk2: 63a 332442i bk3: 64a 332418i bk4: 28a 332447i bk5: 28a 332447i bk6: 0a 332512i bk7: 0a 332512i bk8: 0a 332513i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332514i bk12: 0a 332514i bk13: 0a 332514i bk14: 0a 332515i bk15: 0a 332515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053665
Bank_Level_Parallism_Col = 1.052701
Bank_Level_Parallism_Ready = 1.019293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052701 

BW Util details:
bwutil = 0.003741 
total_CMD = 332514 
util_bw = 1244 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 331035 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332197 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000935 
Either_Row_CoL_Bus_Util = 0.000953 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000487198
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=3986 dram_eff=0.3131
bk0: 64a 332413i bk1: 64a 332401i bk2: 64a 332421i bk3: 64a 332388i bk4: 28a 332429i bk5: 28a 332438i bk6: 0a 332512i bk7: 0a 332512i bk8: 0a 332513i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332514i bk12: 0a 332514i bk13: 0a 332515i bk14: 0a 332515i bk15: 0a 332515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161746
Bank_Level_Parallism_Col = 1.152258
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152258 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 331068 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000697715
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=3851 dram_eff=0.3241
bk0: 64a 332373i bk1: 64a 332346i bk2: 64a 332328i bk3: 64a 332378i bk4: 28a 332436i bk5: 28a 332436i bk6: 0a 332511i bk7: 0a 332512i bk8: 0a 332513i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332514i bk12: 0a 332514i bk13: 0a 332514i bk14: 0a 332515i bk15: 0a 332517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219621
Bank_Level_Parallism_Col = 1.218365
Bank_Level_Parallism_Ready = 1.099359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218365 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 331045 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109168
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332197 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003741
n_activity=4145 dram_eff=0.3001
bk0: 64a 332371i bk1: 64a 332380i bk2: 63a 332409i bk3: 64a 332392i bk4: 28a 332438i bk5: 28a 332442i bk6: 0a 332511i bk7: 0a 332511i bk8: 0a 332513i bk9: 0a 332514i bk10: 0a 332515i bk11: 0a 332515i bk12: 0a 332515i bk13: 0a 332515i bk14: 0a 332516i bk15: 0a 332517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192020
Bank_Level_Parallism_Col = 1.191970
Bank_Level_Parallism_Ready = 1.057878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191970 

BW Util details:
bwutil = 0.003741 
total_CMD = 332514 
util_bw = 1244 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 331067 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332197 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000935 
Either_Row_CoL_Bus_Util = 0.000953 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000577419
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=4087 dram_eff=0.3054
bk0: 64a 332362i bk1: 64a 332341i bk2: 64a 332390i bk3: 64a 332406i bk4: 28a 332463i bk5: 28a 332436i bk6: 0a 332511i bk7: 0a 332511i bk8: 0a 332512i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332514i bk12: 0a 332515i bk13: 0a 332516i bk14: 0a 332516i bk15: 0a 332516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134857
Bank_Level_Parallism_Col = 1.133180
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133180 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 246 
Wasted_Row = 0 
Idle = 331020 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104056
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=4133 dram_eff=0.302
bk0: 64a 332409i bk1: 64a 332401i bk2: 64a 332418i bk3: 64a 332371i bk4: 28a 332451i bk5: 28a 332429i bk6: 0a 332510i bk7: 0a 332512i bk8: 0a 332513i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332515i bk12: 0a 332515i bk13: 0a 332515i bk14: 0a 332516i bk15: 0a 332517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164962
Bank_Level_Parallism_Col = 1.164736
Bank_Level_Parallism_Ready = 1.073718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164736 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 331064 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000315776
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=4199 dram_eff=0.2972
bk0: 64a 332409i bk1: 64a 332405i bk2: 64a 332433i bk3: 64a 332401i bk4: 28a 332456i bk5: 28a 332432i bk6: 0a 332510i bk7: 0a 332511i bk8: 0a 332512i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332515i bk12: 0a 332515i bk13: 0a 332515i bk14: 0a 332515i bk15: 0a 332516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093112
Bank_Level_Parallism_Col = 1.091026
Bank_Level_Parallism_Ready = 1.022436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091026 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 331046 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00055336
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=4031 dram_eff=0.3096
bk0: 64a 332389i bk1: 64a 332338i bk2: 64a 332398i bk3: 64a 332413i bk4: 28a 332457i bk5: 28a 332451i bk6: 0a 332512i bk7: 0a 332513i bk8: 0a 332513i bk9: 0a 332514i bk10: 0a 332514i bk11: 0a 332514i bk12: 0a 332514i bk13: 0a 332515i bk14: 0a 332515i bk15: 0a 332517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140097
Bank_Level_Parallism_Col = 1.139733
Bank_Level_Parallism_Ready = 1.032051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139733 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 331030 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000863122
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332196 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003753
n_activity=4037 dram_eff=0.3091
bk0: 64a 332382i bk1: 64a 332415i bk2: 64a 332410i bk3: 64a 332349i bk4: 28a 332445i bk5: 28a 332444i bk6: 0a 332511i bk7: 0a 332511i bk8: 0a 332512i bk9: 0a 332515i bk10: 0a 332515i bk11: 0a 332515i bk12: 0a 332515i bk13: 0a 332515i bk14: 0a 332515i bk15: 0a 332515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179327
Bank_Level_Parallism_Col = 1.166458
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166458 

BW Util details:
bwutil = 0.003753 
total_CMD = 332514 
util_bw = 1248 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 331056 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332196 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000938 
Either_Row_CoL_Bus_Util = 0.000956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000757863
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=332514 n_nop=332197 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003741
n_activity=4073 dram_eff=0.3054
bk0: 64a 332396i bk1: 64a 332407i bk2: 64a 332424i bk3: 64a 332440i bk4: 28a 332458i bk5: 27a 332450i bk6: 0a 332512i bk7: 0a 332512i bk8: 0a 332512i bk9: 0a 332513i bk10: 0a 332513i bk11: 0a 332514i bk12: 0a 332514i bk13: 0a 332516i bk14: 0a 332516i bk15: 0a 332516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111565
Bank_Level_Parallism_Col = 1.110959
Bank_Level_Parallism_Ready = 1.019293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110959 

BW Util details:
bwutil = 0.003741 
total_CMD = 332514 
util_bw = 1244 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 331076 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 332514 
n_nop = 332197 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000935 
Either_Row_CoL_Bus_Util = 0.000953 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000384946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 936, Miss = 172, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 947, Miss = 173, Miss_rate = 0.183, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 940, Miss = 173, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 951, Miss = 173, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 945, Miss = 172, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 951, Miss = 172, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 964, Miss = 172, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 935, Miss = 172, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 957, Miss = 171, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 940, Miss = 172, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 943, Miss = 172, Miss_rate = 0.182, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 930, Miss = 172, Miss_rate = 0.185, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 975, Miss = 172, Miss_rate = 0.176, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 974, Miss = 172, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 173, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 940, Miss = 173, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 923, Miss = 172, Miss_rate = 0.186, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 922, Miss = 171, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 940, Miss = 172, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 907, Miss = 171, Miss_rate = 0.189, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 921, Miss = 173, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 902, Miss = 172, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[24]: Access = 938, Miss = 173, Miss_rate = 0.184, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 942, Miss = 172, Miss_rate = 0.183, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 917, Miss = 173, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 900, Miss = 172, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 932, Miss = 173, Miss_rate = 0.186, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 937, Miss = 172, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1392, Miss = 173, Miss_rate = 0.124, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 925, Miss = 171, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1809
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 107530
Req_Network_injected_packets_per_cycle =       0.2833 
Req_Network_conflicts_per_cycle =       0.0262
Req_Network_conflicts_per_cycle_util =       0.2194
Req_Bank_Level_Parallism =       2.3766
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0159
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 107530
Reply_Network_injected_packets_per_cycle =        0.2833
Reply_Network_conflicts_per_cycle =        0.0503
Reply_Network_conflicts_per_cycle_util =       0.4062
Reply_Bank_Level_Parallism =       2.2855
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 104574 (inst/sec)
gpgpu_simulation_rate = 10753 (cycle/sec)
gpgpu_silicon_slowdown = 105272x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
kernel_stream_id = 0
gpu_sim_cycle = 5684
gpu_sim_insn = 51847
gpu_ipc =       9.1216
gpu_tot_sim_cycle = 113214
gpu_tot_sim_insn = 1097596
gpu_tot_ipc =       9.6949
gpu_tot_issued_cta = 96
gpu_occupancy = 29.4337% 
gpu_tot_occupancy = 20.1167% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0999
partiton_level_parallism_total  =       0.2741
partiton_level_parallism_util =       3.6410
partiton_level_parallism_util_total  =       2.3918
L2_BW  =       3.6199 GB/Sec
L2_BW_total  =       9.9274 GB/Sec
gpu_total_sim_rate=109759

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1594, Miss = 529, Miss_rate = 0.332, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1816, Miss = 583, Miss_rate = 0.321, Pending_hits = 19, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1586, Miss = 513, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1828, Miss = 577, Miss_rate = 0.316, Pending_hits = 10, Reservation_fails = 14
	L1D_cache_core[8]: Access = 1499, Miss = 508, Miss_rate = 0.339, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2122, Miss = 629, Miss_rate = 0.296, Pending_hits = 14, Reservation_fails = 17
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 74, Reservation_fails = 438
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 368
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 339
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 282
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 55, Reservation_fails = 307
	L1D_cache_core[23]: Access = 5124, Miss = 1026, Miss_rate = 0.200, Pending_hits = 75, Reservation_fails = 298
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 80, Reservation_fails = 266
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 72, Reservation_fails = 346
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 75, Reservation_fails = 273
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 106, Reservation_fails = 309
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 85, Reservation_fails = 304
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 87, Reservation_fails = 229
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 291
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 70, Reservation_fails = 301
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 87, Reservation_fails = 283
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 130, Reservation_fails = 345
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 21752
	L1D_total_cache_miss_rate = 0.2476
	L1D_total_cache_pending_hits = 1422
	L1D_total_cache_reservation_fails = 5029
	L1D_cache_data_port_util = 0.202
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1396
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4793
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 236
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 4459264
gpgpu_n_tot_w_icount = 139352
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16865
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37627	W0_Idle:337542	W0_Scoreboard:778716	W1:35704	W2:15986	W3:11069	W4:7158	W5:5027	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:17447
single_issue_nums: WS0:36275	WS1:34623	WS2:34371	WS3:34083	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 618 
max_icnt2mem_latency = 163 
maxmrqlatency = 11 
max_icnt2sh_latency = 30 
averagemflatency = 285 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4784 	85 	88 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23857 	5224 	1946 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27591 	2899 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29299 	1418 	230 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 63.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 63.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4988/96 = 51.958332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4988
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        758       759       649       660      6582      6455    none      none      none      none      none      none      none      none      none      none  
dram[1]:        773       760       683       638      6546      6482    none      none      none      none      none      none      none      none      none      none  
dram[2]:        731       723       674       645      6396      6692    none      none      none      none      none      none      none      none      none      none  
dram[3]:        764       757       675       689      6472      6623    none      none      none      none      none      none      none      none      none      none  
dram[4]:        771       745       621       666      6586      6538    none      none      none      none      none      none      none      none      none      none  
dram[5]:        777       748       698       671      6492      6334    none      none      none      none      none      none      none      none      none      none  
dram[6]:        736       772       680       678      6851      6278    none      none      none      none      none      none      none      none      none      none  
dram[7]:        787       771       673       652      6619      6601    none      none      none      none      none      none      none      none      none      none  
dram[8]:        771       759       647       665      6412      6397    none      none      none      none      none      none      none      none      none      none  
dram[9]:        769       767       663       661      6274      6509    none      none      none      none      none      none      none      none      none      none  
dram[10]:        740       770       642       643      6047      6576    none      none      none      none      none      none      none      none      none      none  
dram[11]:        755       778       630       653      6285      6472    none      none      none      none      none      none      none      none      none      none  
dram[12]:        734       751       666       666      6275      6713    none      none      none      none      none      none      none      none      none      none  
dram[13]:        776       742       641       631      6366      6223    none      none      none      none      none      none      none      none      none      none  
dram[14]:        767       779       643       666      6403      6437    none      none      none      none      none      none      none      none      none      none  
dram[15]:        765       747       629       671     11287      7147    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        608       608       605       593       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        606       610       606       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        615       606       605       598       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        597       596       604       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       613       604       609       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        613       607       613       603       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        611       608       581       587       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        617       609       600       606       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        618       609       594       605       510       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        609       605       607       605       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        609       607       594       604       508       512         0         0         0         0         0         0         0         0         0         0
dram[11]:        616       616       605       604       506       512         0         0         0         0         0         0         0         0         0         0
dram[12]:        611       606       614       578       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        602       615       596       607       506       513         0         0         0         0         0         0         0         0         0         0
dram[14]:        612       613       605       602       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        613       612       596       605       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=4138 dram_eff=0.3016
bk0: 64a 349981i bk1: 64a 349991i bk2: 64a 350030i bk3: 64a 349991i bk4: 28a 350020i bk5: 28a 350014i bk6: 0a 350087i bk7: 0a 350087i bk8: 0a 350089i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350092i bk12: 0a 350092i bk13: 0a 350092i bk14: 0a 350093i bk15: 0a 350093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073930
Bank_Level_Parallism_Col = 1.073107
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073107 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 348623 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000608413
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=4168 dram_eff=0.2994
bk0: 64a 349989i bk1: 64a 349988i bk2: 64a 349956i bk3: 64a 349941i bk4: 28a 350039i bk5: 28a 350010i bk6: 0a 350090i bk7: 0a 350090i bk8: 0a 350090i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350091i bk12: 0a 350091i bk13: 0a 350091i bk14: 0a 350092i bk15: 0a 350093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142506
Bank_Level_Parallism_Col = 1.142151
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142151 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 348622 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000528434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=4186 dram_eff=0.2981
bk0: 64a 350001i bk1: 64a 349997i bk2: 64a 349976i bk3: 64a 349986i bk4: 28a 350024i bk5: 28a 350008i bk6: 0a 350088i bk7: 0a 350088i bk8: 0a 350089i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350092i bk12: 0a 350092i bk13: 0a 350092i bk14: 0a 350093i bk15: 0a 350093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098340
Bank_Level_Parallism_Col = 1.097686
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097686 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 348615 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000628408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=4227 dram_eff=0.2952
bk0: 64a 349956i bk1: 64a 349957i bk2: 64a 349982i bk3: 64a 349921i bk4: 28a 350036i bk5: 28a 350010i bk6: 0a 350088i bk7: 0a 350089i bk8: 0a 350089i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350092i bk12: 0a 350092i bk13: 0a 350093i bk14: 0a 350093i bk15: 0a 350093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252844
Bank_Level_Parallism_Col = 1.245235
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245235 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 348649 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000685536
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349774 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003553
n_activity=4195 dram_eff=0.2965
bk0: 64a 349991i bk1: 64a 350005i bk2: 64a 349994i bk3: 63a 349999i bk4: 28a 350023i bk5: 28a 350012i bk6: 0a 350087i bk7: 0a 350089i bk8: 0a 350090i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350091i bk12: 0a 350091i bk13: 0a 350092i bk14: 0a 350092i bk15: 0a 350094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095112
Bank_Level_Parallism_Col = 1.084993
Bank_Level_Parallism_Ready = 1.028939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084993 

BW Util details:
bwutil = 0.003553 
total_CMD = 350091 
util_bw = 1244 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 348625 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349774 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00053986
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=3954 dram_eff=0.3156
bk0: 64a 349942i bk1: 64a 350008i bk2: 64a 349982i bk3: 64a 349959i bk4: 28a 350034i bk5: 28a 350010i bk6: 0a 350089i bk7: 0a 350089i bk8: 0a 350089i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350091i bk12: 0a 350091i bk13: 0a 350092i bk14: 0a 350093i bk15: 0a 350094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108696
Bank_Level_Parallism_Col = 1.108141
Bank_Level_Parallism_Ready = 1.048077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108141 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 239 
Wasted_Row = 0 
Idle = 348604 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000491301
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349774 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003553
n_activity=4383 dram_eff=0.2838
bk0: 64a 349984i bk1: 64a 350004i bk2: 63a 350019i bk3: 64a 349995i bk4: 28a 350024i bk5: 28a 350024i bk6: 0a 350089i bk7: 0a 350089i bk8: 0a 350090i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350091i bk12: 0a 350091i bk13: 0a 350091i bk14: 0a 350092i bk15: 0a 350092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053665
Bank_Level_Parallism_Col = 1.052701
Bank_Level_Parallism_Ready = 1.019293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052701 

BW Util details:
bwutil = 0.003553 
total_CMD = 350091 
util_bw = 1244 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 348612 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349774 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000462737
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=3986 dram_eff=0.3131
bk0: 64a 349990i bk1: 64a 349978i bk2: 64a 349998i bk3: 64a 349965i bk4: 28a 350006i bk5: 28a 350015i bk6: 0a 350089i bk7: 0a 350089i bk8: 0a 350090i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350091i bk12: 0a 350091i bk13: 0a 350092i bk14: 0a 350092i bk15: 0a 350092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161746
Bank_Level_Parallism_Col = 1.152258
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152258 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 348645 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000662685
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=3851 dram_eff=0.3241
bk0: 64a 349950i bk1: 64a 349923i bk2: 64a 349905i bk3: 64a 349955i bk4: 28a 350013i bk5: 28a 350013i bk6: 0a 350088i bk7: 0a 350089i bk8: 0a 350090i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350091i bk12: 0a 350091i bk13: 0a 350091i bk14: 0a 350092i bk15: 0a 350094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219621
Bank_Level_Parallism_Col = 1.218365
Bank_Level_Parallism_Ready = 1.099359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218365 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 348622 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103687
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349774 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003553
n_activity=4145 dram_eff=0.3001
bk0: 64a 349948i bk1: 64a 349957i bk2: 63a 349986i bk3: 64a 349969i bk4: 28a 350015i bk5: 28a 350019i bk6: 0a 350088i bk7: 0a 350088i bk8: 0a 350090i bk9: 0a 350091i bk10: 0a 350092i bk11: 0a 350092i bk12: 0a 350092i bk13: 0a 350092i bk14: 0a 350093i bk15: 0a 350094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192020
Bank_Level_Parallism_Col = 1.191970
Bank_Level_Parallism_Ready = 1.057878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191970 

BW Util details:
bwutil = 0.003553 
total_CMD = 350091 
util_bw = 1244 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 348644 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349774 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000548429
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=4087 dram_eff=0.3054
bk0: 64a 349939i bk1: 64a 349918i bk2: 64a 349967i bk3: 64a 349983i bk4: 28a 350040i bk5: 28a 350013i bk6: 0a 350088i bk7: 0a 350088i bk8: 0a 350089i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350091i bk12: 0a 350092i bk13: 0a 350093i bk14: 0a 350093i bk15: 0a 350093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134857
Bank_Level_Parallism_Col = 1.133180
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133180 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 246 
Wasted_Row = 0 
Idle = 348597 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000988315
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=4133 dram_eff=0.302
bk0: 64a 349986i bk1: 64a 349978i bk2: 64a 349995i bk3: 64a 349948i bk4: 28a 350028i bk5: 28a 350006i bk6: 0a 350087i bk7: 0a 350089i bk8: 0a 350090i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350092i bk12: 0a 350092i bk13: 0a 350092i bk14: 0a 350093i bk15: 0a 350094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164962
Bank_Level_Parallism_Col = 1.164736
Bank_Level_Parallism_Ready = 1.073718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164736 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 348641 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000299922
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=4199 dram_eff=0.2972
bk0: 64a 349986i bk1: 64a 349982i bk2: 64a 350010i bk3: 64a 349978i bk4: 28a 350033i bk5: 28a 350009i bk6: 0a 350087i bk7: 0a 350088i bk8: 0a 350089i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350092i bk12: 0a 350092i bk13: 0a 350092i bk14: 0a 350092i bk15: 0a 350093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093112
Bank_Level_Parallism_Col = 1.091026
Bank_Level_Parallism_Ready = 1.022436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091026 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 348623 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000525578
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=4031 dram_eff=0.3096
bk0: 64a 349966i bk1: 64a 349915i bk2: 64a 349975i bk3: 64a 349990i bk4: 28a 350034i bk5: 28a 350028i bk6: 0a 350089i bk7: 0a 350090i bk8: 0a 350090i bk9: 0a 350091i bk10: 0a 350091i bk11: 0a 350091i bk12: 0a 350091i bk13: 0a 350092i bk14: 0a 350092i bk15: 0a 350094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140097
Bank_Level_Parallism_Col = 1.139733
Bank_Level_Parallism_Ready = 1.032051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139733 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 348607 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000819787
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349773 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003565
n_activity=4037 dram_eff=0.3091
bk0: 64a 349959i bk1: 64a 349992i bk2: 64a 349987i bk3: 64a 349926i bk4: 28a 350022i bk5: 28a 350021i bk6: 0a 350088i bk7: 0a 350088i bk8: 0a 350089i bk9: 0a 350092i bk10: 0a 350092i bk11: 0a 350092i bk12: 0a 350092i bk13: 0a 350092i bk14: 0a 350092i bk15: 0a 350092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179327
Bank_Level_Parallism_Col = 1.166458
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166458 

BW Util details:
bwutil = 0.003565 
total_CMD = 350091 
util_bw = 1248 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 348633 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349773 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000719813
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=350091 n_nop=349774 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003553
n_activity=4073 dram_eff=0.3054
bk0: 64a 349973i bk1: 64a 349984i bk2: 64a 350001i bk3: 64a 350017i bk4: 28a 350035i bk5: 27a 350027i bk6: 0a 350089i bk7: 0a 350089i bk8: 0a 350089i bk9: 0a 350090i bk10: 0a 350090i bk11: 0a 350091i bk12: 0a 350091i bk13: 0a 350093i bk14: 0a 350093i bk15: 0a 350093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111565
Bank_Level_Parallism_Col = 1.110959
Bank_Level_Parallism_Ready = 1.019293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110959 

BW Util details:
bwutil = 0.003553 
total_CMD = 350091 
util_bw = 1244 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 348653 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 350091 
n_nop = 349774 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.000905 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000365619

========= L2 cache stats =========
L2_cache_bank[0]: Access = 950, Miss = 172, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 963, Miss = 173, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 952, Miss = 173, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 967, Miss = 173, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 961, Miss = 172, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 957, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 967, Miss = 172, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 975, Miss = 172, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 172, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 973, Miss = 171, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 954, Miss = 172, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 956, Miss = 172, Miss_rate = 0.180, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 946, Miss = 172, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 990, Miss = 172, Miss_rate = 0.174, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 987, Miss = 172, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 964, Miss = 173, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 955, Miss = 173, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 936, Miss = 172, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 934, Miss = 171, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 955, Miss = 172, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 920, Miss = 171, Miss_rate = 0.186, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 935, Miss = 173, Miss_rate = 0.185, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 956, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 916, Miss = 172, Miss_rate = 0.188, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[24]: Access = 954, Miss = 173, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 955, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 931, Miss = 173, Miss_rate = 0.186, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 914, Miss = 172, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 945, Miss = 173, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 953, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1517, Miss = 173, Miss_rate = 0.114, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 940, Miss = 171, Miss_rate = 0.182, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 5510
L2_total_cache_miss_rate = 0.1776
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17310
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 113214
Req_Network_injected_packets_per_cycle =       0.2741 
Req_Network_conflicts_per_cycle =       0.0276
Req_Network_conflicts_per_cycle_util =       0.2409
Req_Bank_Level_Parallism =       2.3918
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0166
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0086

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 113214
Reply_Network_injected_packets_per_cycle =        0.2741
Reply_Network_conflicts_per_cycle =        0.0478
Reply_Network_conflicts_per_cycle_util =       0.4015
Reply_Bank_Level_Parallism =       2.3012
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0024
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0060
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 109759 (inst/sec)
gpgpu_simulation_rate = 11321 (cycle/sec)
gpgpu_silicon_slowdown = 99991x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
kernel_stream_id = 0
gpu_sim_cycle = 8601
gpu_sim_insn = 64165
gpu_ipc =       7.4602
gpu_tot_sim_cycle = 121815
gpu_tot_sim_insn = 1161761
gpu_tot_ipc =       9.5371
gpu_tot_issued_cta = 104
gpu_occupancy = 20.4657% 
gpu_tot_occupancy = 20.1433% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1564
partiton_level_parallism_total  =       0.2657
partiton_level_parallism_util =       2.4679
partiton_level_parallism_util_total  =       2.3949
L2_BW  =       5.6646 GB/Sec
L2_BW_total  =       9.6264 GB/Sec
gpu_total_sim_rate=105614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 18
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 17
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 108, Miss = 72, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 150, Miss = 89, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 171, Miss = 100, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5571, Miss = 1059, Miss_rate = 0.190, Pending_hits = 74, Reservation_fails = 438
	L1D_cache_core[19]: Access = 5130, Miss = 1037, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 368
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 339
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 282
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 55, Reservation_fails = 307
	L1D_cache_core[23]: Access = 5124, Miss = 1026, Miss_rate = 0.200, Pending_hits = 75, Reservation_fails = 298
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 80, Reservation_fails = 266
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 72, Reservation_fails = 346
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 75, Reservation_fails = 273
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 106, Reservation_fails = 309
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 85, Reservation_fails = 304
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 87, Reservation_fails = 229
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 291
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 70, Reservation_fails = 301
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 87, Reservation_fails = 283
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 130, Reservation_fails = 345
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 22987
	L1D_total_cache_miss_rate = 0.2548
	L1D_total_cache_pending_hits = 1471
	L1D_total_cache_reservation_fails = 5033
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1445
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4797
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 236
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 4955680
gpgpu_n_tot_w_icount = 154865
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45571	W0_Idle:351569	W0_Scoreboard:852363	W1:39878	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:18873
single_issue_nums: WS0:40544	WS1:38877	WS2:38062	WS3:37382	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 618 
max_icnt2mem_latency = 163 
maxmrqlatency = 11 
max_icnt2sh_latency = 30 
averagemflatency = 282 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4787 	85 	88 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25199 	5227 	1946 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28936 	2899 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30642 	1420 	230 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        791       788       675       682      6841      6689    none      none      none      none      none      none      none      none      none      none  
dram[1]:        802       811       694       664      6771      6658    none      none      none      none      none      none      none      none      none      none  
dram[2]:        775       756       707       667      6630      6943    none      none      none      none      none      none      none      none      none      none  
dram[3]:        809       794       712       703      6680      6848    none      none      none      none      none      none      none      none      none      none  
dram[4]:        801       794       647       675      6795      6755    none      none      none      none      none      none      none      none      none      none  
dram[5]:        818       763       724       690      6684      6593    none      none      none      none      none      none      none      none      none      none  
dram[6]:        784       809       706       714      7101      6454    none      none      none      none      none      none      none      none      none      none  
dram[7]:        817       811       691       667      6828      6860    none      none      none      none      none      none      none      none      none      none  
dram[8]:        819       803       666       680      6655      6572    none      none      none      none      none      none      none      none      none      none  
dram[9]:        810       808       693       683      6524      6710    none      none      none      none      none      none      none      none      none      none  
dram[10]:        792       789       675       672      6248      6776    none      none      none      none      none      none      none      none      none      none  
dram[11]:        781       812       681       668      6503      6647    none      none      none      none      none      none      none      none      none      none  
dram[12]:        764       799       674       680      6458      6904    none      none      none      none      none      none      none      none      none      none  
dram[13]:        817       754       666       656      6599      6440    none      none      none      none      none      none      none      none      none      none  
dram[14]:        797       794       668       692      6580      6679    none      none      none      none      none      none      none      none      none      none  
dram[15]:        817       769       651       696     11496      7355    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        608       608       605       593       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        606       610       606       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        615       606       605       598       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        597       596       604       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       613       604       609       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        613       607       613       603       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        611       608       581       587       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        617       609       600       606       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        618       609       594       605       510       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        609       605       607       605       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        609       607       594       604       508       512         0         0         0         0         0         0         0         0         0         0
dram[11]:        616       616       605       604       506       512         0         0         0         0         0         0         0         0         0         0
dram[12]:        611       606       614       578       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        602       615       596       607       506       513         0         0         0         0         0         0         0         0         0         0
dram[14]:        612       613       605       602       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        613       612       596       605       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4138 dram_eff=0.3016
bk0: 64a 376578i bk1: 64a 376588i bk2: 64a 376627i bk3: 64a 376588i bk4: 28a 376617i bk5: 28a 376611i bk6: 0a 376684i bk7: 0a 376684i bk8: 0a 376686i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376689i bk12: 0a 376689i bk13: 0a 376689i bk14: 0a 376690i bk15: 0a 376690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073930
Bank_Level_Parallism_Col = 1.073107
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073107 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 375220 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000565455
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4168 dram_eff=0.2994
bk0: 64a 376586i bk1: 64a 376585i bk2: 64a 376553i bk3: 64a 376538i bk4: 28a 376636i bk5: 28a 376607i bk6: 0a 376687i bk7: 0a 376687i bk8: 0a 376687i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376688i bk12: 0a 376688i bk13: 0a 376688i bk14: 0a 376689i bk15: 0a 376690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142506
Bank_Level_Parallism_Col = 1.142151
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142151 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 375219 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000491123
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4186 dram_eff=0.2981
bk0: 64a 376598i bk1: 64a 376594i bk2: 64a 376573i bk3: 64a 376583i bk4: 28a 376621i bk5: 28a 376605i bk6: 0a 376685i bk7: 0a 376685i bk8: 0a 376686i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376689i bk12: 0a 376689i bk13: 0a 376689i bk14: 0a 376690i bk15: 0a 376690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098340
Bank_Level_Parallism_Col = 1.097686
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097686 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 375212 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000584038
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4227 dram_eff=0.2952
bk0: 64a 376553i bk1: 64a 376554i bk2: 64a 376579i bk3: 64a 376518i bk4: 28a 376633i bk5: 28a 376607i bk6: 0a 376685i bk7: 0a 376686i bk8: 0a 376686i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376689i bk12: 0a 376689i bk13: 0a 376690i bk14: 0a 376690i bk15: 0a 376690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252844
Bank_Level_Parallism_Col = 1.245235
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245235 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 375246 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000637132
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4217 dram_eff=0.2959
bk0: 64a 376588i bk1: 64a 376602i bk2: 64a 376591i bk3: 64a 376596i bk4: 28a 376620i bk5: 28a 376609i bk6: 0a 376684i bk7: 0a 376686i bk8: 0a 376687i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376688i bk12: 0a 376688i bk13: 0a 376689i bk14: 0a 376689i bk15: 0a 376691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094987
Bank_Level_Parallism_Col = 1.084881
Bank_Level_Parallism_Ready = 1.028846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084881 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 375218 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000501741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=3954 dram_eff=0.3156
bk0: 64a 376539i bk1: 64a 376605i bk2: 64a 376579i bk3: 64a 376556i bk4: 28a 376631i bk5: 28a 376607i bk6: 0a 376686i bk7: 0a 376686i bk8: 0a 376686i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376688i bk12: 0a 376688i bk13: 0a 376689i bk14: 0a 376690i bk15: 0a 376691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108696
Bank_Level_Parallism_Col = 1.108141
Bank_Level_Parallism_Ready = 1.048077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108141 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 239 
Wasted_Row = 0 
Idle = 375201 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456611
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4405 dram_eff=0.2833
bk0: 64a 376581i bk1: 64a 376601i bk2: 64a 376616i bk3: 64a 376592i bk4: 28a 376621i bk5: 28a 376621i bk6: 0a 376686i bk7: 0a 376686i bk8: 0a 376687i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376688i bk12: 0a 376688i bk13: 0a 376688i bk14: 0a 376689i bk15: 0a 376689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053595
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 375205 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000430064
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=3986 dram_eff=0.3131
bk0: 64a 376587i bk1: 64a 376575i bk2: 64a 376595i bk3: 64a 376562i bk4: 28a 376603i bk5: 28a 376612i bk6: 0a 376686i bk7: 0a 376686i bk8: 0a 376687i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376688i bk12: 0a 376688i bk13: 0a 376689i bk14: 0a 376689i bk15: 0a 376689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161746
Bank_Level_Parallism_Col = 1.152258
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152258 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 375242 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000615894
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=3851 dram_eff=0.3241
bk0: 64a 376547i bk1: 64a 376520i bk2: 64a 376502i bk3: 64a 376552i bk4: 28a 376610i bk5: 28a 376610i bk6: 0a 376685i bk7: 0a 376686i bk8: 0a 376687i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376688i bk12: 0a 376688i bk13: 0a 376688i bk14: 0a 376689i bk15: 0a 376691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219621
Bank_Level_Parallism_Col = 1.218365
Bank_Level_Parallism_Ready = 1.099359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218365 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 375219 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000963662
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4167 dram_eff=0.2995
bk0: 64a 376545i bk1: 64a 376554i bk2: 64a 376583i bk3: 64a 376566i bk4: 28a 376612i bk5: 28a 376616i bk6: 0a 376685i bk7: 0a 376685i bk8: 0a 376687i bk9: 0a 376688i bk10: 0a 376689i bk11: 0a 376689i bk12: 0a 376689i bk13: 0a 376689i bk14: 0a 376690i bk15: 0a 376691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191781
Bank_Level_Parallism_Col = 1.191729
Bank_Level_Parallism_Ready = 1.057692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191729 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 375237 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000509706
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4087 dram_eff=0.3054
bk0: 64a 376536i bk1: 64a 376515i bk2: 64a 376564i bk3: 64a 376580i bk4: 28a 376637i bk5: 28a 376610i bk6: 0a 376685i bk7: 0a 376685i bk8: 0a 376686i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376688i bk12: 0a 376689i bk13: 0a 376690i bk14: 0a 376690i bk15: 0a 376690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134857
Bank_Level_Parallism_Col = 1.133180
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133180 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 246 
Wasted_Row = 0 
Idle = 375194 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000918532
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4133 dram_eff=0.302
bk0: 64a 376583i bk1: 64a 376575i bk2: 64a 376592i bk3: 64a 376545i bk4: 28a 376625i bk5: 28a 376603i bk6: 0a 376684i bk7: 0a 376686i bk8: 0a 376687i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376689i bk12: 0a 376689i bk13: 0a 376689i bk14: 0a 376690i bk15: 0a 376691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164962
Bank_Level_Parallism_Col = 1.164736
Bank_Level_Parallism_Ready = 1.073718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164736 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 375238 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278745
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4199 dram_eff=0.2972
bk0: 64a 376583i bk1: 64a 376579i bk2: 64a 376607i bk3: 64a 376575i bk4: 28a 376630i bk5: 28a 376606i bk6: 0a 376684i bk7: 0a 376685i bk8: 0a 376686i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376689i bk12: 0a 376689i bk13: 0a 376689i bk14: 0a 376689i bk15: 0a 376690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093112
Bank_Level_Parallism_Col = 1.091026
Bank_Level_Parallism_Ready = 1.022436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091026 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 375220 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000488468
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4031 dram_eff=0.3096
bk0: 64a 376563i bk1: 64a 376512i bk2: 64a 376572i bk3: 64a 376587i bk4: 28a 376631i bk5: 28a 376625i bk6: 0a 376686i bk7: 0a 376687i bk8: 0a 376687i bk9: 0a 376688i bk10: 0a 376688i bk11: 0a 376688i bk12: 0a 376688i bk13: 0a 376689i bk14: 0a 376689i bk15: 0a 376691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140097
Bank_Level_Parallism_Col = 1.139733
Bank_Level_Parallism_Ready = 1.032051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139733 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 375204 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000761904
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376370 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003313
n_activity=4037 dram_eff=0.3091
bk0: 64a 376556i bk1: 64a 376589i bk2: 64a 376584i bk3: 64a 376523i bk4: 28a 376619i bk5: 28a 376618i bk6: 0a 376685i bk7: 0a 376685i bk8: 0a 376686i bk9: 0a 376689i bk10: 0a 376689i bk11: 0a 376689i bk12: 0a 376689i bk13: 0a 376689i bk14: 0a 376689i bk15: 0a 376689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179327
Bank_Level_Parallism_Col = 1.166458
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166458 

BW Util details:
bwutil = 0.003313 
total_CMD = 376688 
util_bw = 1248 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 375230 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376370 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000828 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000668989
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=376688 n_nop=376371 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003302
n_activity=4073 dram_eff=0.3054
bk0: 64a 376570i bk1: 64a 376581i bk2: 64a 376598i bk3: 64a 376614i bk4: 28a 376632i bk5: 27a 376624i bk6: 0a 376686i bk7: 0a 376686i bk8: 0a 376686i bk9: 0a 376687i bk10: 0a 376687i bk11: 0a 376688i bk12: 0a 376688i bk13: 0a 376690i bk14: 0a 376690i bk15: 0a 376690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111565
Bank_Level_Parallism_Col = 1.110959
Bank_Level_Parallism_Ready = 1.019293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110959 

BW Util details:
bwutil = 0.003302 
total_CMD = 376688 
util_bw = 1244 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 375250 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 376688 
n_nop = 376371 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000826 
Either_Row_CoL_Bus_Util = 0.000842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000339804

========= L2 cache stats =========
L2_cache_bank[0]: Access = 991, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 994, Miss = 173, Miss_rate = 0.174, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1005, Miss = 173, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1002, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1020, Miss = 172, Miss_rate = 0.169, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 987, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1018, Miss = 172, Miss_rate = 0.169, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 993, Miss = 172, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 998, Miss = 172, Miss_rate = 0.172, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1034, Miss = 173, Miss_rate = 0.167, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 1028, Miss = 172, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1007, Miss = 173, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 1001, Miss = 173, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 974, Miss = 172, Miss_rate = 0.177, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 985, Miss = 172, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 996, Miss = 172, Miss_rate = 0.173, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 967, Miss = 171, Miss_rate = 0.177, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 972, Miss = 173, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 954, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[24]: Access = 993, Miss = 173, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 988, Miss = 172, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 974, Miss = 173, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 953, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 977, Miss = 173, Miss_rate = 0.177, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1560, Miss = 173, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 979, Miss = 171, Miss_rate = 0.175, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1703
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 121815
Req_Network_injected_packets_per_cycle =       0.2657 
Req_Network_conflicts_per_cycle =       0.0260
Req_Network_conflicts_per_cycle_util =       0.2346
Req_Bank_Level_Parallism =       2.3949
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0083

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 121815
Reply_Network_injected_packets_per_cycle =        0.2657
Reply_Network_conflicts_per_cycle =        0.0445
Reply_Network_conflicts_per_cycle_util =       0.3861
Reply_Bank_Level_Parallism =       2.3075
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0023
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0058
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 105614 (inst/sec)
gpgpu_simulation_rate = 11074 (cycle/sec)
gpgpu_silicon_slowdown = 102221x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
kernel_stream_id = 0
gpu_sim_cycle = 5575
gpu_sim_insn = 49174
gpu_ipc =       8.8204
gpu_tot_sim_cycle = 127390
gpu_tot_sim_insn = 1210935
gpu_tot_ipc =       9.5057
gpu_tot_issued_cta = 112
gpu_occupancy = 27.6491% 
gpu_tot_occupancy = 20.2093% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0244
partiton_level_parallism_total  =       0.2552
partiton_level_parallism_util =       5.0370
partiton_level_parallism_util_total  =       2.4002
L2_BW  =       0.8837 GB/Sec
L2_BW_total  =       9.2438 GB/Sec
gpu_total_sim_rate=110085

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 18
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 17
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1075, Miss_rate = 0.192, Pending_hits = 74, Reservation_fails = 438
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 64, Reservation_fails = 368
	L1D_cache_core[20]: Access = 5659, Miss = 1094, Miss_rate = 0.193, Pending_hits = 72, Reservation_fails = 339
	L1D_cache_core[21]: Access = 4840, Miss = 976, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 282
	L1D_cache_core[22]: Access = 4995, Miss = 1001, Miss_rate = 0.200, Pending_hits = 55, Reservation_fails = 307
	L1D_cache_core[23]: Access = 5124, Miss = 1026, Miss_rate = 0.200, Pending_hits = 75, Reservation_fails = 298
	L1D_cache_core[24]: Access = 4681, Miss = 969, Miss_rate = 0.207, Pending_hits = 80, Reservation_fails = 266
	L1D_cache_core[25]: Access = 4852, Miss = 997, Miss_rate = 0.205, Pending_hits = 72, Reservation_fails = 346
	L1D_cache_core[26]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 116, Miss = 76, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 75, Reservation_fails = 273
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 106, Reservation_fails = 309
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 85, Reservation_fails = 304
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 87, Reservation_fails = 229
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 291
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 70, Reservation_fails = 301
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 87, Reservation_fails = 283
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 130, Reservation_fails = 345
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 23121
	L1D_total_cache_miss_rate = 0.2559
	L1D_total_cache_pending_hits = 1471
	L1D_total_cache_reservation_fails = 5033
	L1D_cache_data_port_util = 0.188
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1445
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4797
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 236
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5009696
gpgpu_n_tot_w_icount = 156553
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46207	W0_Idle:353815	W0_Scoreboard:860237	W1:39902	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:20407
single_issue_nums: WS0:40960	WS1:39305	WS2:38490	WS3:37798	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 618 
max_icnt2mem_latency = 163 
maxmrqlatency = 11 
max_icnt2sh_latency = 30 
averagemflatency = 282 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4787 	85 	88 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25335 	5227 	1946 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29072 	2899 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30778 	1420 	230 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        791       788       675       682      6875      6730    none      none      none      none      none      none      none      none      none      none  
dram[1]:        802       811       694       664      6821      6691    none      none      none      none      none      none      none      none      none      none  
dram[2]:        775       756       707       667      6663      6993    none      none      none      none      none      none      none      none      none      none  
dram[3]:        809       794       712       703      6722      6881    none      none      none      none      none      none      none      none      none      none  
dram[4]:        801       794       647       675      6828      6788    none      none      none      none      none      none      none      none      none      none  
dram[5]:        818       763       724       690      6717      6626    none      none      none      none      none      none      none      none      none      none  
dram[6]:        784       809       706       714      7135      6488    none      none      none      none      none      none      none      none      none      none  
dram[7]:        817       811       691       667      6861      6893    none      none      none      none      none      none      none      none      none      none  
dram[8]:        819       803       666       680      6688      6606    none      none      none      none      none      none      none      none      none      none  
dram[9]:        810       808       693       683      6557      6743    none      none      none      none      none      none      none      none      none      none  
dram[10]:        792       789       675       672      6281      6810    none      none      none      none      none      none      none      none      none      none  
dram[11]:        781       812       681       668      6536      6680    none      none      none      none      none      none      none      none      none      none  
dram[12]:        764       799       674       680      6492      6938    none      none      none      none      none      none      none      none      none      none  
dram[13]:        817       754       666       656      6633      6473    none      none      none      none      none      none      none      none      none      none  
dram[14]:        797       794       668       692      6613      6712    none      none      none      none      none      none      none      none      none      none  
dram[15]:        817       769       651       696     11546      7389    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        608       608       605       593       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        606       610       606       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        615       606       605       598       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        597       596       604       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       613       604       609       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        613       607       613       603       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        611       608       581       587       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        617       609       600       606       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        618       609       594       605       510       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        609       605       607       605       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        609       607       594       604       508       512         0         0         0         0         0         0         0         0         0         0
dram[11]:        616       616       605       604       506       512         0         0         0         0         0         0         0         0         0         0
dram[12]:        611       606       614       578       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        602       615       596       607       506       513         0         0         0         0         0         0         0         0         0         0
dram[14]:        612       613       605       602       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        613       612       596       605       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4138 dram_eff=0.3016
bk0: 64a 393817i bk1: 64a 393827i bk2: 64a 393866i bk3: 64a 393827i bk4: 28a 393856i bk5: 28a 393850i bk6: 0a 393923i bk7: 0a 393923i bk8: 0a 393925i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393928i bk12: 0a 393928i bk13: 0a 393928i bk14: 0a 393929i bk15: 0a 393929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073930
Bank_Level_Parallism_Col = 1.073107
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073107 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 392459 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000540709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4168 dram_eff=0.2994
bk0: 64a 393825i bk1: 64a 393824i bk2: 64a 393792i bk3: 64a 393777i bk4: 28a 393875i bk5: 28a 393846i bk6: 0a 393926i bk7: 0a 393926i bk8: 0a 393926i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393927i bk12: 0a 393927i bk13: 0a 393927i bk14: 0a 393928i bk15: 0a 393929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142506
Bank_Level_Parallism_Col = 1.142151
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142151 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 392458 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00046963
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4186 dram_eff=0.2981
bk0: 64a 393837i bk1: 64a 393833i bk2: 64a 393812i bk3: 64a 393822i bk4: 28a 393860i bk5: 28a 393844i bk6: 0a 393924i bk7: 0a 393924i bk8: 0a 393925i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393928i bk12: 0a 393928i bk13: 0a 393928i bk14: 0a 393929i bk15: 0a 393929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098340
Bank_Level_Parallism_Col = 1.097686
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097686 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 392451 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000558479
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4227 dram_eff=0.2952
bk0: 64a 393792i bk1: 64a 393793i bk2: 64a 393818i bk3: 64a 393757i bk4: 28a 393872i bk5: 28a 393846i bk6: 0a 393924i bk7: 0a 393925i bk8: 0a 393925i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393928i bk12: 0a 393928i bk13: 0a 393929i bk14: 0a 393929i bk15: 0a 393929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252844
Bank_Level_Parallism_Col = 1.245235
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245235 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 392485 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00060925
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4217 dram_eff=0.2959
bk0: 64a 393827i bk1: 64a 393841i bk2: 64a 393830i bk3: 64a 393835i bk4: 28a 393859i bk5: 28a 393848i bk6: 0a 393923i bk7: 0a 393925i bk8: 0a 393926i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393927i bk12: 0a 393927i bk13: 0a 393928i bk14: 0a 393928i bk15: 0a 393930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094987
Bank_Level_Parallism_Col = 1.084881
Bank_Level_Parallism_Ready = 1.028846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084881 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 392457 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000479784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=3954 dram_eff=0.3156
bk0: 64a 393778i bk1: 64a 393844i bk2: 64a 393818i bk3: 64a 393795i bk4: 28a 393870i bk5: 28a 393846i bk6: 0a 393925i bk7: 0a 393925i bk8: 0a 393925i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393927i bk12: 0a 393927i bk13: 0a 393928i bk14: 0a 393929i bk15: 0a 393930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108696
Bank_Level_Parallism_Col = 1.108141
Bank_Level_Parallism_Ready = 1.048077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108141 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 239 
Wasted_Row = 0 
Idle = 392440 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000436629
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4405 dram_eff=0.2833
bk0: 64a 393820i bk1: 64a 393840i bk2: 64a 393855i bk3: 64a 393831i bk4: 28a 393860i bk5: 28a 393860i bk6: 0a 393925i bk7: 0a 393925i bk8: 0a 393926i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393927i bk12: 0a 393927i bk13: 0a 393927i bk14: 0a 393928i bk15: 0a 393928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053595
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 392444 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000411244
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=3986 dram_eff=0.3131
bk0: 64a 393826i bk1: 64a 393814i bk2: 64a 393834i bk3: 64a 393801i bk4: 28a 393842i bk5: 28a 393851i bk6: 0a 393925i bk7: 0a 393925i bk8: 0a 393926i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393927i bk12: 0a 393927i bk13: 0a 393928i bk14: 0a 393928i bk15: 0a 393928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161746
Bank_Level_Parallism_Col = 1.152258
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152258 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 392481 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000588942
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=3851 dram_eff=0.3241
bk0: 64a 393786i bk1: 64a 393759i bk2: 64a 393741i bk3: 64a 393791i bk4: 28a 393849i bk5: 28a 393849i bk6: 0a 393924i bk7: 0a 393925i bk8: 0a 393926i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393927i bk12: 0a 393927i bk13: 0a 393927i bk14: 0a 393928i bk15: 0a 393930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219621
Bank_Level_Parallism_Col = 1.218365
Bank_Level_Parallism_Ready = 1.099359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218365 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 392458 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000921491
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4167 dram_eff=0.2995
bk0: 64a 393784i bk1: 64a 393793i bk2: 64a 393822i bk3: 64a 393805i bk4: 28a 393851i bk5: 28a 393855i bk6: 0a 393924i bk7: 0a 393924i bk8: 0a 393926i bk9: 0a 393927i bk10: 0a 393928i bk11: 0a 393928i bk12: 0a 393928i bk13: 0a 393928i bk14: 0a 393929i bk15: 0a 393930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191781
Bank_Level_Parallism_Col = 1.191729
Bank_Level_Parallism_Ready = 1.057692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191729 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 392476 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0004874
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4087 dram_eff=0.3054
bk0: 64a 393775i bk1: 64a 393754i bk2: 64a 393803i bk3: 64a 393819i bk4: 28a 393876i bk5: 28a 393849i bk6: 0a 393924i bk7: 0a 393924i bk8: 0a 393925i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393927i bk12: 0a 393928i bk13: 0a 393929i bk14: 0a 393929i bk15: 0a 393929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134857
Bank_Level_Parallism_Col = 1.133180
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133180 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 246 
Wasted_Row = 0 
Idle = 392433 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000878335
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4133 dram_eff=0.302
bk0: 64a 393822i bk1: 64a 393814i bk2: 64a 393831i bk3: 64a 393784i bk4: 28a 393864i bk5: 28a 393842i bk6: 0a 393923i bk7: 0a 393925i bk8: 0a 393926i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393928i bk12: 0a 393928i bk13: 0a 393928i bk14: 0a 393929i bk15: 0a 393930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164962
Bank_Level_Parallism_Col = 1.164736
Bank_Level_Parallism_Ready = 1.073718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164736 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 392477 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000266547
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4199 dram_eff=0.2972
bk0: 64a 393822i bk1: 64a 393818i bk2: 64a 393846i bk3: 64a 393814i bk4: 28a 393869i bk5: 28a 393845i bk6: 0a 393923i bk7: 0a 393924i bk8: 0a 393925i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393928i bk12: 0a 393928i bk13: 0a 393928i bk14: 0a 393928i bk15: 0a 393929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093112
Bank_Level_Parallism_Col = 1.091026
Bank_Level_Parallism_Ready = 1.022436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091026 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 392459 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000467092
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4031 dram_eff=0.3096
bk0: 64a 393802i bk1: 64a 393751i bk2: 64a 393811i bk3: 64a 393826i bk4: 28a 393870i bk5: 28a 393864i bk6: 0a 393925i bk7: 0a 393926i bk8: 0a 393926i bk9: 0a 393927i bk10: 0a 393927i bk11: 0a 393927i bk12: 0a 393927i bk13: 0a 393928i bk14: 0a 393928i bk15: 0a 393930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140097
Bank_Level_Parallism_Col = 1.139733
Bank_Level_Parallism_Ready = 1.032051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139733 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 392443 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000728561
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393609 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003168
n_activity=4037 dram_eff=0.3091
bk0: 64a 393795i bk1: 64a 393828i bk2: 64a 393823i bk3: 64a 393762i bk4: 28a 393858i bk5: 28a 393857i bk6: 0a 393924i bk7: 0a 393924i bk8: 0a 393925i bk9: 0a 393928i bk10: 0a 393928i bk11: 0a 393928i bk12: 0a 393928i bk13: 0a 393928i bk14: 0a 393928i bk15: 0a 393928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179327
Bank_Level_Parallism_Col = 1.166458
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166458 

BW Util details:
bwutil = 0.003168 
total_CMD = 393927 
util_bw = 1248 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 392469 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393609 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000639712
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=393927 n_nop=393610 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003158
n_activity=4073 dram_eff=0.3054
bk0: 64a 393809i bk1: 64a 393820i bk2: 64a 393837i bk3: 64a 393853i bk4: 28a 393871i bk5: 27a 393863i bk6: 0a 393925i bk7: 0a 393925i bk8: 0a 393925i bk9: 0a 393926i bk10: 0a 393926i bk11: 0a 393927i bk12: 0a 393927i bk13: 0a 393929i bk14: 0a 393929i bk15: 0a 393929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111565
Bank_Level_Parallism_Col = 1.110959
Bank_Level_Parallism_Ready = 1.019293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110959 

BW Util details:
bwutil = 0.003158 
total_CMD = 393927 
util_bw = 1244 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 392489 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393927 
n_nop = 393610 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000789 
Either_Row_CoL_Bus_Util = 0.000805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000324933

========= L2 cache stats =========
L2_cache_bank[0]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 1016, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 998, Miss = 173, Miss_rate = 0.173, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 172, Miss_rate = 0.169, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1006, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1015, Miss = 172, Miss_rate = 0.169, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1024, Miss = 172, Miss_rate = 0.168, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 991, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1022, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1002, Miss = 172, Miss_rate = 0.172, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1038, Miss = 173, Miss_rate = 0.167, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 1032, Miss = 172, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1011, Miss = 173, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 1005, Miss = 173, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 978, Miss = 172, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 989, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 1000, Miss = 172, Miss_rate = 0.172, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 971, Miss = 171, Miss_rate = 0.176, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 976, Miss = 173, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 1003, Miss = 172, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 958, Miss = 172, Miss_rate = 0.180, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[24]: Access = 997, Miss = 173, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 992, Miss = 172, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 978, Miss = 173, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 957, Miss = 172, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 981, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 1001, Miss = 172, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1566, Miss = 173, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 983, Miss = 171, Miss_rate = 0.174, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1696
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9488
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 127390
Req_Network_injected_packets_per_cycle =       0.2552 
Req_Network_conflicts_per_cycle =       0.0249
Req_Network_conflicts_per_cycle_util =       0.2341
Req_Bank_Level_Parallism =       2.4002
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0149
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 127390
Reply_Network_injected_packets_per_cycle =        0.2552
Reply_Network_conflicts_per_cycle =        0.0425
Reply_Network_conflicts_per_cycle_util =       0.3853
Reply_Bank_Level_Parallism =       2.3127
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0022
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 110085 (inst/sec)
gpgpu_simulation_rate = 11580 (cycle/sec)
gpgpu_silicon_slowdown = 97754x
launching memcpy command : MemcpyHtoD,0x00007f5dcae27000,1
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 22
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
kernel_stream_id = 0
gpu_sim_cycle = 6491
gpu_sim_insn = 49218
gpu_ipc =       7.5825
gpu_tot_sim_cycle = 133881
gpu_tot_sim_insn = 1260153
gpu_tot_ipc =       9.4125
gpu_tot_issued_cta = 120
gpu_occupancy = 19.2404% 
gpu_tot_occupancy = 20.1967% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0211
partiton_level_parallism_total  =       0.2438
partiton_level_parallism_util =       4.7241
partiton_level_parallism_util_total  =       2.4051
L2_BW  =       0.7645 GB/Sec
L2_BW_total  =       8.8327 GB/Sec
gpu_total_sim_rate=114559

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 18
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 17
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1075, Miss_rate = 0.192, Pending_hits = 74, Reservation_fails = 438
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 64, Reservation_fails = 368
	L1D_cache_core[20]: Access = 5675, Miss = 1110, Miss_rate = 0.196, Pending_hits = 72, Reservation_fails = 339
	L1D_cache_core[21]: Access = 4856, Miss = 992, Miss_rate = 0.204, Pending_hits = 79, Reservation_fails = 282
	L1D_cache_core[22]: Access = 5011, Miss = 1017, Miss_rate = 0.203, Pending_hits = 55, Reservation_fails = 307
	L1D_cache_core[23]: Access = 5140, Miss = 1042, Miss_rate = 0.203, Pending_hits = 75, Reservation_fails = 298
	L1D_cache_core[24]: Access = 4702, Miss = 988, Miss_rate = 0.210, Pending_hits = 80, Reservation_fails = 266
	L1D_cache_core[25]: Access = 4875, Miss = 1017, Miss_rate = 0.209, Pending_hits = 72, Reservation_fails = 346
	L1D_cache_core[26]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 74, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 132, Miss = 84, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124, Miss = 80, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 283, Miss = 152, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 517, Miss = 251, Miss_rate = 0.485, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3621, Miss = 879, Miss_rate = 0.243, Pending_hits = 75, Reservation_fails = 273
	L1D_cache_core[35]: Access = 3666, Miss = 902, Miss_rate = 0.246, Pending_hits = 106, Reservation_fails = 309
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 85, Reservation_fails = 304
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 87, Reservation_fails = 229
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 291
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 70, Reservation_fails = 301
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 87, Reservation_fails = 283
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 130, Reservation_fails = 345
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 23256
	L1D_total_cache_miss_rate = 0.2570
	L1D_total_cache_pending_hits = 1471
	L1D_total_cache_reservation_fails = 5033
	L1D_cache_data_port_util = 0.186
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1445
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4797
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 236
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5066304
gpgpu_n_tot_w_icount = 158322
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46845	W0_Idle:360117	W0_Scoreboard:870025	W1:39970	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:21941
single_issue_nums: WS0:41376	WS1:39761	WS2:38971	WS3:38214	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 618 
max_icnt2mem_latency = 163 
maxmrqlatency = 11 
max_icnt2sh_latency = 30 
averagemflatency = 282 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4787 	85 	88 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25472 	5227 	1946 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29209 	2899 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30915 	1420 	230 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        791       788       675       682      6908      6763    none      none      none      none      none      none      none      none      none      none  
dram[1]:        802       811       694       664      6871      6724    none      none      none      none      none      none      none      none      none      none  
dram[2]:        775       756       707       667      6696      7034    none      none      none      none      none      none      none      none      none      none  
dram[3]:        809       794       712       703      6755      6914    none      none      none      none      none      none      none      none      none      none  
dram[4]:        801       794       647       675      6862      6821    none      none      none      none      none      none      none      none      none      none  
dram[5]:        818       763       724       690      6751      6659    none      none      none      none      none      none      none      none      none      none  
dram[6]:        784       813       706       714      7168      6529    none      none      none      none      none      none      none      none      none      none  
dram[7]:        817       811       691       667      6894      6927    none      none      none      none      none      none      none      none      none      none  
dram[8]:        819       803       666       680      6721      6639    none      none      none      none      none      none      none      none      none      none  
dram[9]:        814       808       693       683      6591      6776    none      none      none      none      none      none      none      none      none      none  
dram[10]:        792       789       675       672      6314      6843    none      none      none      none      none      none      none      none      none      none  
dram[11]:        781       812       681       668      6569      6714    none      none      none      none      none      none      none      none      none      none  
dram[12]:        764       799       674       680      6533      6971    none      none      none      none      none      none      none      none      none      none  
dram[13]:        817       754       670       660      6666      6507    none      none      none      none      none      none      none      none      none      none  
dram[14]:        797       794       668       692      6646      6745    none      none      none      none      none      none      none      none      none      none  
dram[15]:        817       769       651       696     11579      7424    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        608       608       605       593       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        606       610       606       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        615       606       605       598       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        597       596       604       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       613       604       609       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        613       607       613       603       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        611       608       581       587       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        617       609       600       606       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        618       609       594       605       510       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        609       605       607       605       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        609       607       594       604       508       512         0         0         0         0         0         0         0         0         0         0
dram[11]:        616       616       605       604       506       512         0         0         0         0         0         0         0         0         0         0
dram[12]:        611       606       614       578       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        602       615       596       607       506       513         0         0         0         0         0         0         0         0         0         0
dram[14]:        612       613       605       602       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        613       612       596       605       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4138 dram_eff=0.3016
bk0: 64a 413890i bk1: 64a 413900i bk2: 64a 413939i bk3: 64a 413900i bk4: 28a 413929i bk5: 28a 413923i bk6: 0a 413996i bk7: 0a 413996i bk8: 0a 413998i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414001i bk12: 0a 414001i bk13: 0a 414001i bk14: 0a 414002i bk15: 0a 414002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073930
Bank_Level_Parallism_Col = 1.073107
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073107 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 412532 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000514493
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4168 dram_eff=0.2994
bk0: 64a 413898i bk1: 64a 413897i bk2: 64a 413865i bk3: 64a 413850i bk4: 28a 413948i bk5: 28a 413919i bk6: 0a 413999i bk7: 0a 413999i bk8: 0a 413999i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414000i bk12: 0a 414000i bk13: 0a 414000i bk14: 0a 414001i bk15: 0a 414002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142506
Bank_Level_Parallism_Col = 1.142151
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142151 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 412531 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00044686
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4186 dram_eff=0.2981
bk0: 64a 413910i bk1: 64a 413906i bk2: 64a 413885i bk3: 64a 413895i bk4: 28a 413933i bk5: 28a 413917i bk6: 0a 413997i bk7: 0a 413997i bk8: 0a 413998i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414001i bk12: 0a 414001i bk13: 0a 414001i bk14: 0a 414002i bk15: 0a 414002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098340
Bank_Level_Parallism_Col = 1.097686
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097686 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 412524 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000531401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4227 dram_eff=0.2952
bk0: 64a 413865i bk1: 64a 413866i bk2: 64a 413891i bk3: 64a 413830i bk4: 28a 413945i bk5: 28a 413919i bk6: 0a 413997i bk7: 0a 413998i bk8: 0a 413998i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414001i bk12: 0a 414001i bk13: 0a 414002i bk14: 0a 414002i bk15: 0a 414002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252844
Bank_Level_Parallism_Col = 1.245235
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245235 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 412558 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00057971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4217 dram_eff=0.2959
bk0: 64a 413900i bk1: 64a 413914i bk2: 64a 413903i bk3: 64a 413908i bk4: 28a 413932i bk5: 28a 413921i bk6: 0a 413996i bk7: 0a 413998i bk8: 0a 413999i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414000i bk12: 0a 414000i bk13: 0a 414001i bk14: 0a 414001i bk15: 0a 414003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094987
Bank_Level_Parallism_Col = 1.084881
Bank_Level_Parallism_Ready = 1.028846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084881 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 412530 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456522
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=3954 dram_eff=0.3156
bk0: 64a 413851i bk1: 64a 413917i bk2: 64a 413891i bk3: 64a 413868i bk4: 28a 413943i bk5: 28a 413919i bk6: 0a 413998i bk7: 0a 413998i bk8: 0a 413998i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414000i bk12: 0a 414000i bk13: 0a 414001i bk14: 0a 414002i bk15: 0a 414003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108696
Bank_Level_Parallism_Col = 1.108141
Bank_Level_Parallism_Ready = 1.048077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108141 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 239 
Wasted_Row = 0 
Idle = 412513 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000415459
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4405 dram_eff=0.2833
bk0: 64a 413893i bk1: 64a 413913i bk2: 64a 413928i bk3: 64a 413904i bk4: 28a 413933i bk5: 28a 413933i bk6: 0a 413998i bk7: 0a 413998i bk8: 0a 413999i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414000i bk12: 0a 414000i bk13: 0a 414000i bk14: 0a 414001i bk15: 0a 414001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053595
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 412517 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000391304
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=3986 dram_eff=0.3131
bk0: 64a 413899i bk1: 64a 413887i bk2: 64a 413907i bk3: 64a 413874i bk4: 28a 413915i bk5: 28a 413924i bk6: 0a 413998i bk7: 0a 413998i bk8: 0a 413999i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414000i bk12: 0a 414000i bk13: 0a 414001i bk14: 0a 414001i bk15: 0a 414001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161746
Bank_Level_Parallism_Col = 1.152258
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152258 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 412554 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000560386
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=3851 dram_eff=0.3241
bk0: 64a 413859i bk1: 64a 413832i bk2: 64a 413814i bk3: 64a 413864i bk4: 28a 413922i bk5: 28a 413922i bk6: 0a 413997i bk7: 0a 413998i bk8: 0a 413999i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414000i bk12: 0a 414000i bk13: 0a 414000i bk14: 0a 414001i bk15: 0a 414003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219621
Bank_Level_Parallism_Col = 1.218365
Bank_Level_Parallism_Ready = 1.099359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218365 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 412531 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000876812
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4167 dram_eff=0.2995
bk0: 64a 413857i bk1: 64a 413866i bk2: 64a 413895i bk3: 64a 413878i bk4: 28a 413924i bk5: 28a 413928i bk6: 0a 413997i bk7: 0a 413997i bk8: 0a 413999i bk9: 0a 414000i bk10: 0a 414001i bk11: 0a 414001i bk12: 0a 414001i bk13: 0a 414001i bk14: 0a 414002i bk15: 0a 414003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191781
Bank_Level_Parallism_Col = 1.191729
Bank_Level_Parallism_Ready = 1.057692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191729 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 412549 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000463768
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4087 dram_eff=0.3054
bk0: 64a 413848i bk1: 64a 413827i bk2: 64a 413876i bk3: 64a 413892i bk4: 28a 413949i bk5: 28a 413922i bk6: 0a 413997i bk7: 0a 413997i bk8: 0a 413998i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414000i bk12: 0a 414001i bk13: 0a 414002i bk14: 0a 414002i bk15: 0a 414002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134857
Bank_Level_Parallism_Col = 1.133180
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133180 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 246 
Wasted_Row = 0 
Idle = 412506 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000835749
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4133 dram_eff=0.302
bk0: 64a 413895i bk1: 64a 413887i bk2: 64a 413904i bk3: 64a 413857i bk4: 28a 413937i bk5: 28a 413915i bk6: 0a 413996i bk7: 0a 413998i bk8: 0a 413999i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414001i bk12: 0a 414001i bk13: 0a 414001i bk14: 0a 414002i bk15: 0a 414003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164962
Bank_Level_Parallism_Col = 1.164736
Bank_Level_Parallism_Ready = 1.073718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164736 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 412550 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000253623
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4199 dram_eff=0.2972
bk0: 64a 413895i bk1: 64a 413891i bk2: 64a 413919i bk3: 64a 413887i bk4: 28a 413942i bk5: 28a 413918i bk6: 0a 413996i bk7: 0a 413997i bk8: 0a 413998i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414001i bk12: 0a 414001i bk13: 0a 414001i bk14: 0a 414001i bk15: 0a 414002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093112
Bank_Level_Parallism_Col = 1.091026
Bank_Level_Parallism_Ready = 1.022436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091026 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 412532 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000444444
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4031 dram_eff=0.3096
bk0: 64a 413875i bk1: 64a 413824i bk2: 64a 413884i bk3: 64a 413899i bk4: 28a 413943i bk5: 28a 413937i bk6: 0a 413998i bk7: 0a 413999i bk8: 0a 413999i bk9: 0a 414000i bk10: 0a 414000i bk11: 0a 414000i bk12: 0a 414000i bk13: 0a 414001i bk14: 0a 414001i bk15: 0a 414003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140097
Bank_Level_Parallism_Col = 1.139733
Bank_Level_Parallism_Ready = 1.032051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139733 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 412516 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000693237
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413682 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003014
n_activity=4037 dram_eff=0.3091
bk0: 64a 413868i bk1: 64a 413901i bk2: 64a 413896i bk3: 64a 413835i bk4: 28a 413931i bk5: 28a 413930i bk6: 0a 413997i bk7: 0a 413997i bk8: 0a 413998i bk9: 0a 414001i bk10: 0a 414001i bk11: 0a 414001i bk12: 0a 414001i bk13: 0a 414001i bk14: 0a 414001i bk15: 0a 414001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179327
Bank_Level_Parallism_Col = 1.166458
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166458 

BW Util details:
bwutil = 0.003014 
total_CMD = 414000 
util_bw = 1248 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 412542 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413682 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000754 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000608696
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=414000 n_nop=413683 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003005
n_activity=4073 dram_eff=0.3054
bk0: 64a 413882i bk1: 64a 413893i bk2: 64a 413910i bk3: 64a 413926i bk4: 28a 413944i bk5: 27a 413936i bk6: 0a 413998i bk7: 0a 413998i bk8: 0a 413998i bk9: 0a 413999i bk10: 0a 413999i bk11: 0a 414000i bk12: 0a 414000i bk13: 0a 414002i bk14: 0a 414002i bk15: 0a 414002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111565
Bank_Level_Parallism_Col = 1.110959
Bank_Level_Parallism_Ready = 1.019293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110959 

BW Util details:
bwutil = 0.003005 
total_CMD = 414000 
util_bw = 1244 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 412562 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 414000 
n_nop = 413683 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000309179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 1020, Miss = 173, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1003, Miss = 173, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 173, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1021, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1019, Miss = 172, Miss_rate = 0.169, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1028, Miss = 172, Miss_rate = 0.167, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 995, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1026, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1001, Miss = 172, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1006, Miss = 172, Miss_rate = 0.171, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 1004, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1043, Miss = 173, Miss_rate = 0.166, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 1036, Miss = 172, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1015, Miss = 173, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 1009, Miss = 173, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 982, Miss = 172, Miss_rate = 0.175, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 993, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 975, Miss = 171, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 980, Miss = 173, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 1007, Miss = 172, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 962, Miss = 172, Miss_rate = 0.179, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[24]: Access = 1002, Miss = 173, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 996, Miss = 172, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 983, Miss = 173, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 962, Miss = 172, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 985, Miss = 173, Miss_rate = 0.176, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1570, Miss = 173, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 987, Miss = 171, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1689
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 133881
Req_Network_injected_packets_per_cycle =       0.2438 
Req_Network_conflicts_per_cycle =       0.0237
Req_Network_conflicts_per_cycle_util =       0.2336
Req_Bank_Level_Parallism =       2.4051
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0142
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0076

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 133881
Reply_Network_injected_packets_per_cycle =        0.2438
Reply_Network_conflicts_per_cycle =        0.0405
Reply_Network_conflicts_per_cycle_util =       0.3845
Reply_Bank_Level_Parallism =       2.3177
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0021
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0053
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 114559 (inst/sec)
gpgpu_simulation_rate = 12171 (cycle/sec)
gpgpu_silicon_slowdown = 93007x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16-ctx_0x558bce18b4d0.traceg.xz
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5de9000000
-local mem base_addr = 0x00007f5de7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16-ctx_0x558bce18b4d0.traceg.xz
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
kernel_stream_id = 0
gpu_sim_cycle = 5325
gpu_sim_insn = 49152
gpu_ipc =       9.2304
gpu_tot_sim_cycle = 139206
gpu_tot_sim_insn = 1309305
gpu_tot_ipc =       9.4055
gpu_tot_issued_cta = 128
gpu_occupancy = 32.5221% 
gpu_tot_occupancy = 20.2860% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0240
partiton_level_parallism_total  =       0.2354
partiton_level_parallism_util =       6.4000
partiton_level_parallism_util_total  =       2.4110
L2_BW  =       0.8707 GB/Sec
L2_BW_total  =       8.5281 GB/Sec
gpu_total_sim_rate=109108

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 233, Miss = 140, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 168, Miss = 110, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1679, Miss = 582, Miss_rate = 0.347, Pending_hits = 12, Reservation_fails = 2
	L1D_cache_core[3]: Access = 2136, Miss = 669, Miss_rate = 0.313, Pending_hits = 12, Reservation_fails = 13
	L1D_cache_core[4]: Access = 1866, Miss = 671, Miss_rate = 0.360, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2111, Miss = 736, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 4
	L1D_cache_core[6]: Access = 1761, Miss = 614, Miss_rate = 0.349, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2182, Miss = 766, Miss_rate = 0.351, Pending_hits = 16, Reservation_fails = 18
	L1D_cache_core[8]: Access = 1818, Miss = 667, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2434, Miss = 786, Miss_rate = 0.323, Pending_hits = 21, Reservation_fails = 17
	L1D_cache_core[10]: Access = 424, Miss = 235, Miss_rate = 0.554, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 443, Miss = 237, Miss_rate = 0.535, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 124, Miss = 88, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 81, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 120, Miss = 86, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 170, Miss = 108, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 191, Miss = 119, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5587, Miss = 1075, Miss_rate = 0.192, Pending_hits = 74, Reservation_fails = 438
	L1D_cache_core[19]: Access = 5146, Miss = 1053, Miss_rate = 0.205, Pending_hits = 64, Reservation_fails = 368
	L1D_cache_core[20]: Access = 5675, Miss = 1110, Miss_rate = 0.196, Pending_hits = 72, Reservation_fails = 339
	L1D_cache_core[21]: Access = 4856, Miss = 992, Miss_rate = 0.204, Pending_hits = 79, Reservation_fails = 282
	L1D_cache_core[22]: Access = 5011, Miss = 1017, Miss_rate = 0.203, Pending_hits = 55, Reservation_fails = 307
	L1D_cache_core[23]: Access = 5140, Miss = 1042, Miss_rate = 0.203, Pending_hits = 75, Reservation_fails = 298
	L1D_cache_core[24]: Access = 4702, Miss = 988, Miss_rate = 0.210, Pending_hits = 80, Reservation_fails = 266
	L1D_cache_core[25]: Access = 4875, Miss = 1017, Miss_rate = 0.209, Pending_hits = 72, Reservation_fails = 346
	L1D_cache_core[26]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 132, Miss = 92, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 148, Miss = 100, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 128, Miss = 90, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 148, Miss = 100, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 140, Miss = 96, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 299, Miss = 168, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 533, Miss = 267, Miss_rate = 0.501, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3637, Miss = 895, Miss_rate = 0.246, Pending_hits = 75, Reservation_fails = 273
	L1D_cache_core[35]: Access = 3682, Miss = 918, Miss_rate = 0.249, Pending_hits = 106, Reservation_fails = 309
	L1D_cache_core[36]: Access = 3785, Miss = 933, Miss_rate = 0.246, Pending_hits = 85, Reservation_fails = 304
	L1D_cache_core[37]: Access = 3479, Miss = 813, Miss_rate = 0.234, Pending_hits = 87, Reservation_fails = 229
	L1D_cache_core[38]: Access = 3860, Miss = 954, Miss_rate = 0.247, Pending_hits = 104, Reservation_fails = 291
	L1D_cache_core[39]: Access = 3758, Miss = 885, Miss_rate = 0.235, Pending_hits = 70, Reservation_fails = 301
	L1D_cache_core[40]: Access = 3605, Miss = 753, Miss_rate = 0.209, Pending_hits = 87, Reservation_fails = 283
	L1D_cache_core[41]: Access = 3495, Miss = 790, Miss_rate = 0.226, Pending_hits = 130, Reservation_fails = 345
	L1D_cache_core[42]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 144, Miss = 90, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 148, Miss = 92, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 152, Miss = 94, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 23384
	L1D_total_cache_miss_rate = 0.2580
	L1D_total_cache_pending_hits = 1471
	L1D_total_cache_reservation_fails = 5033
	L1D_cache_data_port_util = 0.185
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1445
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4797
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 236
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
328, 63, 63, 63, 63, 39, 63, 63, 63, 63, 63, 63, 63, 63, 39, 63, 
gpgpu_n_tot_thrd_icount = 5119552
gpgpu_n_tot_w_icount = 159986
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 17097
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47444	W0_Idle:360427	W0_Scoreboard:877936	W1:39970	W2:18305	W3:12151	W4:7773	W5:5175	W6:3636	W7:2924	W8:2559	W9:2828	W10:2593	W11:2635	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:23477
single_issue_nums: WS0:41792	WS1:40177	WS2:39387	WS3:38630	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 618 
max_icnt2mem_latency = 163 
maxmrqlatency = 11 
max_icnt2sh_latency = 30 
averagemflatency = 282 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4787 	85 	88 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25600 	5227 	1946 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29337 	2899 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31043 	1420 	230 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5818      5803      6384      6366      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5794      5794      6369      6380      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5793      5804      6373      6361      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5806      5808      6377      6367      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      5808      6396      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6081      5793      6393      6381      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5795      5813      6382      6368      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5793      6370      6384      6382      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5810      5814      6378      6383      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5809      5813      6386      6385      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5815      5802      9413      6395      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5808      5808      6388      6370      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5818      5812      6389      6409      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5802      6380      6375      6376      5552      5558         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5814      5815      6384      6375      5544      5554         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6655      5820      6389      6374      5552      5558         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4991/96 = 51.989582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        27         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4991
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        791       788       675       682      6941      6797    none      none      none      none      none      none      none      none      none      none  
dram[1]:        802       811       694       664      6904      6758    none      none      none      none      none      none      none      none      none      none  
dram[2]:        775       756       707       667      6729      7068    none      none      none      none      none      none      none      none      none      none  
dram[3]:        809       794       712       703      6788      6948    none      none      none      none      none      none      none      none      none      none  
dram[4]:        801       794       647       675      6895      6855    none      none      none      none      none      none      none      none      none      none  
dram[5]:        818       763       724       690      6784      6692    none      none      none      none      none      none      none      none      none      none  
dram[6]:        784       813       706       714      7201      6563    none      none      none      none      none      none      none      none      none      none  
dram[7]:        817       811       691       667      6927      6960    none      none      none      none      none      none      none      none      none      none  
dram[8]:        819       803       666       680      6755      6672    none      none      none      none      none      none      none      none      none      none  
dram[9]:        814       808       693       683      6624      6809    none      none      none      none      none      none      none      none      none      none  
dram[10]:        792       789       675       672      6348      6876    none      none      none      none      none      none      none      none      none      none  
dram[11]:        781       812       681       668      6603      6747    none      none      none      none      none      none      none      none      none      none  
dram[12]:        764       799       674       680      6567      7004    none      none      none      none      none      none      none      none      none      none  
dram[13]:        817       754       670       660      6699      6540    none      none      none      none      none      none      none      none      none      none  
dram[14]:        797       794       668       692      6679      6778    none      none      none      none      none      none      none      none      none      none  
dram[15]:        817       769       651       696     11612      7458    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        608       608       605       593       508       511         0         0         0         0         0         0         0         0         0         0
dram[1]:        606       610       606       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[2]:        615       606       605       598       508       511         0         0         0         0         0         0         0         0         0         0
dram[3]:        597       596       604       609       506       509         0         0         0         0         0         0         0         0         0         0
dram[4]:        604       613       604       609       508       511         0         0         0         0         0         0         0         0         0         0
dram[5]:        613       607       613       603       510       509         0         0         0         0         0         0         0         0         0         0
dram[6]:        611       608       581       587       508       511         0         0         0         0         0         0         0         0         0         0
dram[7]:        617       609       600       606       507       509         0         0         0         0         0         0         0         0         0         0
dram[8]:        618       609       594       605       510       511         0         0         0         0         0         0         0         0         0         0
dram[9]:        609       605       607       605       506       509         0         0         0         0         0         0         0         0         0         0
dram[10]:        609       607       594       604       508       512         0         0         0         0         0         0         0         0         0         0
dram[11]:        616       616       605       604       506       512         0         0         0         0         0         0         0         0         0         0
dram[12]:        611       606       614       578       508       511         0         0         0         0         0         0         0         0         0         0
dram[13]:        602       615       596       607       506       513         0         0         0         0         0         0         0         0         0         0
dram[14]:        612       613       605       602       508       511         0         0         0         0         0         0         0         0         0         0
dram[15]:        613       612       596       605       506       509         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4138 dram_eff=0.3016
bk0: 64a 430356i bk1: 64a 430366i bk2: 64a 430405i bk3: 64a 430366i bk4: 28a 430395i bk5: 28a 430389i bk6: 0a 430462i bk7: 0a 430462i bk8: 0a 430464i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430467i bk12: 0a 430467i bk13: 0a 430467i bk14: 0a 430468i bk15: 0a 430468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073930
Bank_Level_Parallism_Col = 1.073107
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073107 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 428998 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000494813
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4168 dram_eff=0.2994
bk0: 64a 430364i bk1: 64a 430363i bk2: 64a 430331i bk3: 64a 430316i bk4: 28a 430414i bk5: 28a 430385i bk6: 0a 430465i bk7: 0a 430465i bk8: 0a 430465i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430466i bk12: 0a 430466i bk13: 0a 430466i bk14: 0a 430467i bk15: 0a 430468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142506
Bank_Level_Parallism_Col = 1.142151
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142151 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 428997 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000429767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4186 dram_eff=0.2981
bk0: 64a 430376i bk1: 64a 430372i bk2: 64a 430351i bk3: 64a 430361i bk4: 28a 430399i bk5: 28a 430383i bk6: 0a 430463i bk7: 0a 430463i bk8: 0a 430464i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430467i bk12: 0a 430467i bk13: 0a 430467i bk14: 0a 430468i bk15: 0a 430468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098340
Bank_Level_Parallism_Col = 1.097686
Bank_Level_Parallism_Ready = 1.035256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097686 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 428990 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000511074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4227 dram_eff=0.2952
bk0: 64a 430331i bk1: 64a 430332i bk2: 64a 430357i bk3: 64a 430296i bk4: 28a 430411i bk5: 28a 430385i bk6: 0a 430463i bk7: 0a 430464i bk8: 0a 430464i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430467i bk12: 0a 430467i bk13: 0a 430468i bk14: 0a 430468i bk15: 0a 430468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.252844
Bank_Level_Parallism_Col = 1.245235
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.245235 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 429024 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000557535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4217 dram_eff=0.2959
bk0: 64a 430366i bk1: 64a 430380i bk2: 64a 430369i bk3: 64a 430374i bk4: 28a 430398i bk5: 28a 430387i bk6: 0a 430462i bk7: 0a 430464i bk8: 0a 430465i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430466i bk12: 0a 430466i bk13: 0a 430467i bk14: 0a 430467i bk15: 0a 430469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094987
Bank_Level_Parallism_Col = 1.084881
Bank_Level_Parallism_Ready = 1.028846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084881 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 428996 

BW Util Bottlenecks: 
RCDc_limit = 130 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000439059
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=3954 dram_eff=0.3156
bk0: 64a 430317i bk1: 64a 430383i bk2: 64a 430357i bk3: 64a 430334i bk4: 28a 430409i bk5: 28a 430385i bk6: 0a 430464i bk7: 0a 430464i bk8: 0a 430464i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430466i bk12: 0a 430466i bk13: 0a 430467i bk14: 0a 430468i bk15: 0a 430469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108696
Bank_Level_Parallism_Col = 1.108141
Bank_Level_Parallism_Ready = 1.048077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108141 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 239 
Wasted_Row = 0 
Idle = 428979 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000399567
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4405 dram_eff=0.2833
bk0: 64a 430359i bk1: 64a 430379i bk2: 64a 430394i bk3: 64a 430370i bk4: 28a 430399i bk5: 28a 430399i bk6: 0a 430464i bk7: 0a 430464i bk8: 0a 430465i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430466i bk12: 0a 430466i bk13: 0a 430466i bk14: 0a 430467i bk15: 0a 430467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053595
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 428983 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000376336
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=3986 dram_eff=0.3131
bk0: 64a 430365i bk1: 64a 430353i bk2: 64a 430373i bk3: 64a 430340i bk4: 28a 430381i bk5: 28a 430390i bk6: 0a 430464i bk7: 0a 430464i bk8: 0a 430465i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430466i bk12: 0a 430466i bk13: 0a 430467i bk14: 0a 430467i bk15: 0a 430467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161746
Bank_Level_Parallism_Col = 1.152258
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152258 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 198 
Wasted_Row = 0 
Idle = 429020 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000538951
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=3851 dram_eff=0.3241
bk0: 64a 430325i bk1: 64a 430298i bk2: 64a 430280i bk3: 64a 430330i bk4: 28a 430388i bk5: 28a 430388i bk6: 0a 430463i bk7: 0a 430464i bk8: 0a 430465i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430466i bk12: 0a 430466i bk13: 0a 430466i bk14: 0a 430467i bk15: 0a 430469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219621
Bank_Level_Parallism_Col = 1.218365
Bank_Level_Parallism_Ready = 1.099359
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.218365 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 428997 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000843272
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4167 dram_eff=0.2995
bk0: 64a 430323i bk1: 64a 430332i bk2: 64a 430361i bk3: 64a 430344i bk4: 28a 430390i bk5: 28a 430394i bk6: 0a 430463i bk7: 0a 430463i bk8: 0a 430465i bk9: 0a 430466i bk10: 0a 430467i bk11: 0a 430467i bk12: 0a 430467i bk13: 0a 430467i bk14: 0a 430468i bk15: 0a 430469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191781
Bank_Level_Parallism_Col = 1.191729
Bank_Level_Parallism_Ready = 1.057692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191729 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 429015 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000446028
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4087 dram_eff=0.3054
bk0: 64a 430314i bk1: 64a 430293i bk2: 64a 430342i bk3: 64a 430358i bk4: 28a 430415i bk5: 28a 430388i bk6: 0a 430463i bk7: 0a 430463i bk8: 0a 430464i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430466i bk12: 0a 430467i bk13: 0a 430468i bk14: 0a 430468i bk15: 0a 430468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134857
Bank_Level_Parallism_Col = 1.133180
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133180 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 246 
Wasted_Row = 0 
Idle = 428972 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00080378
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4133 dram_eff=0.302
bk0: 64a 430361i bk1: 64a 430353i bk2: 64a 430370i bk3: 64a 430323i bk4: 28a 430403i bk5: 28a 430381i bk6: 0a 430462i bk7: 0a 430464i bk8: 0a 430465i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430467i bk12: 0a 430467i bk13: 0a 430467i bk14: 0a 430468i bk15: 0a 430469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164962
Bank_Level_Parallism_Col = 1.164736
Bank_Level_Parallism_Ready = 1.073718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164736 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 202 
Wasted_Row = 0 
Idle = 429016 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000243922
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4199 dram_eff=0.2972
bk0: 64a 430361i bk1: 64a 430357i bk2: 64a 430385i bk3: 64a 430353i bk4: 28a 430408i bk5: 28a 430384i bk6: 0a 430462i bk7: 0a 430463i bk8: 0a 430464i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430467i bk12: 0a 430467i bk13: 0a 430467i bk14: 0a 430467i bk15: 0a 430468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093112
Bank_Level_Parallism_Col = 1.091026
Bank_Level_Parallism_Ready = 1.022436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091026 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 428998 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000427444
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4031 dram_eff=0.3096
bk0: 64a 430341i bk1: 64a 430290i bk2: 64a 430350i bk3: 64a 430365i bk4: 28a 430409i bk5: 28a 430403i bk6: 0a 430464i bk7: 0a 430465i bk8: 0a 430465i bk9: 0a 430466i bk10: 0a 430466i bk11: 0a 430466i bk12: 0a 430466i bk13: 0a 430467i bk14: 0a 430467i bk15: 0a 430469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140097
Bank_Level_Parallism_Col = 1.139733
Bank_Level_Parallism_Ready = 1.032051
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139733 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 428982 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000666719
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430148 n_act=6 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=4037 dram_eff=0.3091
bk0: 64a 430334i bk1: 64a 430367i bk2: 64a 430362i bk3: 64a 430301i bk4: 28a 430397i bk5: 28a 430396i bk6: 0a 430463i bk7: 0a 430463i bk8: 0a 430464i bk9: 0a 430467i bk10: 0a 430467i bk11: 0a 430467i bk12: 0a 430467i bk13: 0a 430467i bk14: 0a 430467i bk15: 0a 430467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179327
Bank_Level_Parallism_Col = 1.166458
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166458 

BW Util details:
bwutil = 0.002899 
total_CMD = 430466 
util_bw = 1248 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 429008 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430148 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 312 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000725 
Either_Row_CoL_Bus_Util = 0.000739 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000585412
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=430466 n_nop=430149 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00289
n_activity=4073 dram_eff=0.3054
bk0: 64a 430348i bk1: 64a 430359i bk2: 64a 430376i bk3: 64a 430392i bk4: 28a 430410i bk5: 27a 430402i bk6: 0a 430464i bk7: 0a 430464i bk8: 0a 430464i bk9: 0a 430465i bk10: 0a 430465i bk11: 0a 430466i bk12: 0a 430466i bk13: 0a 430468i bk14: 0a 430468i bk15: 0a 430468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111565
Bank_Level_Parallism_Col = 1.110959
Bank_Level_Parallism_Ready = 1.019293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110959 

BW Util details:
bwutil = 0.002890 
total_CMD = 430466 
util_bw = 1244 
Wasted_Col = 194 
Wasted_Row = 0 
Idle = 429028 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 430466 
n_nop = 430149 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000722 
Either_Row_CoL_Bus_Util = 0.000736 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000297352

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1003, Miss = 172, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 1024, Miss = 173, Miss_rate = 0.169, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1007, Miss = 173, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1020, Miss = 173, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1025, Miss = 172, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1014, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1023, Miss = 172, Miss_rate = 0.168, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1032, Miss = 172, Miss_rate = 0.167, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 999, Miss = 172, Miss_rate = 0.172, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1030, Miss = 172, Miss_rate = 0.167, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1005, Miss = 172, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1010, Miss = 172, Miss_rate = 0.170, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 1008, Miss = 172, Miss_rate = 0.171, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1047, Miss = 173, Miss_rate = 0.165, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 1040, Miss = 172, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1019, Miss = 173, Miss_rate = 0.170, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 1013, Miss = 173, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 986, Miss = 172, Miss_rate = 0.174, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 997, Miss = 172, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 1009, Miss = 172, Miss_rate = 0.170, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 979, Miss = 171, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 984, Miss = 173, Miss_rate = 0.176, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 1011, Miss = 172, Miss_rate = 0.170, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 966, Miss = 172, Miss_rate = 0.178, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[24]: Access = 1006, Miss = 173, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1000, Miss = 172, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 987, Miss = 173, Miss_rate = 0.175, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 966, Miss = 172, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 989, Miss = 173, Miss_rate = 0.175, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 1009, Miss = 172, Miss_rate = 0.170, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 1574, Miss = 173, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 991, Miss = 171, Miss_rate = 0.173, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 5513
L2_total_cache_miss_rate = 0.1682
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 139206
Req_Network_injected_packets_per_cycle =       0.2354 
Req_Network_conflicts_per_cycle =       0.0228
Req_Network_conflicts_per_cycle_util =       0.2333
Req_Bank_Level_Parallism =       2.4110
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0136
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 139206
Reply_Network_injected_packets_per_cycle =        0.2354
Reply_Network_conflicts_per_cycle =        0.0389
Reply_Network_conflicts_per_cycle_util =       0.3840
Reply_Bank_Level_Parallism =       2.3235
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0051
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 109108 (inst/sec)
gpgpu_simulation_rate = 11600 (cycle/sec)
gpgpu_silicon_slowdown = 97586x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
