{
  "module_name": "imxrt1050-clock.h",
  "hash_id": "26a536a752d27da2a5029936a62837b8f6423d70beb38eb2c24364c90f4fa1a8",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imxrt1050-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMXRT1050_H\n#define __DT_BINDINGS_CLOCK_IMXRT1050_H\n\n#define IMXRT1050_CLK_DUMMY\t\t\t0\n#define IMXRT1050_CLK_CKIL\t\t\t1\n#define IMXRT1050_CLK_CKIH\t\t\t2\n#define IMXRT1050_CLK_OSC\t\t\t3\n#define IMXRT1050_CLK_PLL2_PFD0_352M\t\t4\n#define IMXRT1050_CLK_PLL2_PFD1_594M\t\t5\n#define IMXRT1050_CLK_PLL2_PFD2_396M\t\t6\n#define IMXRT1050_CLK_PLL3_PFD0_720M\t\t7\n#define IMXRT1050_CLK_PLL3_PFD1_664_62M\t\t8\n#define IMXRT1050_CLK_PLL3_PFD2_508_24M\t\t9\n#define IMXRT1050_CLK_PLL3_PFD3_454_74M\t\t10\n#define IMXRT1050_CLK_PLL2_198M\t\t\t11\n#define IMXRT1050_CLK_PLL3_120M\t\t\t12\n#define IMXRT1050_CLK_PLL3_80M\t\t\t13\n#define IMXRT1050_CLK_PLL3_60M\t\t\t14\n#define IMXRT1050_CLK_PLL1_BYPASS\t\t15\n#define IMXRT1050_CLK_PLL2_BYPASS\t\t16\n#define IMXRT1050_CLK_PLL3_BYPASS\t\t17\n#define IMXRT1050_CLK_PLL5_BYPASS\t\t19\n#define IMXRT1050_CLK_PLL1_REF_SEL\t\t20\n#define IMXRT1050_CLK_PLL2_REF_SEL\t\t21\n#define IMXRT1050_CLK_PLL3_REF_SEL\t\t22\n#define IMXRT1050_CLK_PLL5_REF_SEL\t\t23\n#define IMXRT1050_CLK_PRE_PERIPH_SEL\t\t24\n#define IMXRT1050_CLK_PERIPH_SEL\t\t25\n#define IMXRT1050_CLK_SEMC_ALT_SEL\t\t26\n#define IMXRT1050_CLK_SEMC_SEL\t\t\t27\n#define IMXRT1050_CLK_USDHC1_SEL\t\t28\n#define IMXRT1050_CLK_USDHC2_SEL\t\t29\n#define IMXRT1050_CLK_LPUART_SEL\t\t30\n#define IMXRT1050_CLK_LCDIF_SEL\t\t\t31\n#define IMXRT1050_CLK_VIDEO_POST_DIV_SEL\t32\n#define IMXRT1050_CLK_VIDEO_DIV\t\t\t33\n#define IMXRT1050_CLK_ARM_PODF\t\t\t34\n#define IMXRT1050_CLK_LPUART_PODF\t\t35\n#define IMXRT1050_CLK_USDHC1_PODF\t\t36\n#define IMXRT1050_CLK_USDHC2_PODF\t\t37\n#define IMXRT1050_CLK_SEMC_PODF\t\t\t38\n#define IMXRT1050_CLK_AHB_PODF\t\t\t39\n#define IMXRT1050_CLK_LCDIF_PRED\t\t40\n#define IMXRT1050_CLK_LCDIF_PODF\t\t41\n#define IMXRT1050_CLK_USDHC1\t\t\t42\n#define IMXRT1050_CLK_USDHC2\t\t\t43\n#define IMXRT1050_CLK_LPUART1\t\t\t44\n#define IMXRT1050_CLK_SEMC\t\t\t45\n#define IMXRT1050_CLK_LCDIF_APB\t\t\t46\n#define IMXRT1050_CLK_PLL1_ARM\t\t\t47\n#define IMXRT1050_CLK_PLL2_SYS\t\t\t48\n#define IMXRT1050_CLK_PLL3_USB_OTG\t\t49\n#define IMXRT1050_CLK_PLL4_AUDIO\t\t50\n#define IMXRT1050_CLK_PLL5_VIDEO\t\t51\n#define IMXRT1050_CLK_PLL6_ENET\t\t\t52\n#define IMXRT1050_CLK_PLL7_USB_HOST\t\t53\n#define IMXRT1050_CLK_LCDIF_PIX\t\t\t54\n#define IMXRT1050_CLK_USBOH3\t\t\t55\n#define IMXRT1050_CLK_IPG_PDOF\t\t\t56\n#define IMXRT1050_CLK_PER_CLK_SEL\t\t57\n#define IMXRT1050_CLK_PER_PDOF\t\t\t58\n#define IMXRT1050_CLK_DMA\t\t\t59\n#define IMXRT1050_CLK_DMA_MUX\t\t\t60\n#define IMXRT1050_CLK_END\t\t\t61\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}