#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x227e3c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x227e550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x226f2d0 .functor NOT 1, L_0x22de730, C4<0>, C4<0>, C4<0>;
L_0x22de510 .functor XOR 2, L_0x22de3d0, L_0x22de470, C4<00>, C4<00>;
L_0x22de620 .functor XOR 2, L_0x22de510, L_0x22de580, C4<00>, C4<00>;
v0x22d5130_0 .net *"_ivl_10", 1 0, L_0x22de580;  1 drivers
v0x22d5230_0 .net *"_ivl_12", 1 0, L_0x22de620;  1 drivers
v0x22d5310_0 .net *"_ivl_2", 1 0, L_0x22d84f0;  1 drivers
v0x22d53d0_0 .net *"_ivl_4", 1 0, L_0x22de3d0;  1 drivers
v0x22d54b0_0 .net *"_ivl_6", 1 0, L_0x22de470;  1 drivers
v0x22d55e0_0 .net *"_ivl_8", 1 0, L_0x22de510;  1 drivers
v0x22d56c0_0 .net "a", 0 0, v0x22cf6f0_0;  1 drivers
v0x22d5760_0 .net "b", 0 0, v0x22cf790_0;  1 drivers
v0x22d5800_0 .net "c", 0 0, v0x22cf830_0;  1 drivers
v0x22d58a0_0 .var "clk", 0 0;
v0x22d5940_0 .net "d", 0 0, v0x22cf970_0;  1 drivers
v0x22d59e0_0 .net "out_pos_dut", 0 0, L_0x22de000;  1 drivers
v0x22d5a80_0 .net "out_pos_ref", 0 0, L_0x22d6fb0;  1 drivers
v0x22d5b20_0 .net "out_sop_dut", 0 0, L_0x22d7f10;  1 drivers
v0x22d5bc0_0 .net "out_sop_ref", 0 0, L_0x22a9ea0;  1 drivers
v0x22d5c60_0 .var/2u "stats1", 223 0;
v0x22d5d00_0 .var/2u "strobe", 0 0;
v0x22d5da0_0 .net "tb_match", 0 0, L_0x22de730;  1 drivers
v0x22d5e70_0 .net "tb_mismatch", 0 0, L_0x226f2d0;  1 drivers
v0x22d5f10_0 .net "wavedrom_enable", 0 0, v0x22cfc40_0;  1 drivers
v0x22d5fe0_0 .net "wavedrom_title", 511 0, v0x22cfce0_0;  1 drivers
L_0x22d84f0 .concat [ 1 1 0 0], L_0x22d6fb0, L_0x22a9ea0;
L_0x22de3d0 .concat [ 1 1 0 0], L_0x22d6fb0, L_0x22a9ea0;
L_0x22de470 .concat [ 1 1 0 0], L_0x22de000, L_0x22d7f10;
L_0x22de580 .concat [ 1 1 0 0], L_0x22d6fb0, L_0x22a9ea0;
L_0x22de730 .cmp/eeq 2, L_0x22d84f0, L_0x22de620;
S_0x227e6e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x227e550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x226f6b0 .functor AND 1, v0x22cf830_0, v0x22cf970_0, C4<1>, C4<1>;
L_0x226fa90 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x226fe70 .functor NOT 1, v0x22cf790_0, C4<0>, C4<0>, C4<0>;
L_0x22700f0 .functor AND 1, L_0x226fa90, L_0x226fe70, C4<1>, C4<1>;
L_0x2288fd0 .functor AND 1, L_0x22700f0, v0x22cf830_0, C4<1>, C4<1>;
L_0x22a9ea0 .functor OR 1, L_0x226f6b0, L_0x2288fd0, C4<0>, C4<0>;
L_0x22d6430 .functor NOT 1, v0x22cf790_0, C4<0>, C4<0>, C4<0>;
L_0x22d64a0 .functor OR 1, L_0x22d6430, v0x22cf970_0, C4<0>, C4<0>;
L_0x22d65b0 .functor AND 1, v0x22cf830_0, L_0x22d64a0, C4<1>, C4<1>;
L_0x22d6670 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x22d6740 .functor OR 1, L_0x22d6670, v0x22cf790_0, C4<0>, C4<0>;
L_0x22d67b0 .functor AND 1, L_0x22d65b0, L_0x22d6740, C4<1>, C4<1>;
L_0x22d6930 .functor NOT 1, v0x22cf790_0, C4<0>, C4<0>, C4<0>;
L_0x22d69a0 .functor OR 1, L_0x22d6930, v0x22cf970_0, C4<0>, C4<0>;
L_0x22d68c0 .functor AND 1, v0x22cf830_0, L_0x22d69a0, C4<1>, C4<1>;
L_0x22d6b30 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x22d6c30 .functor OR 1, L_0x22d6b30, v0x22cf970_0, C4<0>, C4<0>;
L_0x22d6cf0 .functor AND 1, L_0x22d68c0, L_0x22d6c30, C4<1>, C4<1>;
L_0x22d6ea0 .functor XNOR 1, L_0x22d67b0, L_0x22d6cf0, C4<0>, C4<0>;
v0x226ec00_0 .net *"_ivl_0", 0 0, L_0x226f6b0;  1 drivers
v0x226f000_0 .net *"_ivl_12", 0 0, L_0x22d6430;  1 drivers
v0x226f3e0_0 .net *"_ivl_14", 0 0, L_0x22d64a0;  1 drivers
v0x226f7c0_0 .net *"_ivl_16", 0 0, L_0x22d65b0;  1 drivers
v0x226fba0_0 .net *"_ivl_18", 0 0, L_0x22d6670;  1 drivers
v0x226ff80_0 .net *"_ivl_2", 0 0, L_0x226fa90;  1 drivers
v0x2270200_0 .net *"_ivl_20", 0 0, L_0x22d6740;  1 drivers
v0x22cdc60_0 .net *"_ivl_24", 0 0, L_0x22d6930;  1 drivers
v0x22cdd40_0 .net *"_ivl_26", 0 0, L_0x22d69a0;  1 drivers
v0x22cde20_0 .net *"_ivl_28", 0 0, L_0x22d68c0;  1 drivers
v0x22cdf00_0 .net *"_ivl_30", 0 0, L_0x22d6b30;  1 drivers
v0x22cdfe0_0 .net *"_ivl_32", 0 0, L_0x22d6c30;  1 drivers
v0x22ce0c0_0 .net *"_ivl_36", 0 0, L_0x22d6ea0;  1 drivers
L_0x7f91569bb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x22ce180_0 .net *"_ivl_38", 0 0, L_0x7f91569bb018;  1 drivers
v0x22ce260_0 .net *"_ivl_4", 0 0, L_0x226fe70;  1 drivers
v0x22ce340_0 .net *"_ivl_6", 0 0, L_0x22700f0;  1 drivers
v0x22ce420_0 .net *"_ivl_8", 0 0, L_0x2288fd0;  1 drivers
v0x22ce500_0 .net "a", 0 0, v0x22cf6f0_0;  alias, 1 drivers
v0x22ce5c0_0 .net "b", 0 0, v0x22cf790_0;  alias, 1 drivers
v0x22ce680_0 .net "c", 0 0, v0x22cf830_0;  alias, 1 drivers
v0x22ce740_0 .net "d", 0 0, v0x22cf970_0;  alias, 1 drivers
v0x22ce800_0 .net "out_pos", 0 0, L_0x22d6fb0;  alias, 1 drivers
v0x22ce8c0_0 .net "out_sop", 0 0, L_0x22a9ea0;  alias, 1 drivers
v0x22ce980_0 .net "pos0", 0 0, L_0x22d67b0;  1 drivers
v0x22cea40_0 .net "pos1", 0 0, L_0x22d6cf0;  1 drivers
L_0x22d6fb0 .functor MUXZ 1, L_0x7f91569bb018, L_0x22d67b0, L_0x22d6ea0, C4<>;
S_0x22cebc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x227e550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x22cf6f0_0 .var "a", 0 0;
v0x22cf790_0 .var "b", 0 0;
v0x22cf830_0 .var "c", 0 0;
v0x22cf8d0_0 .net "clk", 0 0, v0x22d58a0_0;  1 drivers
v0x22cf970_0 .var "d", 0 0;
v0x22cfa60_0 .var/2u "fail", 0 0;
v0x22cfb00_0 .var/2u "fail1", 0 0;
v0x22cfba0_0 .net "tb_match", 0 0, L_0x22de730;  alias, 1 drivers
v0x22cfc40_0 .var "wavedrom_enable", 0 0;
v0x22cfce0_0 .var "wavedrom_title", 511 0;
E_0x227cd30/0 .event negedge, v0x22cf8d0_0;
E_0x227cd30/1 .event posedge, v0x22cf8d0_0;
E_0x227cd30 .event/or E_0x227cd30/0, E_0x227cd30/1;
S_0x22ceef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x22cebc0;
 .timescale -12 -12;
v0x22cf130_0 .var/2s "i", 31 0;
E_0x227cbd0 .event posedge, v0x22cf8d0_0;
S_0x22cf230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x22cebc0;
 .timescale -12 -12;
v0x22cf430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x22cf510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x22cebc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x22cfec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x227e550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x22d7160 .functor NOT 1, v0x22cf790_0, C4<0>, C4<0>, C4<0>;
L_0x22d7300 .functor AND 1, v0x22cf6f0_0, L_0x22d7160, C4<1>, C4<1>;
L_0x22d73e0 .functor NOT 1, v0x22cf830_0, C4<0>, C4<0>, C4<0>;
L_0x22d7560 .functor AND 1, L_0x22d7300, L_0x22d73e0, C4<1>, C4<1>;
L_0x22d76a0 .functor NOT 1, v0x22cf970_0, C4<0>, C4<0>, C4<0>;
L_0x22d7820 .functor AND 1, L_0x22d7560, L_0x22d76a0, C4<1>, C4<1>;
L_0x22d7970 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x22d7af0 .functor AND 1, L_0x22d7970, v0x22cf790_0, C4<1>, C4<1>;
L_0x22d7c00 .functor AND 1, L_0x22d7af0, v0x22cf830_0, C4<1>, C4<1>;
L_0x22d7cc0 .functor AND 1, L_0x22d7c00, v0x22cf970_0, C4<1>, C4<1>;
L_0x22d7de0 .functor OR 1, L_0x22d7820, L_0x22d7cc0, C4<0>, C4<0>;
L_0x22d7ea0 .functor AND 1, v0x22cf6f0_0, v0x22cf790_0, C4<1>, C4<1>;
L_0x22d7f80 .functor AND 1, L_0x22d7ea0, v0x22cf830_0, C4<1>, C4<1>;
L_0x22d8040 .functor AND 1, L_0x22d7f80, v0x22cf970_0, C4<1>, C4<1>;
L_0x22d7f10 .functor OR 1, L_0x22d7de0, L_0x22d8040, C4<0>, C4<0>;
L_0x22d8270 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x22d8370 .functor NOT 1, v0x22cf790_0, C4<0>, C4<0>, C4<0>;
L_0x22d83e0 .functor OR 1, L_0x22d8270, L_0x22d8370, C4<0>, C4<0>;
L_0x22d8590 .functor NOT 1, v0x22cf830_0, C4<0>, C4<0>, C4<0>;
L_0x22d8600 .functor OR 1, L_0x22d83e0, L_0x22d8590, C4<0>, C4<0>;
L_0x22d87c0 .functor NOT 1, v0x22cf970_0, C4<0>, C4<0>, C4<0>;
L_0x22d8830 .functor OR 1, L_0x22d8600, L_0x22d87c0, C4<0>, C4<0>;
L_0x22d8a00 .functor NOT 1, v0x22cf790_0, C4<0>, C4<0>, C4<0>;
L_0x22d8a70 .functor OR 1, v0x22cf6f0_0, L_0x22d8a00, C4<0>, C4<0>;
L_0x22d8c00 .functor NOT 1, v0x22cf830_0, C4<0>, C4<0>, C4<0>;
L_0x22d8c70 .functor OR 1, L_0x22d8a70, L_0x22d8c00, C4<0>, C4<0>;
L_0x22d8e60 .functor NOT 1, v0x22cf970_0, C4<0>, C4<0>, C4<0>;
L_0x22d8ed0 .functor OR 1, L_0x22d8c70, L_0x22d8e60, C4<0>, C4<0>;
L_0x22d90d0 .functor AND 1, L_0x22d8830, L_0x22d8ed0, C4<1>, C4<1>;
L_0x22d91e0 .functor OR 1, v0x22cf6f0_0, v0x22cf790_0, C4<0>, C4<0>;
L_0x22d9350 .functor NOT 1, v0x22cf830_0, C4<0>, C4<0>, C4<0>;
L_0x22d93c0 .functor OR 1, L_0x22d91e0, L_0x22d9350, C4<0>, C4<0>;
L_0x22d95e0 .functor NOT 1, v0x22cf970_0, C4<0>, C4<0>, C4<0>;
L_0x22d9650 .functor OR 1, L_0x22d93c0, L_0x22d95e0, C4<0>, C4<0>;
L_0x22d9880 .functor AND 1, L_0x22d90d0, L_0x22d9650, C4<1>, C4<1>;
L_0x22d9990 .functor OR 1, v0x22cf6f0_0, v0x22cf790_0, C4<0>, C4<0>;
L_0x22d9b30 .functor OR 1, L_0x22d9990, v0x22cf830_0, C4<0>, C4<0>;
L_0x22d9bf0 .functor NOT 1, v0x22cf970_0, C4<0>, C4<0>, C4<0>;
L_0x22d9a00 .functor OR 1, L_0x22d9b30, L_0x22d9bf0, C4<0>, C4<0>;
L_0x22d9da0 .functor AND 1, L_0x22d9880, L_0x22d9a00, C4<1>, C4<1>;
L_0x22da000 .functor OR 1, v0x22cf6f0_0, v0x22cf790_0, C4<0>, C4<0>;
L_0x22da070 .functor OR 1, L_0x22da000, v0x22cf830_0, C4<0>, C4<0>;
L_0x22da290 .functor OR 1, L_0x22da070, v0x22cf970_0, C4<0>, C4<0>;
L_0x22da350 .functor AND 1, L_0x22d9da0, L_0x22da290, C4<1>, C4<1>;
L_0x22da5d0 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x22da640 .functor NOT 1, v0x22cf790_0, C4<0>, C4<0>, C4<0>;
L_0x22da830 .functor OR 1, L_0x22da5d0, L_0x22da640, C4<0>, C4<0>;
L_0x22da940 .functor NOT 1, v0x22cf830_0, C4<0>, C4<0>, C4<0>;
L_0x22dad50 .functor OR 1, L_0x22da830, L_0x22da940, C4<0>, C4<0>;
L_0x22dae60 .functor OR 1, L_0x22dad50, v0x22cf970_0, C4<0>, C4<0>;
L_0x22db2d0 .functor AND 1, L_0x22da350, L_0x22dae60, C4<1>, C4<1>;
L_0x22db3e0 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x22db810 .functor NOT 1, v0x22cf790_0, C4<0>, C4<0>, C4<0>;
L_0x22db880 .functor OR 1, L_0x22db3e0, L_0x22db810, C4<0>, C4<0>;
L_0x22dbb50 .functor OR 1, L_0x22db880, v0x22cf830_0, C4<0>, C4<0>;
L_0x22dbc10 .functor NOT 1, v0x22cf970_0, C4<0>, C4<0>, C4<0>;
L_0x22dbe50 .functor OR 1, L_0x22dbb50, L_0x22dbc10, C4<0>, C4<0>;
L_0x22dbf60 .functor AND 1, L_0x22db2d0, L_0x22dbe50, C4<1>, C4<1>;
L_0x22dc250 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x22dc2c0 .functor OR 1, L_0x22dc250, v0x22cf790_0, C4<0>, C4<0>;
L_0x22dc570 .functor NOT 1, v0x22cf830_0, C4<0>, C4<0>, C4<0>;
L_0x22dc5e0 .functor OR 1, L_0x22dc2c0, L_0x22dc570, C4<0>, C4<0>;
L_0x22dc8f0 .functor OR 1, L_0x22dc5e0, v0x22cf970_0, C4<0>, C4<0>;
L_0x22dc9b0 .functor AND 1, L_0x22dbf60, L_0x22dc8f0, C4<1>, C4<1>;
L_0x22dccd0 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x22dcd40 .functor OR 1, L_0x22dccd0, v0x22cf790_0, C4<0>, C4<0>;
L_0x22dd020 .functor OR 1, L_0x22dcd40, v0x22cf830_0, C4<0>, C4<0>;
L_0x22dd0e0 .functor NOT 1, v0x22cf970_0, C4<0>, C4<0>, C4<0>;
L_0x22dd380 .functor OR 1, L_0x22dd020, L_0x22dd0e0, C4<0>, C4<0>;
L_0x22dd490 .functor AND 1, L_0x22dc9b0, L_0x22dd380, C4<1>, C4<1>;
L_0x22dd7e0 .functor NOT 1, v0x22cf6f0_0, C4<0>, C4<0>, C4<0>;
L_0x22dd850 .functor NOT 1, v0x22cf790_0, C4<0>, C4<0>, C4<0>;
L_0x22ddb10 .functor OR 1, L_0x22dd7e0, L_0x22dd850, C4<0>, C4<0>;
L_0x22ddc20 .functor OR 1, L_0x22ddb10, v0x22cf830_0, C4<0>, C4<0>;
L_0x22ddf40 .functor OR 1, L_0x22ddc20, v0x22cf970_0, C4<0>, C4<0>;
L_0x22de000 .functor AND 1, L_0x22dd490, L_0x22ddf40, C4<1>, C4<1>;
v0x22d0080_0 .net *"_ivl_0", 0 0, L_0x22d7160;  1 drivers
v0x22d0160_0 .net *"_ivl_10", 0 0, L_0x22d7820;  1 drivers
v0x22d0240_0 .net *"_ivl_100", 0 0, L_0x22db2d0;  1 drivers
v0x22d0330_0 .net *"_ivl_102", 0 0, L_0x22db3e0;  1 drivers
v0x22d0410_0 .net *"_ivl_104", 0 0, L_0x22db810;  1 drivers
v0x22d0540_0 .net *"_ivl_106", 0 0, L_0x22db880;  1 drivers
v0x22d0620_0 .net *"_ivl_108", 0 0, L_0x22dbb50;  1 drivers
v0x22d0700_0 .net *"_ivl_110", 0 0, L_0x22dbc10;  1 drivers
v0x22d07e0_0 .net *"_ivl_112", 0 0, L_0x22dbe50;  1 drivers
v0x22d0950_0 .net *"_ivl_114", 0 0, L_0x22dbf60;  1 drivers
v0x22d0a30_0 .net *"_ivl_116", 0 0, L_0x22dc250;  1 drivers
v0x22d0b10_0 .net *"_ivl_118", 0 0, L_0x22dc2c0;  1 drivers
v0x22d0bf0_0 .net *"_ivl_12", 0 0, L_0x22d7970;  1 drivers
v0x22d0cd0_0 .net *"_ivl_120", 0 0, L_0x22dc570;  1 drivers
v0x22d0db0_0 .net *"_ivl_122", 0 0, L_0x22dc5e0;  1 drivers
v0x22d0e90_0 .net *"_ivl_124", 0 0, L_0x22dc8f0;  1 drivers
v0x22d0f70_0 .net *"_ivl_126", 0 0, L_0x22dc9b0;  1 drivers
v0x22d1160_0 .net *"_ivl_128", 0 0, L_0x22dccd0;  1 drivers
v0x22d1240_0 .net *"_ivl_130", 0 0, L_0x22dcd40;  1 drivers
v0x22d1320_0 .net *"_ivl_132", 0 0, L_0x22dd020;  1 drivers
v0x22d1400_0 .net *"_ivl_134", 0 0, L_0x22dd0e0;  1 drivers
v0x22d14e0_0 .net *"_ivl_136", 0 0, L_0x22dd380;  1 drivers
v0x22d15c0_0 .net *"_ivl_138", 0 0, L_0x22dd490;  1 drivers
v0x22d16a0_0 .net *"_ivl_14", 0 0, L_0x22d7af0;  1 drivers
v0x22d1780_0 .net *"_ivl_140", 0 0, L_0x22dd7e0;  1 drivers
v0x22d1860_0 .net *"_ivl_142", 0 0, L_0x22dd850;  1 drivers
v0x22d1940_0 .net *"_ivl_144", 0 0, L_0x22ddb10;  1 drivers
v0x22d1a20_0 .net *"_ivl_146", 0 0, L_0x22ddc20;  1 drivers
v0x22d1b00_0 .net *"_ivl_148", 0 0, L_0x22ddf40;  1 drivers
v0x22d1be0_0 .net *"_ivl_16", 0 0, L_0x22d7c00;  1 drivers
v0x22d1cc0_0 .net *"_ivl_18", 0 0, L_0x22d7cc0;  1 drivers
v0x22d1da0_0 .net *"_ivl_2", 0 0, L_0x22d7300;  1 drivers
v0x22d1e80_0 .net *"_ivl_20", 0 0, L_0x22d7de0;  1 drivers
v0x22d2170_0 .net *"_ivl_22", 0 0, L_0x22d7ea0;  1 drivers
v0x22d2250_0 .net *"_ivl_24", 0 0, L_0x22d7f80;  1 drivers
v0x22d2330_0 .net *"_ivl_26", 0 0, L_0x22d8040;  1 drivers
v0x22d2410_0 .net *"_ivl_30", 0 0, L_0x22d8270;  1 drivers
v0x22d24f0_0 .net *"_ivl_32", 0 0, L_0x22d8370;  1 drivers
v0x22d25d0_0 .net *"_ivl_34", 0 0, L_0x22d83e0;  1 drivers
v0x22d26b0_0 .net *"_ivl_36", 0 0, L_0x22d8590;  1 drivers
v0x22d2790_0 .net *"_ivl_38", 0 0, L_0x22d8600;  1 drivers
v0x22d2870_0 .net *"_ivl_4", 0 0, L_0x22d73e0;  1 drivers
v0x22d2950_0 .net *"_ivl_40", 0 0, L_0x22d87c0;  1 drivers
v0x22d2a30_0 .net *"_ivl_42", 0 0, L_0x22d8830;  1 drivers
v0x22d2b10_0 .net *"_ivl_44", 0 0, L_0x22d8a00;  1 drivers
v0x22d2bf0_0 .net *"_ivl_46", 0 0, L_0x22d8a70;  1 drivers
v0x22d2cd0_0 .net *"_ivl_48", 0 0, L_0x22d8c00;  1 drivers
v0x22d2db0_0 .net *"_ivl_50", 0 0, L_0x22d8c70;  1 drivers
v0x22d2e90_0 .net *"_ivl_52", 0 0, L_0x22d8e60;  1 drivers
v0x22d2f70_0 .net *"_ivl_54", 0 0, L_0x22d8ed0;  1 drivers
v0x22d3050_0 .net *"_ivl_56", 0 0, L_0x22d90d0;  1 drivers
v0x22d3130_0 .net *"_ivl_58", 0 0, L_0x22d91e0;  1 drivers
v0x22d3210_0 .net *"_ivl_6", 0 0, L_0x22d7560;  1 drivers
v0x22d32f0_0 .net *"_ivl_60", 0 0, L_0x22d9350;  1 drivers
v0x22d33d0_0 .net *"_ivl_62", 0 0, L_0x22d93c0;  1 drivers
v0x22d34b0_0 .net *"_ivl_64", 0 0, L_0x22d95e0;  1 drivers
v0x22d3590_0 .net *"_ivl_66", 0 0, L_0x22d9650;  1 drivers
v0x22d3670_0 .net *"_ivl_68", 0 0, L_0x22d9880;  1 drivers
v0x22d3750_0 .net *"_ivl_70", 0 0, L_0x22d9990;  1 drivers
v0x22d3830_0 .net *"_ivl_72", 0 0, L_0x22d9b30;  1 drivers
v0x22d3910_0 .net *"_ivl_74", 0 0, L_0x22d9bf0;  1 drivers
v0x22d39f0_0 .net *"_ivl_76", 0 0, L_0x22d9a00;  1 drivers
v0x22d3ad0_0 .net *"_ivl_78", 0 0, L_0x22d9da0;  1 drivers
v0x22d3bb0_0 .net *"_ivl_8", 0 0, L_0x22d76a0;  1 drivers
v0x22d3c90_0 .net *"_ivl_80", 0 0, L_0x22da000;  1 drivers
v0x22d4180_0 .net *"_ivl_82", 0 0, L_0x22da070;  1 drivers
v0x22d4260_0 .net *"_ivl_84", 0 0, L_0x22da290;  1 drivers
v0x22d4340_0 .net *"_ivl_86", 0 0, L_0x22da350;  1 drivers
v0x22d4420_0 .net *"_ivl_88", 0 0, L_0x22da5d0;  1 drivers
v0x22d4500_0 .net *"_ivl_90", 0 0, L_0x22da640;  1 drivers
v0x22d45e0_0 .net *"_ivl_92", 0 0, L_0x22da830;  1 drivers
v0x22d46c0_0 .net *"_ivl_94", 0 0, L_0x22da940;  1 drivers
v0x22d47a0_0 .net *"_ivl_96", 0 0, L_0x22dad50;  1 drivers
v0x22d4880_0 .net *"_ivl_98", 0 0, L_0x22dae60;  1 drivers
v0x22d4960_0 .net "a", 0 0, v0x22cf6f0_0;  alias, 1 drivers
v0x22d4a00_0 .net "b", 0 0, v0x22cf790_0;  alias, 1 drivers
v0x22d4af0_0 .net "c", 0 0, v0x22cf830_0;  alias, 1 drivers
v0x22d4be0_0 .net "d", 0 0, v0x22cf970_0;  alias, 1 drivers
v0x22d4cd0_0 .net "out_pos", 0 0, L_0x22de000;  alias, 1 drivers
v0x22d4d90_0 .net "out_sop", 0 0, L_0x22d7f10;  alias, 1 drivers
S_0x22d4f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x227e550;
 .timescale -12 -12;
E_0x22649f0 .event anyedge, v0x22d5d00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22d5d00_0;
    %nor/r;
    %assign/vec4 v0x22d5d00_0, 0;
    %wait E_0x22649f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22cebc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22cfa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22cfb00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x22cebc0;
T_4 ;
    %wait E_0x227cd30;
    %load/vec4 v0x22cfba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22cfa60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x22cebc0;
T_5 ;
    %wait E_0x227cbd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %wait E_0x227cbd0;
    %load/vec4 v0x22cfa60_0;
    %store/vec4 v0x22cfb00_0, 0, 1;
    %fork t_1, S_0x22ceef0;
    %jmp t_0;
    .scope S_0x22ceef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x22cf130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x22cf130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x227cbd0;
    %load/vec4 v0x22cf130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22cf130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x22cf130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x22cebc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x227cd30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x22cf970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22cf790_0, 0;
    %assign/vec4 v0x22cf6f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x22cfa60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x22cfb00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x227e550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22d58a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22d5d00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x227e550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x22d58a0_0;
    %inv;
    %store/vec4 v0x22d58a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x227e550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22cf8d0_0, v0x22d5e70_0, v0x22d56c0_0, v0x22d5760_0, v0x22d5800_0, v0x22d5940_0, v0x22d5bc0_0, v0x22d5b20_0, v0x22d5a80_0, v0x22d59e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x227e550;
T_9 ;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x227e550;
T_10 ;
    %wait E_0x227cd30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22d5c60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22d5c60_0, 4, 32;
    %load/vec4 v0x22d5da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22d5c60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22d5c60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22d5c60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x22d5bc0_0;
    %load/vec4 v0x22d5bc0_0;
    %load/vec4 v0x22d5b20_0;
    %xor;
    %load/vec4 v0x22d5bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22d5c60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22d5c60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x22d5a80_0;
    %load/vec4 v0x22d5a80_0;
    %load/vec4 v0x22d59e0_0;
    %xor;
    %load/vec4 v0x22d5a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22d5c60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x22d5c60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22d5c60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter3/response2/top_module.sv";
