<profile>

<section name = "Vitis HLS Report for 'ConvertInputToStream'" level="0">
<item name = "Date">Mon Mar 10 15:36:50 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">30, 271, 0.300 us, 2.710 us, 30, 271, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154">ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7, 27, 27, 0.270 us, 0.270 us, 27, 27, no</column>
<column name="grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166">ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI, 268, 268, 2.680 us, 2.680 us, 268, 268, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 42, 2018, 2602, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 291, -</column>
<column name="Register">-, -, 485, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 1, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166">ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI, 0, 9, 1151, 1512, 0</column>
<column name="grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154">ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7, 0, 3, 867, 836, 0</column>
<column name="mul_28ns_32ns_60_1_1_U570">mul_28ns_32ns_60_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_28ns_60ns_88_1_1_U571">mul_28ns_60ns_88_1_1, 0, 6, 0, 37, 0</column>
<column name="mul_28ns_92ns_120_1_1_U572">mul_28ns_92ns_120_1_1, 0, 10, 0, 140, 0</column>
<column name="mul_32ns_28ns_60_1_1_U573">mul_32ns_28ns_60_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_60ns_92_1_1_U574">mul_32ns_60ns_92_1_1, 0, 6, 0, 37, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state6_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_c48_blk_n">9, 2, 1, 2</column>
<column name="M_c56_blk_n">9, 2, 1, 2</column>
<column name="N_c51_blk_n">9, 2, 1, 2</column>
<column name="R_c46_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="conv_a_write">9, 2, 1, 2</column>
<column name="m_axi_A_BUS_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_A_BUS_ARBURST">14, 3, 2, 6</column>
<column name="m_axi_A_BUS_ARCACHE">14, 3, 4, 12</column>
<column name="m_axi_A_BUS_ARID">14, 3, 1, 3</column>
<column name="m_axi_A_BUS_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_A_BUS_ARLOCK">14, 3, 2, 6</column>
<column name="m_axi_A_BUS_ARPROT">14, 3, 3, 9</column>
<column name="m_axi_A_BUS_ARQOS">14, 3, 4, 12</column>
<column name="m_axi_A_BUS_ARREGION">14, 3, 4, 12</column>
<column name="m_axi_A_BUS_ARSIZE">14, 3, 3, 9</column>
<column name="m_axi_A_BUS_ARUSER">14, 3, 1, 3</column>
<column name="m_axi_A_BUS_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_A_BUS_RREADY">14, 3, 1, 3</column>
<column name="mm_a_write">9, 2, 1, 2</column>
<column name="mode_c72_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound17_reg_333">120, 0, 120, 0</column>
<column name="bound38_reg_306">60, 0, 60, 0</column>
<column name="bound45_reg_311">88, 0, 88, 0</column>
<column name="bound4_reg_327">92, 0, 92, 0</column>
<column name="bound_reg_322">60, 0, 60, 0</column>
<column name="div_reg_316">28, 0, 28, 0</column>
<column name="grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_301">28, 0, 28, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvertInputToStream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvertInputToStream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvertInputToStream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvertInputToStream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ConvertInputToStream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvertInputToStream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvertInputToStream, return value</column>
<column name="m_axi_A_BUS_AWVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWADDR">out, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLEN">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WDATA">out, 512, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WSTRB">out, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WLAST">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARADDR">out, 64, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLEN">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RDATA">in, 512, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RLAST">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RFIFONUM">in, 9, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="A">in, 64, ap_none, A, scalar</column>
<column name="conv_a_din">out, 512, ap_fifo, conv_a, pointer</column>
<column name="conv_a_num_data_valid">in, 8, ap_fifo, conv_a, pointer</column>
<column name="conv_a_fifo_cap">in, 8, ap_fifo, conv_a, pointer</column>
<column name="conv_a_full_n">in, 1, ap_fifo, conv_a, pointer</column>
<column name="conv_a_write">out, 1, ap_fifo, conv_a, pointer</column>
<column name="mm_a_din">out, 512, ap_fifo, mm_a, pointer</column>
<column name="mm_a_num_data_valid">in, 8, ap_fifo, mm_a, pointer</column>
<column name="mm_a_fifo_cap">in, 8, ap_fifo, mm_a, pointer</column>
<column name="mm_a_full_n">in, 1, ap_fifo, mm_a, pointer</column>
<column name="mm_a_write">out, 1, ap_fifo, mm_a, pointer</column>
<column name="mode">in, 1, ap_none, mode, scalar</column>
<column name="R">in, 32, ap_none, R, scalar</column>
<column name="C">in, 32, ap_none, C, scalar</column>
<column name="N">in, 32, ap_none, N, scalar</column>
<column name="M">in, 32, ap_none, M, scalar</column>
<column name="R_c46_din">out, 32, ap_fifo, R_c46, pointer</column>
<column name="R_c46_num_data_valid">in, 3, ap_fifo, R_c46, pointer</column>
<column name="R_c46_fifo_cap">in, 3, ap_fifo, R_c46, pointer</column>
<column name="R_c46_full_n">in, 1, ap_fifo, R_c46, pointer</column>
<column name="R_c46_write">out, 1, ap_fifo, R_c46, pointer</column>
<column name="C_c48_din">out, 32, ap_fifo, C_c48, pointer</column>
<column name="C_c48_num_data_valid">in, 3, ap_fifo, C_c48, pointer</column>
<column name="C_c48_fifo_cap">in, 3, ap_fifo, C_c48, pointer</column>
<column name="C_c48_full_n">in, 1, ap_fifo, C_c48, pointer</column>
<column name="C_c48_write">out, 1, ap_fifo, C_c48, pointer</column>
<column name="N_c51_din">out, 32, ap_fifo, N_c51, pointer</column>
<column name="N_c51_num_data_valid">in, 3, ap_fifo, N_c51, pointer</column>
<column name="N_c51_fifo_cap">in, 3, ap_fifo, N_c51, pointer</column>
<column name="N_c51_full_n">in, 1, ap_fifo, N_c51, pointer</column>
<column name="N_c51_write">out, 1, ap_fifo, N_c51, pointer</column>
<column name="M_c56_din">out, 32, ap_fifo, M_c56, pointer</column>
<column name="M_c56_num_data_valid">in, 3, ap_fifo, M_c56, pointer</column>
<column name="M_c56_fifo_cap">in, 3, ap_fifo, M_c56, pointer</column>
<column name="M_c56_full_n">in, 1, ap_fifo, M_c56, pointer</column>
<column name="M_c56_write">out, 1, ap_fifo, M_c56, pointer</column>
<column name="mode_c72_din">out, 1, ap_fifo, mode_c72, pointer</column>
<column name="mode_c72_num_data_valid">in, 3, ap_fifo, mode_c72, pointer</column>
<column name="mode_c72_fifo_cap">in, 3, ap_fifo, mode_c72, pointer</column>
<column name="mode_c72_full_n">in, 1, ap_fifo, mode_c72, pointer</column>
<column name="mode_c72_write">out, 1, ap_fifo, mode_c72, pointer</column>
</table>
</item>
</section>
</profile>
