#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 18 16:35:22 2024
# Process ID: 146895
# Current directory: /home/nsh1/NSHcx203/Lab4/task4/task4.runs/synth_1
# Command line: vivado -log counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter.tcl
# Log file: /home/nsh1/NSHcx203/Lab4/task4/task4.runs/synth_1/counter.vds
# Journal file: /home/nsh1/NSHcx203/Lab4/task4/task4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source counter.tcl -notrace
Command: synth_design -top counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 146930 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1778.027 ; gain = 155.719 ; free physical = 19997 ; free virtual = 32886
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fourBitCounter' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/new/mux2to1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (1#1) [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/new/mux2to1.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (4) of module 'mux2to1' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:39]
INFO: [Synth 8-6157] synthesizing module 'RDff' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/new/RDff.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rDlatch' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rDlatch.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'rDlatch' (2#1) [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/rDlatch.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RDff' (3#1) [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/sources_1/imports/sources_1/new/RDff.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (4) of module 'mux2to1' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:42]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (4) of module 'mux2to1' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:46]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (4) of module 'mux2to1' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:50]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (4) of module 'mux2to1' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:53]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (4) of module 'mux2to1' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:54]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (4) of module 'mux2to1' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:55]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (4) of module 'mux2to1' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'fourBitCounter' (4#1) [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/fourBitCounter.sv:23]
WARNING: [Synth 8-324] index 15 out of range [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:48]
WARNING: [Synth 8-324] index 14 out of range [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:48]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (5#1) [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (6#1) [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (7#1) [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (8#1) [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/imports/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
WARNING: [Synth 8-3917] design counter has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1831.777 ; gain = 209.469 ; free physical = 19936 ; free virtual = 32826
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1837.715 ; gain = 215.406 ; free physical = 19936 ; free virtual = 32826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1837.715 ; gain = 215.406 ; free physical = 19936 ; free virtual = 32826
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.434 ; gain = 0.000 ; free physical = 19890 ; free virtual = 32779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.434 ; gain = 0.000 ; free physical = 19890 ; free virtual = 32779
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19926 ; free virtual = 32817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19926 ; free virtual = 32817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19926 ; free virtual = 32817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19927 ; free virtual = 32818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fourBitCounter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design counter has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19952 ; free virtual = 32835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19854 ; free virtual = 32746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19839 ; free virtual = 32731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_25/O (LUT2)
     1: i_25/I1 (LUT2)
     2: i_6/O (LUT3)
     3: i_6/I0 (LUT3)
     4: i_25/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_25"
Found timing loop:
     0: i_21/O (LUT2)
     1: i_21/I1 (LUT2)
     2: i_7/O (LUT3)
     3: i_7/I0 (LUT3)
     4: i_21/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_21"
Found timing loop:
     0: i_28/O (LUT2)
     1: i_28/I1 (LUT2)
     2: i_12/O (LUT3)
     3: i_12/I0 (LUT3)
     4: i_28/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_28"
Found timing loop:
     0: i_24/O (LUT2)
     1: i_24/I1 (LUT2)
     2: i_13/O (LUT3)
     3: i_13/I0 (LUT3)
     4: i_24/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_24"
Found timing loop:
     0: i_27/O (LUT2)
     1: i_27/I1 (LUT2)
     2: i_10/O (LUT3)
     3: i_10/I0 (LUT3)
     4: i_27/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_27"
Found timing loop:
     0: i_23/O (LUT2)
     1: i_23/I1 (LUT2)
     2: i_11/O (LUT3)
     3: i_11/I0 (LUT3)
     4: i_23/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_23"
Found timing loop:
     0: i_26/O (LUT2)
     1: i_26/I1 (LUT2)
     2: i_8/O (LUT3)
     3: i_8/I0 (LUT3)
     4: i_26/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_26"
Found timing loop:
     0: i_22/O (LUT2)
     1: i_22/I1 (LUT2)
     2: i_9/O (LUT3)
     3: i_9/I0 (LUT3)
     4: i_22/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task4/task4.srcs/sources_1/new/counter.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_22"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19839 ; free virtual = 32731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19845 ; free virtual = 32737
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19845 ; free virtual = 32737
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19845 ; free virtual = 32737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19845 ; free virtual = 32737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19845 ; free virtual = 32737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19845 ; free virtual = 32737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT3   |     8|
|5     |LUT4   |    15|
|6     |LUT5   |     4|
|7     |FDRE   |    20|
|8     |IBUF   |     7|
|9     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |    78|
|2     |  ssc       |sev_seg_controller |    46|
|3     |    counter |counter_n_bit      |    46|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19845 ; free virtual = 32737
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2010.434 ; gain = 215.406 ; free physical = 19866 ; free virtual = 32758
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2010.434 ; gain = 388.125 ; free physical = 19866 ; free virtual = 32758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.434 ; gain = 0.000 ; free physical = 19864 ; free virtual = 32756
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 25 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2010.434 ; gain = 590.285 ; free physical = 19893 ; free virtual = 32785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2010.434 ; gain = 0.000 ; free physical = 19893 ; free virtual = 32785
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nsh1/NSHcx203/Lab4/task4/task4.runs/synth_1/counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_utilization_synth.rpt -pb counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 16:35:39 2024...
