// Seed: 2601815936
module module_0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    output wire id_8,
    input wand id_9,
    output tri0 id_10
);
  always @(posedge id_6) id_8 = 1;
  module_0();
endmodule
module module_2 (
    input  uwire id_0,
    output logic id_1
);
  reg id_3;
  assign id_3 = 1;
  module_0();
  initial begin
    id_1 <= id_3;
  end
endmodule
