INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/W1/Proiect_D1_CraciunM_Tema/Proiect_D1_CraciunM_Tema.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_behav
INFO: [VRFC 10-311] analyzing module mux_2_1_struc
INFO: [VRFC 10-311] analyzing module tb_top
