// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module branch_unit(	// src/main/scala/Backend/FU.scala:228:7
  input         clock,	// src/main/scala/Backend/FU.scala:228:7
                io_flush,	// src/main/scala/Backend/FU.scala:231:16
                io_FU_input_valid,	// src/main/scala/Backend/FU.scala:231:16
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,	// src/main/scala/Backend/FU.scala:231:16
  input         io_FU_input_bits_decoded_instruction_RD_valid,	// src/main/scala/Backend/FU.scala:231:16
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,	// src/main/scala/Backend/FU.scala:231:16
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,	// src/main/scala/Backend/FU.scala:231:16
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,	// src/main/scala/Backend/FU.scala:231:16
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,	// src/main/scala/Backend/FU.scala:231:16
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,	// src/main/scala/Backend/FU.scala:231:16
  input  [31:0] io_FU_input_bits_RS1_data,	// src/main/scala/Backend/FU.scala:231:16
                io_FU_input_bits_RS2_data,	// src/main/scala/Backend/FU.scala:231:16
                io_FU_input_bits_fetch_PC,	// src/main/scala/Backend/FU.scala:231:16
  output        io_FU_output_valid,	// src/main/scala/Backend/FU.scala:231:16
  output [6:0]  io_FU_output_bits_RD,	// src/main/scala/Backend/FU.scala:231:16
  output [31:0] io_FU_output_bits_RD_data,	// src/main/scala/Backend/FU.scala:231:16
  output        io_FU_output_bits_RD_valid,	// src/main/scala/Backend/FU.scala:231:16
  output [31:0] io_FU_output_bits_fetch_PC,	// src/main/scala/Backend/FU.scala:231:16
  output        io_FU_output_bits_branch_taken,	// src/main/scala/Backend/FU.scala:231:16
  output [31:0] io_FU_output_bits_target_address,	// src/main/scala/Backend/FU.scala:231:16
  output        io_FU_output_bits_branch_valid,	// src/main/scala/Backend/FU.scala:231:16
  output [5:0]  io_FU_output_bits_ROB_index,	// src/main/scala/Backend/FU.scala:231:16
  output [1:0]  io_FU_output_bits_fetch_packet_index	// src/main/scala/Backend/FU.scala:231:16
);

  reg [31:0] io_FU_output_bits_fetch_PC_REG;	// src/main/scala/Backend/FU.scala:335:56
  reg [1:0]  io_FU_output_bits_fetch_packet_index_REG;	// src/main/scala/Backend/FU.scala:336:56
  reg        io_FU_output_bits_branch_valid_REG;	// src/main/scala/Backend/FU.scala:340:53
  reg        io_FU_output_bits_branch_taken_REG;	// src/main/scala/Backend/FU.scala:343:56
  reg [31:0] io_FU_output_bits_target_address_REG;	// src/main/scala/Backend/FU.scala:344:56
  reg [6:0]  io_FU_output_bits_RD_REG;	// src/main/scala/Backend/FU.scala:347:56
  reg        io_FU_output_bits_RD_valid_REG;	// src/main/scala/Backend/FU.scala:348:56
  reg [31:0] io_FU_output_bits_RD_data_REG;	// src/main/scala/Backend/FU.scala:349:56
  reg [5:0]  io_FU_output_bits_ROB_index_REG;	// src/main/scala/Backend/FU.scala:350:56
  reg        io_FU_output_valid_REG;	// src/main/scala/Backend/FU.scala:351:56
  always @(posedge clock) begin	// src/main/scala/Backend/FU.scala:228:7
    automatic logic [31:0] _instruction_PC_T_1 =
      io_FU_input_bits_fetch_PC
      + {28'h0, io_FU_input_bits_decoded_instruction_packet_index, 2'h0};	// src/main/scala/Backend/FU.scala:228:7, :253:60
    automatic logic        BRANCH =
      io_FU_input_bits_decoded_instruction_instructionType == 5'h18;	// src/main/scala/Backend/FU.scala:266:41
    automatic logic        EQ =
      io_FU_input_bits_RS1_data == io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;	// src/main/scala/Backend/FU.scala:228:7, :266:41, :267:{68,78}, :285:{37,58}
    automatic logic        NE =
      io_FU_input_bits_RS1_data != io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1;	// src/main/scala/Backend/FU.scala:228:7, :266:41, :268:{68,78}, :286:{37,58}
    automatic logic        LT =
      $signed(io_FU_input_bits_RS1_data) < $signed(io_FU_input_bits_RS2_data) & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4;	// src/main/scala/Backend/FU.scala:228:7, :266:41, :269:{68,78}, :287:{39,58}
    automatic logic        GE =
      $signed(io_FU_input_bits_RS1_data) >= $signed(io_FU_input_bits_RS2_data) & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5;	// src/main/scala/Backend/FU.scala:266:41, :270:{68,78}, :288:{38,58}
    automatic logic        LTU =
      io_FU_input_bits_RS1_data < io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h6;	// src/main/scala/Backend/FU.scala:266:41, :271:{68,78}, :289:{39,58}
    automatic logic        GEU =
      io_FU_input_bits_RS1_data >= io_FU_input_bits_RS2_data & BRANCH
      & (&io_FU_input_bits_decoded_instruction_FUNCT3);	// src/main/scala/Backend/FU.scala:266:41, :272:{68,78}, :290:{38,58}
    automatic logic        JAL =
      io_FU_input_bits_decoded_instruction_instructionType == 5'h1B;	// src/main/scala/Backend/FU.scala:291:36
    automatic logic        JALR =
      io_FU_input_bits_decoded_instruction_instructionType == 5'h19;	// src/main/scala/Backend/FU.scala:292:36
    automatic logic [31:0] _GEN =
      {{19{io_FU_input_bits_decoded_instruction_IMM[12]}},
       io_FU_input_bits_decoded_instruction_IMM[12:0]};	// src/main/scala/Backend/FU.scala:311:{15,21}, :324:76
    io_FU_output_bits_fetch_PC_REG <= io_FU_input_bits_fetch_PC;	// src/main/scala/Backend/FU.scala:335:56
    io_FU_output_bits_fetch_packet_index_REG <=
      io_FU_input_bits_decoded_instruction_packet_index;	// src/main/scala/Backend/FU.scala:336:56
    io_FU_output_bits_branch_valid_REG <= BRANCH | JAL | JALR;	// src/main/scala/Backend/FU.scala:266:41, :291:36, :292:36, :340:{53,61,68}
    io_FU_output_bits_branch_taken_REG <= EQ | NE | LT | GE | LTU | GEU | JAL | JALR;	// src/main/scala/Backend/FU.scala:267:68, :268:68, :269:68, :270:68, :271:68, :272:68, :285:58, :286:58, :287:58, :288:58, :289:58, :290:58, :291:36, :292:36, :324:{21,35}, :325:{21,35}, :326:{21,35}, :327:{21,35}, :328:{21,35}, :329:{21,35}, :330:{21,35}, :331:21, :343:56
    io_FU_output_bits_target_address_REG <=
      EQ
        ? _instruction_PC_T_1 + _GEN
        : NE
            ? _instruction_PC_T_1 + _GEN
            : LT
                ? _instruction_PC_T_1 + _GEN
                : GE
                    ? _instruction_PC_T_1 + _GEN
                    : LTU
                        ? _instruction_PC_T_1 + _GEN
                        : GEU
                            ? _instruction_PC_T_1 + _GEN
                            : JAL
                                ? _instruction_PC_T_1
                                  + {{11{io_FU_input_bits_decoded_instruction_IMM[20]}},
                                     io_FU_input_bits_decoded_instruction_IMM}
                                : JALR
                                    ? io_FU_input_bits_RS1_data
                                      + {{20{io_FU_input_bits_decoded_instruction_IMM[11]}},
                                         io_FU_input_bits_decoded_instruction_IMM[11:0]}
                                    : io_FU_input_bits_fetch_PC + 32'h10;	// src/main/scala/Backend/FU.scala:253:60, :267:68, :268:68, :269:68, :270:68, :271:68, :272:68, :285:58, :286:58, :287:58, :288:58, :289:58, :290:58, :291:36, :292:36, :299:{21,50}, :314:15, :317:{15,21}, :324:{21,58,76}, :325:{21,58,76}, :326:{21,58,76}, :327:{21,58,76}, :328:{21,58,76}, :329:{21,58,76}, :330:{21,58,76}, :331:{21,58,76}, :344:56
    io_FU_output_bits_RD_REG <= io_FU_input_bits_decoded_instruction_RD;	// src/main/scala/Backend/FU.scala:347:56
    io_FU_output_bits_RD_valid_REG <= io_FU_input_bits_decoded_instruction_RD_valid;	// src/main/scala/Backend/FU.scala:348:56
    io_FU_output_bits_RD_data_REG <= _instruction_PC_T_1 + 32'h4;	// src/main/scala/Backend/FU.scala:253:60, :349:{56,72}
    io_FU_output_bits_ROB_index_REG <= io_FU_input_bits_decoded_instruction_ROB_index;	// src/main/scala/Backend/FU.scala:350:56
    io_FU_output_valid_REG <= io_FU_input_valid & ~io_flush;	// src/main/scala/Backend/FU.scala:351:{56,75,78}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Backend/FU.scala:228:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Backend/FU.scala:228:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Backend/FU.scala:228:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Backend/FU.scala:228:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/Backend/FU.scala:228:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Backend/FU.scala:228:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Backend/FU.scala:228:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Backend/FU.scala:228:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/Backend/FU.scala:228:7
        end	// src/main/scala/Backend/FU.scala:228:7
        io_FU_output_bits_fetch_PC_REG = _RANDOM[2'h0];	// src/main/scala/Backend/FU.scala:228:7, :335:56
        io_FU_output_bits_fetch_packet_index_REG = _RANDOM[2'h1][1:0];	// src/main/scala/Backend/FU.scala:228:7, :336:56
        io_FU_output_bits_branch_valid_REG = _RANDOM[2'h1][2];	// src/main/scala/Backend/FU.scala:228:7, :336:56, :340:53
        io_FU_output_bits_branch_taken_REG = _RANDOM[2'h1][3];	// src/main/scala/Backend/FU.scala:228:7, :336:56, :343:56
        io_FU_output_bits_target_address_REG = {_RANDOM[2'h1][31:4], _RANDOM[2'h2][3:0]};	// src/main/scala/Backend/FU.scala:228:7, :336:56, :344:56
        io_FU_output_bits_RD_REG = _RANDOM[2'h2][10:4];	// src/main/scala/Backend/FU.scala:228:7, :344:56, :347:56
        io_FU_output_bits_RD_valid_REG = _RANDOM[2'h2][11];	// src/main/scala/Backend/FU.scala:228:7, :344:56, :348:56
        io_FU_output_bits_RD_data_REG = {_RANDOM[2'h2][31:12], _RANDOM[2'h3][11:0]};	// src/main/scala/Backend/FU.scala:228:7, :344:56, :349:56
        io_FU_output_bits_ROB_index_REG = _RANDOM[2'h3][17:12];	// src/main/scala/Backend/FU.scala:228:7, :349:56, :350:56
        io_FU_output_valid_REG = _RANDOM[2'h3][18];	// src/main/scala/Backend/FU.scala:228:7, :349:56, :351:56
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Backend/FU.scala:228:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Backend/FU.scala:228:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_FU_output_valid = io_FU_output_valid_REG;	// src/main/scala/Backend/FU.scala:228:7, :351:56
  assign io_FU_output_bits_RD = io_FU_output_bits_RD_REG;	// src/main/scala/Backend/FU.scala:228:7, :347:56
  assign io_FU_output_bits_RD_data = io_FU_output_bits_RD_data_REG;	// src/main/scala/Backend/FU.scala:228:7, :349:56
  assign io_FU_output_bits_RD_valid = io_FU_output_bits_RD_valid_REG;	// src/main/scala/Backend/FU.scala:228:7, :348:56
  assign io_FU_output_bits_fetch_PC = io_FU_output_bits_fetch_PC_REG;	// src/main/scala/Backend/FU.scala:228:7, :335:56
  assign io_FU_output_bits_branch_taken = io_FU_output_bits_branch_taken_REG;	// src/main/scala/Backend/FU.scala:228:7, :343:56
  assign io_FU_output_bits_target_address = io_FU_output_bits_target_address_REG;	// src/main/scala/Backend/FU.scala:228:7, :344:56
  assign io_FU_output_bits_branch_valid = io_FU_output_bits_branch_valid_REG;	// src/main/scala/Backend/FU.scala:228:7, :340:53
  assign io_FU_output_bits_ROB_index = io_FU_output_bits_ROB_index_REG;	// src/main/scala/Backend/FU.scala:228:7, :350:56
  assign io_FU_output_bits_fetch_packet_index = io_FU_output_bits_fetch_packet_index_REG;	// src/main/scala/Backend/FU.scala:228:7, :336:56
endmodule

