*********************************************************************************
Commit: 47718721d6c9568d8e86d0f13869ae6d78a5e35a 
*********************************************************************************

[MRC], [SiliconPkg]

  [ARL-S | DDR5] Max Frequency change in MRC for SAGV Disable
  
  [Feature Description]
  Utilize MrcBoardDesignFreqCheck to set MaxFreq to align FreqMax with
  POR frequency when SAGV is disabled
  1. Update UdimmSDaisy, SoDimmSDaisy, SoDimmHxTee based on POR FreqMax
  2. Set BoardStackUp to Freq Limited
  2. Set BoardTopology accordingly (0 - Daisy for LGA, 1 - Tee for BGA)
                                                  ^^                    
  
  Package/Module:
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl, MeteorLakeBoardPkg
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 15016587333
  Change-Id: I189f1982900123737251ea8aab94cab5c5bd3f0b
  Original commit hash: ee6f52c53490b6712c90feb1abaf55ab7a73a129
  
  [Changed Files]
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: LG

*********************************************************************************
Commit: c0104d7554b217307fc994386e2ef8e0047c9193 
*********************************************************************************

[MRC], [SiliconPkg]

  [ARL-S | DDR5] DIMM CACTLE MR22 register update
  
  [Feature Description]
  For MR22 CACTLE:
  Add B-Die and set to 2 for -S SODIMM
  Revert D-Die to 0 for -S UDIMM
  ^^^^^^                         
  Revert to 0 for all -HX
  ^^^^^^                  
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 15016555060
  Change-Id: I668846a36a5f03b8f60819818c6f8279a77dc3e3
  Original commit hash: bfed6c8a43d5c5a14f65ac9ff6448e725644bfa0
  
  [Changed Files]
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ed49be232dc6a40b761d50809aa172648866e28f 
*********************************************************************************

[MRC], [SiliconPkg]

  [ARL-S | DDR5] Low/Failed CmdVref
  
  [Feature Description]
  Program MR22 CACTLE to improve CmdVref margin for 6400 DIMM:
  LGA:
  ^^   
  2 for HX A-Die, MC D-Die
  1 for HX M-Die
  BGA:
  1 for HX A-Die, HX M-Die
  0 for MC D-Die
  Added ShowDdr5Info to Read MR22
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  S
  
  Hsd-es-id: 22020276850
  Change-Id: Ie46badbc79ce8dbd83f41fa52b3177d96157a519
  Original commit hash: 4d20cfedbbf9dc054f09c7af8adbe7849a6a655d
  
  [Changed Files]
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: LG

################################################################################

Report Summary: Backstop found 3 suspect commits for review 

Warnings Found:
  Commit: 4771872    --Commit Message Contains Oem: LG
  Commit: c0104d7    --Commit Message Contains Key Word: revert
  Commit: ed49be2    --Commit Message Contains Oem: LG
