Source Block: hdl/library/common/up_tdd_cntrl.v@165:175@HdlIdDef
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_infinite_burst = 1'h0;
  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;

Diff Content:
- 170   reg             up_tdd_infinite_burst = 1'h0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_tdd_cntrl.v@159:169

  reg             up_tdd_enable = 1'h0;
  reg             up_tdd_start = 1'h0;
  reg             up_tdd_update_regs = 1'h0;
  reg             up_tdd_counter_reset = 1'h0;
  reg             up_tdd_secondary = 1'h0;
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;

Clone Blocks 2:
hdl/library/common/up_tdd_cntrl.v@166:176
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_infinite_burst = 1'h0;
  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;

Clone Blocks 3:
hdl/library/common/ad_tdd_control.v@159:169
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_rx_on_1_d = 22'h0;

Clone Blocks 4:
hdl/library/common/ad_tdd_control.v@156:166
  reg             tdd_start_d = 1'h0;
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;

Clone Blocks 5:
hdl/library/common/up_tdd_cntrl.v@161:171
  reg             up_tdd_start = 1'h0;
  reg             up_tdd_update_regs = 1'h0;
  reg             up_tdd_counter_reset = 1'h0;
  reg             up_tdd_secondary = 1'h0;
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_infinite_burst = 1'h0;
  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;

Clone Blocks 6:
hdl/library/common/ad_tdd_control.v@160:170
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;
  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;

  reg   [21:0]    tdd_rx_on_1_d = 22'h0;
  reg   [21:0]    tdd_rx_off_1_d = 22'h0;

Clone Blocks 7:
hdl/library/common/up_tdd_cntrl.v@163:173
  reg             up_tdd_counter_reset = 1'h0;
  reg             up_tdd_secondary = 1'h0;
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_infinite_burst = 1'h0;
  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;

Clone Blocks 8:
hdl/library/common/up_tdd_cntrl.v@168:178
  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_infinite_burst = 1'h0;
  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;

Clone Blocks 9:
hdl/library/common/up_tdd_cntrl.v@170:180
  reg             up_tdd_infinite_burst = 1'h0;
  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_rx_off_1 = 22'h0;

Clone Blocks 10:
hdl/library/common/up_tdd_cntrl.v@164:174
  reg             up_tdd_secondary = 1'h0;
  reg     [21:0]  up_tdd_counter_init = 22'h0;
  reg     [21:0]  up_tdd_frame_length = 22'h0;

  reg             up_tdd_burst_en = 1'h0;
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_infinite_burst = 1'h0;
  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;

Clone Blocks 11:
hdl/library/common/ad_tdd_control.v@154:164

  reg             tdd_secondary_d = 1'h0;
  reg             tdd_start_d = 1'h0;
  reg   [21:0]    tdd_counter_init_d = 22'h0;
  reg   [21:0]    tdd_frame_length_d = 22'h0;
  reg             tdd_burst_en_d = 1'h0;
  reg   [ 5:0]    tdd_burst_count_d = 5'h0;
  reg             tdd_infinite_burst_d = 1'h0;
  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;

  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;

Clone Blocks 12:
hdl/library/common/up_tdd_cntrl.v@169:179
  reg     [ 5:0]  up_tdd_burst_count = 6'h0;
  reg             up_tdd_infinite_burst = 1'h0;
  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;

  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;
  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;
  reg     [21:0]  up_tdd_rx_on_1 = 22'h0;

