// Seed: 3454638013
module module_0 (
    input id_0,
    inout id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input id_6
);
  assign id_1 = id_6 == id_2;
endmodule
