#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 27 19:49:42 2022
# Process ID: 9076
# Current directory: C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.runs/synth_1
# Command line: vivado.exe -log driver_7seg_8characters.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source driver_7seg_8characters.tcl
# Log file: C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.runs/synth_1/driver_7seg_8characters.vds
# Journal file: C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source driver_7seg_8characters.tcl -notrace
Command: synth_design -top driver_7seg_8characters -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1824] circular dependency found for file C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/new/top.vhd while ordering
WARNING: [Synth 8-1824] circular dependency found for file C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/new/top.vhd while ordering
WARNING: [Synth 8-1824] circular dependency found for file C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/new/top.vhd while ordering
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit bus_multiplexer_pkg [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/alphabet_to_code.vhd:24]
WARNING: [Synth 8-2600] re-analyze unit switch_to_message since unit bus_multiplexer_pkg is overwritten or removed [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/switch_to_message.vhd:43]
WARNING: [Synth 8-1564] actual expression for generic text_length_i cannot reference a signal [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/new/top.vhd:84]
WARNING: [Synth 8-1564] actual expression for generic code_length_i cannot reference a signal [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/new/top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8characters' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/driver_7seg_8characters.vhd:66]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'alphabet_7seg' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/alphabet_7seg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alphabet_7seg' (3#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/alphabet_7seg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8characters' (4#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/sources_1/imports/new/driver_7seg_8characters.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------------+--------------------+---------------+----------------+
|Module Name             | RTL Object         | Depth x Width | Implemented As | 
+------------------------+--------------------+---------------+----------------+
|alphabet_7seg           | seg_o              | 64x7          | LUT            | 
|driver_7seg_8characters | alphabet2seg/seg_o | 64x7          | LUT            | 
+------------------------+--------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     9|
|6     |LUT4   |     3|
|7     |LUT5   |     2|
|8     |LUT6   |    23|
|9     |MUXF7  |     6|
|10    |FDRE   |    36|
|11    |FDSE   |    13|
|12    |IBUF   |    50|
|13    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 999.676 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 999.676 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 999.676 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1010.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 39 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1010.660 ; gain = 10.984
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220420/Test_02/Test_02.runs/synth_1/driver_7seg_8characters.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file driver_7seg_8characters_utilization_synth.rpt -pb driver_7seg_8characters_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 19:50:24 2022...
