[
  {
    "author": [
      {
        "family": "Moore",
        "given": "G."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "82–85"
    ],
    "title": [
      "Cramming more components onto integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "86"
    ]
  },
  {
    "author": [
      {
        "given": "S.I.A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Austin, TX"
    ],
    "publisher": [
      "SEMATECH"
    ],
    "title": [
      "Semiconductor Industries Association, The International Technology Roadmap for Semiconductor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Garrou",
        "given": "P."
      },
      {
        "family": "Bower",
        "given": "C."
      },
      {
        "family": "Ramm",
        "given": "P."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "978–3–527–32034–9"
    ],
    "publisher": [
      "Wiley-VCH"
    ],
    "title": [
      "Handbook of 3D Integration"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pavlidis",
        "given": "V.F."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "978–0–12–374343–5"
    ],
    "publisher": [
      "Morgen Kaufmann"
    ],
    "title": [
      "Three-Dimensional Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2013"
    ],
    "title": [
      "Stratix V device overview"
    ],
    "type": null,
    "url": [
      "www.altera.com"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Two flows for partial reconfiguration: module based or difference based"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/bvdocs/appnotes/xapp290.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Francis",
        "given": "R."
      },
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1217–1225"
    ],
    "title": [
      "Architecture of field-programmable gate arrays: the effect of logic functionality on area efficiency"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "10–15"
    ],
    "title": [
      "How much logic should go in an FPGA logic block?"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. VLSI Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "288–298"
    ],
    "title": [
      "The Effect of LUT and cluster size on deep-submicron FPGA performance and density"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M."
      },
      {
        "family": "Gamal",
        "given": "A.E."
      },
      {
        "family": "Lu",
        "given": "Y.-C."
      },
      {
        "family": "Wong",
        "given": "S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the 2006 ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2006-02-22"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "pages": [
      "113–122"
    ],
    "title": [
      "Performance benefits of monolithically stacked 3D FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2007"
    ],
    "doi": [
      "10.1109/TCAD."
    ],
    "issue": [
      "2"
    ],
    "note": [
      "2006.884574 (IEEE Council on Electronic Design Automation"
    ],
    "pages": [
      "203–215"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "article-journal",
    "url": [
      "http://dx.doi.org/10.1109/TCAD."
    ],
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Array"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "175–184"
    ],
    "title": [
      "Architecture evaluation for power-efficient FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Maidee",
        "given": "C.Ababei P."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Field Programmable Logic and Application"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "pages": [
      "14",
      "874–880"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Reconfigurable Architectures for General-Purpose Computing",
      "Exploring potential benefits of 3D FPGA integration"
    ],
    "type": "chapter",
    "volume": [
      "3203"
    ]
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Bartzas",
        "given": "A."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Int. J. Reconfig. Comput"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Architecture level exploration of alternative schmes targeting 3D FPGAs: a software supported methodology"
    ],
    "type": "article-journal",
    "volume": [
      "2008"
    ]
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Pavlidis",
        "given": "V.F."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "ACM Trans. Reconfig. Technol. Syst"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "A Novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. VLSI Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1051–1065"
    ],
    "title": [
      "Unifying mesh- and tree-based programmable interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Rubin",
        "given": "R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. VLSI Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1038–1050"
    ],
    "title": [
      "Design of FPGA interconnect for multilevel metallization"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Masson",
        "given": "C."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "NOCS-2007"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "243–252"
    ],
    "title": [
      "Mesh of tree: unifying mesh and MFPGA for better device performances"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Int. J. Reconfig. Comput"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "FPGA interconnect topologies exploration"
    ],
    "type": "article-journal",
    "volume": [
      "2009"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Hilbert",
        "given": "M."
      },
      {
        "family": "Hong",
        "given": "S."
      },
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Naperville, IL"
    ],
    "title": [
      "Techniques for Producing 3D ICs with High-Density Interconnect (Tezzaron Semiconductor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IMAPS International Conference on Device Packaging (TAI3"
    ],
    "date": [
      "2010-03"
    ],
    "location": [
      "Scottsdale, AZ"
    ],
    "title": [
      "Advances in 3D memory and logic devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "B."
      },
      {
        "family": "Russo",
        "given": "R."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1469–1479"
    ],
    "title": [
      "On a pin versus block relationship for partitions of logic graphs"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Pistorius",
        "given": "J."
      },
      {
        "family": "Hutton",
        "given": "M."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of the International Workshop on System Level Interconnect Prediction"
    ],
    "date": [
      "2003-04"
    ],
    "location": [
      "Monterey, Calif, USA"
    ],
    "pages": [
      "31–38"
    ],
    "title": [
      "Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "82–85"
    ],
    "title": [
      "Cramming more components onto integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "86"
    ]
  },
  {
    "author": [
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Fan",
        "given": "A."
      },
      {
        "family": "Chung",
        "given": "J."
      },
      {
        "family": "Reif",
        "given": "R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the IEEE International Interconnect Technology Conference"
    ],
    "date": [
      "1999-05"
    ],
    "pages": [
      "233–235,"
    ],
    "title": [
      "Wire-length distribution of three-dimensional integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Reif",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale (VLSI) Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "671–678"
    ],
    "title": [
      "System level performance evaluation of three-dimensional integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Stroobandt",
        "given": "D."
      },
      {
        "family": "Campenhout",
        "given": "J.",
        "particle": "Van"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEICE Trans. Inform. Syst. Spec. Issue Phys. Des. Deep Sub-micron"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "99–105"
    ],
    "title": [
      "Accurate interconnection lengths in three-dimensional computer systems"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Joyner",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale (VLSI) Syst"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "922–928"
    ],
    "title": [
      "Impact of three-dimensional architectures on interconnects in gigascale integration"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Joyner",
        "given": "J.W."
      },
      {
        "family": "Zarkesh-Ha",
        "given": "P."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      },
      {
        "family": "Zhang",
        "given": "R."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      },
      {
        "family": "Janes",
        "given": "D.B."
      },
      {
        "family": "Joyner",
        "given": "J.W."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings IEEE International ASIC/SOC Conference",
      "Proceedings of the IEEE International Interconnect Technology Conference",
      "IEEE Trans. Elect. Devices"
    ],
    "date": [
      "2001-09",
      "2001",
      "2002-06-09"
    ],
    "note": [
      "B.S. Cherkauer, E.G. Friedman, A unified design methodology for CMOS tapered buffers."
    ],
    "pages": [
      "147–151,",
      "7",
      "638–652",
      "8",
      "148–150,"
    ],
    "title": [
      "2 Three-Dimensional Integration: A More Than Moore Technology 6",
      "A Stochastic global net-length distribution for a three-dimensional system-on-a-chip (3D-SoC",
      "Stochastic interconnect modeling, power trends, and performance characterization of 3-D circuits",
      "Opportunities for reduced power distribution using three-dimensional integration"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "given": "I.E.E.E."
      }
    ],
    "container-title": [
      "Syst"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "99–111"
    ],
    "title": [
      "Very Large Scale (VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Banerjee",
        "given": "K."
      },
      {
        "family": "Souri",
        "given": "S.K."
      },
      {
        "family": "Kapour",
        "given": "P."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "602–633"
    ],
    "title": [
      "3D-ICs: A novel chip design paradigm for improving deep-submicrometer interconnect performance and systems-on-chip integration"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Koyanagi",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "17–22"
    ],
    "title": [
      "Future system-on-silicon LSI chips"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "V.K."
      },
      {
        "family": "Bhanja",
        "given": "S."
      },
      {
        "family": "Chapman",
        "given": "G.H."
      },
      {
        "family": "Doddannagari",
        "given": "L."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the IEEE International System on Chip Conference"
    ],
    "date": [
      "2005-09"
    ],
    "pages": [
      "243–246,"
    ],
    "title": [
      "A highly reconfigurable computing array: DSP plane of a 3D heterogeneous SoC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pavlidis",
        "given": "V.F."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "978–0–12–374343–5"
    ],
    "title": [
      "Three-Dimensional Integrated Circuit Design Morgen Kaufmann",
      "ISBN"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gutmann",
        "given": "R.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Polymers Adhesives Microelectron. Photon"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "173–180,"
    ],
    "title": [
      "Three-dimensional (3D) ICs: a technology platform for integrated systems and opportunities for new polymeric adhesives"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Healy",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "38–52"
    ],
    "title": [
      "Multiobjective microarchitectural floorplanning for 2-D and 3-D ICs"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Garrou",
        "given": "P."
      },
      {
        "family": "Bower",
        "given": "C."
      },
      {
        "family": "Ramm",
        "given": "P."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "978–3–527–32034–9"
    ],
    "publisher": [
      "Wiley-VCH"
    ],
    "title": [
      "Handbook of 3D Integration"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tummula",
        "given": "R."
      },
      {
        "family": "Swaminathan",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "System-On-Package: Miniaturization of the Entire System"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lau",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IMAPS transactions. J. Microelectron. Electron. Packag"
    ],
    "date": [
      "2010"
    ],
    "note": [
      "First Quarter Issue),"
    ],
    "title": [
      "Critical issues of 3D IC integration"
    ],
    "type": "article-journal",
    "volume": [
      "35–43"
    ]
  },
  {
    "author": [
      {
        "family": "Lau",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "19."
    ],
    "note": [
      "posted at 3D InCites on June 29 (2010),",
      "Accessed 29 June 2010"
    ],
    "title": [
      "Heart and Soul of 3D IC Integration"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Guarini",
        "given": "K.W."
      },
      {
        "family": "Topol",
        "given": "A.T."
      },
      {
        "family": "Ieong",
        "given": "M."
      },
      {
        "family": "Yu",
        "given": "R."
      },
      {
        "family": "Shi",
        "given": "L."
      },
      {
        "family": "Newport",
        "given": "M.R."
      },
      {
        "family": "Frank",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Integrated Circuit (IC) fabrication, in IEDM Technical Digest"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "943–945,"
    ],
    "title": [
      "Electrical integrity of state-of-the-art 0.13μm SOI CMOS devices and circuits transferred for Threedimensional (3D"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Berridge",
        "given": "R."
      },
      {
        "family": "Averill",
        "given": "R.M.",
        "suffix": "III"
      },
      {
        "family": "Barish",
        "given": "A.E."
      },
      {
        "family": "Bowen",
        "given": "M.A."
      },
      {
        "family": "Camporese",
        "given": "P.J."
      },
      {
        "family": "DiLullo",
        "given": "J."
      },
      {
        "family": "Dudley",
        "given": "P.E."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "685–714"
    ],
    "title": [
      "IBM POWER6 microprocessor physical design and design methodology"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Orii",
        "given": "Y."
      },
      {
        "family": "Nishio",
        "given": "T."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Electronic Components and Technology Conference (ECTC"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Reno, NV"
    ],
    "title": [
      "Ultra-thin POP technologies using 50 μm pitch flip chip C4 interconnections"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "J.J.Q."
      },
      {
        "family": "Gutmann",
        "given": "R."
      },
      {
        "family": "Matthias",
        "given": "T."
      },
      {
        "family": "Lindner",
        "given": "P."
      }
    ],
    "citation-number": [
      "23."
    ],
    "note": [
      "Accessed Aug 2005"
    ],
    "title": [
      "Aligned wafer bonding for 3-D interconnect"
    ],
    "type": null,
    "url": [
      "http://www.reed-electronics.com/semiconductor/article/CA630263."
    ]
  },
  {
    "author": [
      {
        "family": "Takahaski",
        "given": "K."
      },
      {
        "family": "Taguchi",
        "given": "Y."
      },
      {
        "family": "Tomisaka",
        "given": "M."
      },
      {
        "family": "Yonemara",
        "given": "H."
      },
      {
        "family": "Hoshino",
        "given": "M."
      },
      {
        "family": "Ueno",
        "given": "M."
      },
      {
        "family": "Egawa",
        "given": "Y."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of the 54th Electronic Components and Technology Conference"
    ],
    "date": [
      "2004-06-01"
    ],
    "pages": [
      "601–609,"
    ],
    "title": [
      "Process integration of 3D chip stack with vertical interconnection"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Umemoto",
        "given": "M."
      },
      {
        "family": "Tanida",
        "given": "K."
      },
      {
        "family": "Nemoto",
        "given": "Y."
      },
      {
        "family": "Hoshino",
        "given": "M."
      },
      {
        "family": "Kojima",
        "given": "K."
      },
      {
        "family": "Shirai",
        "given": "Y."
      },
      {
        "family": "Takahashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of the 54th Electronic Components and Technology Conference"
    ],
    "date": [
      "2004-06-01"
    ],
    "pages": [
      "616–623,"
    ],
    "title": [
      "High performance vertical interconnection for high-density 3D chip stacking package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feil",
        "given": "M."
      },
      {
        "family": "Adler",
        "given": "C."
      },
      {
        "family": "Hemmetzberger",
        "given": "D."
      },
      {
        "family": "Konig",
        "given": "M."
      },
      {
        "family": "Bock",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the 54th Electronic Components and Technology Conference"
    ],
    "date": [
      "2004-06-01"
    ],
    "pages": [
      "35–40,"
    ],
    "title": [
      "The challenge of ultra thin chip assembly"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutter",
        "given": "M."
      },
      {
        "family": "Hohnke",
        "given": "F."
      },
      {
        "family": "Oppermann",
        "given": "H."
      },
      {
        "family": "Klein",
        "given": "M."
      },
      {
        "family": "Engelmann",
        "given": "G."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the 54th Electronic Components and Technology Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "49–57"
    ],
    "title": [
      "Assembly and reliability of flip chip solder joints using miniaturized Au/Sn bumps"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kripeshm",
        "given": "V."
      },
      {
        "family": "Yoon",
        "given": "S."
      },
      {
        "family": "Yoon",
        "given": "S.W."
      },
      {
        "family": "Ganesh",
        "given": "V.P."
      },
      {
        "family": "Khan",
        "given": "N."
      },
      {
        "family": "Rotaru",
        "given": "M.D."
      },
      {
        "family": "Fang",
        "given": "W."
      },
      {
        "family": "Iyer",
        "given": "M.K."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans. Adv. Packag"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "377–386"
    ],
    "title": [
      "Three-dimensional system-in-package using stacked silicon platform technology"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Ikeda",
        "given": "H."
      },
      {
        "family": "Kawano",
        "given": "M."
      },
      {
        "family": "Mitsuhashi",
        "given": "T."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "SEMI Technology Symposium (STS) 2005 Proceedings, Session 9"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "37–42"
    ],
    "title": [
      "Stacked memory chip technology development"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Hilbert",
        "given": "M."
      },
      {
        "family": "Hong",
        "given": "S."
      },
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Tezzaron Semiconductor Naperville, IL"
    ],
    "title": [
      "Techniques for Producing 3D ICs with High-Density Interconnect"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IMAPS International Conference on Device Packaging, TAI3"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Scottsdale, AZ"
    ],
    "title": [
      "Advances in 3D memory and logic devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jang",
        "given": "D.Min"
      },
      {
        "family": "Ryu",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "K.Yong"
      },
      {
        "family": "Cho",
        "given": "B.Hoon"
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Oh",
        "given": "T.Sung"
      },
      {
        "family": "Lee",
        "given": "W.Jong"
      },
      {
        "family": "Yu",
        "given": "J."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings 57th Electronic Components and Technology Conference, ECTC-07"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Reno, NV"
    ],
    "pages": [
      "847–852"
    ],
    "title": [
      "Development and evaluation of 3-D SiP with vertically interconnected Through Silicon Vias (TSV"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sadaka",
        "given": "M."
      },
      {
        "family": "Radu",
        "given": "I."
      },
      {
        "family": "Cioccio",
        "given": "L.",
        "particle": "di"
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE International Conference on IC Design and Technology (ICICDT"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Grenoble, France"
    ],
    "pages": [
      "106–109"
    ],
    "title": [
      "3D Integration: advantages, enabling technologies and applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koester",
        "given": "S.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IBM J. Res. Technol. IBM Res. Dev"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "585–597"
    ],
    "title": [
      "Wafer level 3D integration technology"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Goldberg",
        "given": "D.E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Reading"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Genetic Algorithms in Search, Optimization, and Machine Learning"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Harter",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Three-Dimensional Integrated Circuit Layout"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ryu",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of IEEE Topical Meeting Electrical Performance of Electronic Packaging"
    ],
    "date": [
      "2005-10"
    ],
    "pages": [
      "151–154,"
    ],
    "title": [
      "High frequency electrical circuit model of chip-to-chip vertical via interconnection for 3-D chip stacking package"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jang",
        "given": "D.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proceedings of the IEEE International Electronic Components Technology Conference"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "847–850,"
    ],
    "title": [
      "Development and evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pavlidis",
        "given": "V.F."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of the ACM Great Lakes Symposium on VLSI"
    ],
    "date": [
      "2005-04"
    ],
    "pages": [
      "20–25,"
    ],
    "title": [
      "Interconnect delay minimization through interlayer via placement in 3-D ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tayu",
        "given": "S."
      },
      {
        "family": "Ueno",
        "given": "S."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits Systems"
    ],
    "date": [
      "2007-05"
    ],
    "pages": [
      "3399–3402,"
    ],
    "title": [
      "On the complexity of three-dimensional channel routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Addo-Quaye",
        "given": "C."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proceedings of the IEEE International SOC Conference"
    ],
    "date": [
      "2005-09"
    ],
    "pages": [
      "25–28,"
    ],
    "title": [
      "Thermal-aware mapping and placement for 3-D NoC designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D.Hyun"
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Lim",
        "given": "S.Kyu"
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "ACM/IEEE International Workshop on System Level Interconnect Prediction"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Knickerbocker",
        "given": "J.U."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Three-dimensional silicon integration"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Chiang",
        "given": "T.-Y."
      },
      {
        "family": "Souri",
        "given": "S.J."
      },
      {
        "family": "Chui",
        "given": "C.O."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proceedings of IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2001-12"
    ],
    "pages": [
      "681–684,"
    ],
    "title": [
      "Thermal analysis of heterogeneous 3D-ICs with various integration scenarios"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C.C."
      },
      {
        "family": "Zhang",
        "given": "J."
      },
      {
        "family": "Datta",
        "given": "A.K."
      },
      {
        "family": "Tiwari",
        "given": "S."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "IEEE Trans. Elect. Device Lett"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "716–728"
    ],
    "title": [
      "Heating effects of clock drivers in bulk, SOI, and 3D CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Digele",
        "given": "G."
      },
      {
        "family": "Lindenkreuz",
        "given": "S."
      },
      {
        "family": "Kasper",
        "given": "E."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale (VLSI) Syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "250–257"
    ],
    "title": [
      "Fully coupled dynamic electro-thermal simulation"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Tan",
        "given": "Z."
      },
      {
        "family": "Furmanczyk",
        "given": "M."
      },
      {
        "family": "Turowski",
        "given": "M."
      },
      {
        "family": "Przekwas",
        "given": "A."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proceedings of the International Conference on Modeling Simulation Microsystems"
    ],
    "date": [
      "2000-03"
    ],
    "pages": [
      "712–715,"
    ],
    "title": [
      "CFD-micromesh: a fast geometrical modeling and mesh generation tool for 3D microsystem simulations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilkerson",
        "given": "P."
      },
      {
        "family": "Furmanczyk",
        "given": "M."
      },
      {
        "family": "Turowski",
        "given": "M."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proceedings of the International Conference on Mixed Design Integration of Circuits Systems"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "277–282,"
    ],
    "title": [
      "Compact thermal model analysis for 3-D integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kleiner",
        "given": "M.B."
      },
      {
        "family": "Kahn",
        "given": "S.A."
      },
      {
        "family": "Ramn",
        "given": "P."
      },
      {
        "family": "Weber",
        "given": "W."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proceedings of IEEE International Electron Devices Meeting"
    ],
    "date": [
      "1995-12"
    ],
    "pages": [
      "487–490,"
    ],
    "title": [
      "Thermal analysis of vertically integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "T."
      },
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proceedings of the IEEE Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2006-01"
    ],
    "pages": [
      "309–314,"
    ],
    "title": [
      "Temperature-aware routing in 3D-ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Lee",
        "given": "H.H.S."
      },
      {
        "family": "Lim",
        "given": "S.Kyu"
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Pre-bond testable low-power clock tree design for 3D stacked ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "J."
      },
      {
        "family": "Athikulwongse",
        "given": "K."
      },
      {
        "family": "Lee",
        "given": "Y.J."
      },
      {
        "family": "Lim",
        "given": "S.Kyu"
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "ACM Design Automation Conference"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "TSV stress aware timing analysis with applications to 3D-IC layout optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Otten",
        "given": "R.H.J.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1982-06"
    ],
    "pages": [
      "261–267,"
    ],
    "title": [
      "Automatic floorplan design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "Proceedings IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2000-11"
    ],
    "pages": [
      "8–11,"
    ],
    "title": [
      "Corner block list: an effective and efficient topological representation of nonslicing floorplan"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yong",
        "given": "E.F.Y."
      },
      {
        "family": "Chu",
        "given": "C.C.N."
      },
      {
        "family": "Zion",
        "given": "C.S."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "457–469"
    ],
    "title": [
      "Twin binary sequences: a non-redundant representation for general non-slicing floorplan"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Yamazaki",
        "given": "H."
      },
      {
        "family": "Sakanushi",
        "given": "K."
      },
      {
        "family": "Nakatake",
        "given": "S."
      },
      {
        "family": "Kajitani",
        "given": "Y."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "IEICE Trans. Fundam. Electron. Commun. Comput. Sci"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "639–645"
    ],
    "title": [
      "The 3D-packing by meta data structure and packing heuristics"
    ],
    "type": "article-journal",
    "volume": [
      "E83-A(4"
    ]
  },
  {
    "author": [
      {
        "family": "Deng",
        "given": "Y."
      },
      {
        "family": "Maly",
        "given": "W.P."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium Physical Design"
    ],
    "date": [
      "2001-04"
    ],
    "pages": [
      "341–345,"
    ],
    "title": [
      "Interconnect characteristics of 2.5-D system integration scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "L."
      },
      {
        "family": "Deng",
        "given": "L."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of the IEEE International Asia South Pacific Design Automation Conference"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "405–411,"
    ],
    "title": [
      "Floorplanning for 3-D VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst. I Regul. Pap"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2637–2646"
    ],
    "title": [
      "Hierarchical 3D floorplanning algorithm for wire length optimization"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "P."
      },
      {
        "family": "Ma",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Dick",
        "given": "R."
      },
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Zhou",
        "given": "H."
      },
      {
        "family": "Hong",
        "given": "X."
      },
      {
        "family": "Zhou",
        "given": "Q."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "Proceedings of the ICCAD"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "590–597"
    ],
    "title": [
      "3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wie",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "306–313"
    ],
    "title": [
      "A thermal-driven floorplanning algorithm for 3D-ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "L."
      },
      {
        "family": "Deng",
        "given": "L."
      },
      {
        "family": "Wong",
        "given": "M.D.F."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "IEEE International Asia South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "405–411"
    ],
    "title": [
      "Floorplanning for 3D-VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Newman",
        "given": "M.W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proceedings of the IEEE International Electronic Components Technology Conference"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "394–398,"
    ],
    "title": [
      "Fabrication and electrical characterization of 3D vertical interconnects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lo",
        "given": "W.-C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proceedings of the IEEE International Electronic Components Technology Conference"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "409–414,"
    ],
    "title": [
      "An innovative chip-to-wafer and wafer-to-wafer stacking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "692–709"
    ],
    "title": [
      "Placement of thermal vias in 3D-ICs using various thermal objectives"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Ohmura",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Circuits Systems"
    ],
    "date": [
      "1998-05"
    ],
    "pages": [
      "195–198,"
    ],
    "title": [
      "An initial placement algorithm for 3D VLSI"
    ],
    "type": "paper-conference",
    "volume": [
      "IV"
    ]
  },
  {
    "author": [
      {
        "family": "Tanprasert",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits Systems"
    ],
    "date": [
      "2000-05"
    ],
    "pages": [
      "69–72,"
    ],
    "title": [
      "An analytical 3D placement that preserves routing space"
    ],
    "type": "paper-conference",
    "volume": [
      "III"
    ]
  },
  {
    "author": [
      {
        "family": "Deng",
        "given": "Y."
      },
      {
        "family": "Maly",
        "given": "W.P."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "Proceedings of the ACM International Symposium on Physical Design"
    ],
    "date": [
      "2001-04"
    ],
    "pages": [
      "171–175,"
    ],
    "title": [
      "Interconnect characteristics of 2.5D system integration scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kaya",
        "given": "I."
      },
      {
        "family": "Olbrich",
        "given": "M."
      },
      {
        "family": "Barke",
        "given": "E."
      }
    ],
    "citation-number": [
      "69."
    ],
    "container-title": [
      "Proceedings of the IEEE International SOC Conference"
    ],
    "date": [
      "2003-09"
    ],
    "pages": [
      "257–258,"
    ],
    "title": [
      "3D Placement considering vertical interconnects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Obenaus",
        "given": "S.T."
      },
      {
        "family": "Szymanski",
        "given": "T.H."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "ACM Trans. Des. Autom. Electron. Syst"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "298–315"
    ],
    "title": [
      "Gravity: fast placement for 3-D VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "W.R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Demystifying 3D-ICs: the pros and cons of going vertical"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Eisenmann",
        "given": "H."
      },
      {
        "family": "Johannnes",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1998-06"
    ],
    "pages": [
      "269–274,"
    ],
    "title": [
      "Generic global placement and floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "73."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "86–89,"
    ],
    "title": [
      "Efficient thermal placement of standard cells in 3D-ICs using a force directed approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benchmarks",
        "given": "M.C.N.C."
      }
    ],
    "citation-number": [
      "74."
    ],
    "type": null,
    "url": [
      "http://er.cs.ucla.edu/benchmarks/ibm-place"
    ]
  },
  {
    "citation-number": [
      "75."
    ],
    "publisher": [
      "IBM-PLACE Benchmarks"
    ],
    "type": "book",
    "url": [
      "http://www.cbl.ncsu.edu/pub/Benchmark_dirs/LayoutSynth92"
    ]
  },
  {
    "author": [
      {
        "family": "Black",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "76."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Symponsium on Micro-architecture"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "469–479,"
    ],
    "title": [
      "Die stacking (3D) microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "ISPD"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "167–174"
    ],
    "title": [
      "Thermal via placement in 3D-ICs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "645–658"
    ],
    "title": [
      "Efficient thermal via planning approach and its application in 3D floorplanning"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Enbody",
        "given": "R.J."
      },
      {
        "family": "Lynn",
        "given": "G."
      },
      {
        "family": "Tan",
        "given": "K.H."
      }
    ],
    "citation-number": [
      "79."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "132–137,"
    ],
    "title": [
      "Routing the 3D chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tong",
        "given": "C.C."
      },
      {
        "family": "Wu",
        "given": "C."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "106–117"
    ],
    "title": [
      "Routing in a three-dimensional chip"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Minz",
        "given": "J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "81."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "2248–2257"
    ],
    "title": [
      "Block-level 3D global routing with an application to 3D packaging"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Hashimoto",
        "given": "A."
      },
      {
        "family": "Stevens",
        "given": "J."
      }
    ],
    "citation-number": [
      "82."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1971-06"
    ],
    "pages": [
      "155–169,"
    ],
    "title": [
      "Wire routing by optimizing channel assignment within large apertures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ohtsuki",
        "given": "T."
      },
      {
        "family": "HorbstT",
        "given": "E."
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "ISBN"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "9780444878922"
    ],
    "publisher": [
      "The University of Michigan, North-Holland"
    ],
    "title": [
      "Advances in CAD for VLSI: Logic Design and Simulation"
    ],
    "type": "article-journal",
    "volume": [
      "444878920"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Xie",
        "given": "M."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2002-11"
    ],
    "pages": [
      "51–58,"
    ],
    "title": [
      "An enhanced multilevel routing system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "85."
    ],
    "container-title": [
      "Proceedings of the IEEE Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "121–126,"
    ],
    "title": [
      "Thermal driven multilevel routing for 3D-ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "744–751,"
    ],
    "title": [
      "Thermal via planning for 3D-ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Milojevic",
        "given": "D."
      },
      {
        "family": "Radojcic",
        "given": "R."
      },
      {
        "family": "Carpenter",
        "given": "R."
      },
      {
        "family": "Marchal",
        "given": "P."
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "International Symposium on System-on-Chip, 2009. SOC 2009"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "118–123"
    ],
    "title": [
      "Pathfinding: a design methodology for fast exploration and optimisation of 3D-stacked integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hogan",
        "given": "M."
      },
      {
        "family": "Petranovic",
        "given": "D."
      }
    ],
    "citation-number": [
      "88."
    ],
    "container-title": [
      "IEEE International Conference on 3D System Integration"
    ],
    "date": [
      "2009",
      "2009-09-28"
    ],
    "pages": [
      "1–6,"
    ],
    "title": [
      "Robust verification of 3D-ICs: Pros, Cons and Recommendations"
    ],
    "type": "paper-conference",
    "volume": [
      "3DIC"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "J.H."
      }
    ],
    "citation-number": [
      "89."
    ],
    "date": [
      "2006-10"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "MIT"
    ],
    "title": [
      "Through-substrate Interconnects for 3-D Integration and RF systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Savidis",
        "given": "I."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "90."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Circuits Systems"
    ],
    "date": [
      "2008-05"
    ],
    "pages": [
      "784–787,"
    ],
    "title": [
      "Electrical modeling and characterization of 3-D vias"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Savidis",
        "given": "I."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1873–1881"
    ],
    "title": [
      "Closed-form expressions of 3-D via resistance, inductance,and capacitance"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D.Hyun"
      },
      {
        "family": "Athikulwongse",
        "given": "K."
      },
      {
        "family": "Lim",
        "given": "S.Kyu"
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "A study of through-silicon-via impact on the 3D stacked IC layout"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "W.S."
      },
      {
        "family": "Duong",
        "given": "K."
      },
      {
        "family": "Freeman",
        "given": "R.H."
      },
      {
        "family": "Hsieh",
        "given": "H.C."
      },
      {
        "family": "Ja",
        "given": "J.Y."
      },
      {
        "family": "Mahoney",
        "given": "E."
      },
      {
        "family": "Ngo",
        "given": "L.T."
      },
      {
        "family": "Sze",
        "given": "S.L."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of IEEE, Custom Integrated Circuits Conference"
    ],
    "date": [
      "1986-05"
    ],
    "pages": [
      "233–235"
    ],
    "title": [
      "A user programmable reconfigurable logic array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "277–282"
    ],
    "title": [
      "Flexibility of interconnect structures for field programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "S.D."
      },
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      },
      {
        "family": "Arrays",
        "given": "Field Programmable Gate"
      },
      {
        "family": "Trimberger",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1992",
      "1993"
    ],
    "pages": [
      "4",
      "1030–1041"
    ],
    "title": [
      "A re-programmable gate array and applications"
    ],
    "type": "article-journal",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "10–15"
    ],
    "title": [
      "How much logic should go in an FPGA Logic Block?"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "V.Betz J."
      },
      {
        "family": "Marquardt",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Norwell"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Architecture and CAD for Deep Sub-micron FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Two flows for partial reconfiguration: module based or difference based"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/bvdocs/appnotes/xapp290.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "288–298"
    ],
    "title": [
      "The effect of LUT and cluster size on deep-sub-micron FPGA performance and density"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "International Conference on Field Programmable Logic (FPL"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "122–131,"
    ],
    "title": [
      "Analytical framework for switch block design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aggarwal",
        "given": "A.A."
      },
      {
        "family": "Lewis",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the 1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors"
    ],
    "date": [
      "1994-10-10"
    ],
    "pages": [
      "475–478"
    ],
    "title": [
      "Routing architectures for hierarchical field programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "V.C."
      },
      {
        "family": "Lewis",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, 11–13 Feb 1996"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "pages": [
      "51–57"
    ],
    "title": [
      "Area-speed tradeoffs for hierarchical field-programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "Yen-Tai"
      },
      {
        "family": "Wang",
        "given": "Ping-Tsung"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "186–196"
    ],
    "title": [
      "Hierarchical interconnection structures for field programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "1999-02-21"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "pages": [
      "69–78"
    ],
    "title": [
      "Balancing interconnect and computation in a reconfigurable computing array (or, why you don’t really want 100% LUT utilization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tsu",
        "given": "W."
      },
      {
        "family": "Macy",
        "given": "K."
      },
      {
        "family": "Joshi",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "R."
      },
      {
        "family": "Walker",
        "given": "N."
      },
      {
        "family": "Tung",
        "given": "T."
      },
      {
        "family": "Rowhani",
        "given": "O."
      },
      {
        "family": "George",
        "given": "V."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "1999-02-21"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "pages": [
      "125–134"
    ],
    "title": [
      "HSRA: high-speed, hierarchical synchronous reconfigurable array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "Andre"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1051–1065"
    ],
    "title": [
      "Unifying mesh- and tree-based programmable interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Masson",
        "given": "C."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "NOCS 2007"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "243–252,"
    ],
    "title": [
      "Mesh of tree: unifying Mesh and MFPGA for better device performances"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Int. J. Reconfig. Comput"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "FPGA interconnect topologies exploration"
    ],
    "type": "article-journal",
    "volume": [
      "2009"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "Andre"
      },
      {
        "family": "Rubin",
        "given": "Raphael"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1038–1050"
    ],
    "title": [
      "Design of FPGA interconnect for multilevel metallization"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Francis",
        "given": "R."
      },
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "1217–1225"
    ],
    "title": [
      "Architecture of field-programmable gate arrays: the effect of logic functionality on area efficiency"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Adler",
        "given": "V."
      },
      {
        "family": "Firedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Conference on Signals, Systems and Computers"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "749–752,"
    ],
    "title": [
      "Repeater insertion to reduce delay and power in RC tree structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Adibasamii",
        "given": "K."
      },
      {
        "family": "Leaver",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "3–11,"
    ],
    "title": [
      "Timing driven placement for hierarchical programmable logic devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Norwell"
    ],
    "pages": [
      "1–4020–7700–9"
    ],
    "publisher": [
      "Springer, formerly Kluwer Academic Publishers"
    ],
    "title": [
      "Design of Interconnection Networks for Programmable Logic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "E.Lee",
        "given": "MTom"
      },
      {
        "given": "AYu"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE International Conference on Field-Programmable Technology, FPT-2004"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "41–48,"
    ],
    "title": [
      "Directional and single-driver wires in FPGA interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology"
    ],
    "title": [
      "Reconfigurable architectures for general-purpose computing"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Hagen",
        "given": "L."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      },
      {
        "family": "Ramachandran",
        "given": "C."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "27–37"
    ],
    "title": [
      "On the intrinsic rent parameter and spectra-based partitioning methodologies"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Guerrier",
        "given": "P."
      },
      {
        "family": "Greiner",
        "given": "A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the Design Automated and Test in Europe Conference (DATE"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "250–256,"
    ],
    "title": [
      "A generic architecture for on chip packet-switched interconnections"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "892–901"
    ],
    "title": [
      "Fat-trees: universal networks for hardware efficient supercomputing"
    ],
    "type": "article-journal",
    "volume": [
      "C-34(10"
    ]
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "B."
      },
      {
        "family": "Russo",
        "given": "R."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1469–1479"
    ],
    "title": [
      "On a pin versus block relationship for partitions of logic graphs"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Pistorius",
        "given": "J."
      },
      {
        "family": "Hutton",
        "given": "M."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the International Workshop on System Level Interconnect Prediction, Apr 2003"
    ],
    "location": [
      "Monterey, Calif, USA"
    ],
    "pages": [
      "31–38"
    ],
    "title": [
      "Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Vertex-5"
      }
    ],
    "citation-number": [
      "30."
    ],
    "title": [
      "Xilinx Inc., Vertex-5: multi-platform FPGA"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/products/"
    ]
  },
  {
    "author": [
      {
        "given": "DLewis"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Arrays, FPGA-2003"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "12–20"
    ],
    "title": [
      "The stratix logic and routing architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feng",
        "given": "W."
      },
      {
        "family": "Kaptanoglu",
        "given": "S."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "International Symposium on Field Programmble Gate Array"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "pages": [
      "23–32,"
    ],
    "title": [
      "Designing efficient input interconnect blocks for LUT clusters using counting and entropy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceedings of ACM/SIGDA International Symposium on FPGAs"
    ],
    "date": [
      "2001-02"
    ],
    "pages": [
      "59–68"
    ],
    "title": [
      "Using sparse crossbars with LUT clusters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sentovich",
        "given": "E.M."
      },
      {
        "family": "Singh",
        "given": "K.J."
      },
      {
        "family": "Lavango",
        "given": "L."
      },
      {
        "family": "Moon",
        "given": "C."
      },
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Saldanha",
        "given": "A."
      },
      {
        "family": "Savoj",
        "given": "H."
      },
      {
        "family": "Stephan",
        "given": "P."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Technical Report No. UCB/ERL"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "41"
    ],
    "location": [
      "University of California Berkeley"
    ],
    "title": [
      "SIS: A System for Sequential Circuit Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "M92"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "FlowMap: An optimal technology mapping algorithm for delay optimization in look-up-table based fpga designs"
    ],
    "type": "article-journal",
    "volume": [
      "1–12"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "137–148"
    ],
    "title": [
      "On area/depth trade-off in LUT-based FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hwang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "ACM/SIGDA International Symposim on FPGAs"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "68–74"
    ],
    "title": [
      "Simultaneous depth and area minimization in LUT-based FPGA mapping"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "ACM Trans. Des. Autom. Electr. Syst"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Structural gate decomposition for depth-optimal technology in LUT-based FPGA designs"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "D."
      },
      {
        "family": "Kahng",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE European Design and Test Conference"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "60–64"
    ],
    "title": [
      "When clusters meet partitions: new density based methods for circuit decomposition"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hagen",
        "given": "L."
      },
      {
        "family": "Kahng",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "92–98"
    ],
    "title": [
      "Combining problem reduction and adaptive multi-start: a new technique for superior iterative partitioning"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "6–9"
    ],
    "title": [
      "On clustering for minimum delay/area"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dehkordi",
        "given": "M."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE International Conference on Field Programmable Technology"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "227–233"
    ],
    "title": [
      "The effect of cluster packing and node duplication control in delay driven clustering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marquart",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "ACM International Symposium on FPGA, Monterey"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "37–46"
    ],
    "title": [
      "Using cluster-based logic block and timing-driven packing to improve fpga speed and density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "59–66"
    ],
    "title": [
      "Efficient circuit clustering for area and power reduction in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bozorgzadeh",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE J. Circuits Syst. Comput"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "77–100"
    ],
    "title": [
      "Routability-driven packing: Metrics and algorithms for cluster-based FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Marquardt Architecture and CAD for Deep Sub-micron FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      },
      {
        "family": "Stockmeyer",
        "given": "L."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Sixth Annual ACM Symposium on Theory of Computing"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "47–63"
    ],
    "title": [
      "Some simplified NP complete problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "1979"
    ],
    "location": [
      "Freeman, CA"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness, an Francisco"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kernighan",
        "given": "B."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Bell Syst. Technol. J"
    ],
    "date": [
      "1970"
    ],
    "note": [
      "94 4 Two Dimensional FPGAs: Configuration and CAD Flow"
    ],
    "pages": [
      "299–307"
    ],
    "title": [
      "An efficient heuristic procedure for partitioning graph"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Fiduccia",
        "given": "C.M."
      },
      {
        "family": "Mattheyeses",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "175–181"
    ],
    "title": [
      "A liner-time heuristic for improving network partitions"
    ],
    "type": "paper-conference",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Bui",
        "given": "T."
      },
      {
        "family": "Chaudhuri",
        "given": "S."
      },
      {
        "family": "Leighton",
        "given": "T."
      },
      {
        "family": "Sipser",
        "given": "M."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Combinatorica"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Graph bisection algorithms with good average behavior"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Papa",
        "given": "D.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2007"
    ],
    "publisher": [
      "University of Michigan, EECS Department"
    ],
    "title": [
      "Hypergraph Partitioning and Clustering, Technical Report"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Aggarwal",
        "given": "R."
      },
      {
        "family": "Kumar",
        "given": "V."
      },
      {
        "family": "Shekhar",
        "given": "S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "ACM, Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "526–529"
    ],
    "title": [
      "Multilevel hypergraph partitioning: application in VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Kumar",
        "given": "V."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the 36th annual ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "343–348"
    ],
    "title": [
      "Multilevel k-way hypergraph partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dunlop",
        "given": "A."
      },
      {
        "family": "Kernighan",
        "given": "B."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1985"
    ],
    "title": [
      "A procedure for placement of standard-cell VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "92–98"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "D."
      },
      {
        "family": "Kahng",
        "given": "A."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "ACM Symposium on Physical Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "18–25"
    ],
    "title": [
      "Partitioning-based standard-cell global placement with an exact objective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Doll",
        "given": "K."
      },
      {
        "family": "Johannes",
        "given": "F."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "ACM Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "427–432"
    ],
    "title": [
      "Analytical placement: a linear or a quadratic objective function?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alpert",
        "given": "C."
      },
      {
        "family": "Mulet",
        "given": "T.Chan D.Huang A.Kahng I.Markov P."
      },
      {
        "family": "Yan",
        "given": "K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "ACM Symposium on Physical Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "4–11"
    ],
    "title": [
      "Faster Minimization of linear wire-length for global placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D."
      },
      {
        "family": "Vecchi",
        "given": "M.P."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "671–680"
    ],
    "title": [
      "Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "510–522"
    ],
    "publisher": [
      "JSSC"
    ],
    "title": [
      "The Timberwolf Placement and Routing Package"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "M."
      },
      {
        "family": "Romeo",
        "given": "F."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "381–384"
    ],
    "title": [
      "An efficient general cooling schedule for simulated annealing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sanker",
        "given": "Y."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "ACM International Symposium on FPGAs, FPGA"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Du",
        "given": "P."
      },
      {
        "family": "Grewal",
        "given": "G.W."
      },
      {
        "family": "Areibi",
        "given": "S."
      },
      {
        "family": "Banerji",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "ESA/VLSI"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "497–503"
    ],
    "title": [
      "A fast hierarchical approach to FPGA placement"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Conference of Field Programmable Gate Arrays FPGA"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "291–301"
    ],
    "title": [
      "PathFinder: a negotiation based performance driven router for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T."
      },
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Rivest",
        "given": "R."
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Arrays, FPGA-2003"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "12–20,"
    ],
    "title": [
      "The stratix logic and routing architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Selvakkumaran",
        "given": "N."
      },
      {
        "family": "Karypis",
        "given": "G."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "504–517"
    ],
    "title": [
      "Multi-objective hypergraph-partitioning algorithm for cut and maximum subdomain-degree minimization"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Ph.D. Research Conference in Microelectronics, PRIME"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Hierarchical FPGA clustering to improve routability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "S.M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Norwell (Kulwer, MA"
    ],
    "title": [
      "Trimberger, Field Programmable Gate Array Technology"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology"
    ],
    "title": [
      "Reconfigurable Architectures for General-Purpose Computing"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2007"
    ],
    "doi": [
      "10.1109/TCAD.2006.884574"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "IEEE Council on Electronic Design Automation"
    ],
    "pages": [
      "203–215"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "article-journal",
    "url": [
      "http://dx.doi.org/10.1109/TCAD.2006.884574"
    ],
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Kaaviani",
        "given": "A.S."
      },
      {
        "family": "Bathala",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceeding of ACM/SIGDA International Conference on FPGAs"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "157–164"
    ],
    "title": [
      "Dynamic power consumption in vertex-II FPGA family"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "288–298"
    ],
    "title": [
      "The effect of LUT and cluster size on deep-submicron FPGA performance and density"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Reif",
        "given": "R."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale (VLSI) Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "671–678"
    ],
    "title": [
      "System level performance evaluation of three-dimensional integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Shi",
        "given": "H."
      },
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Ibbotson",
        "given": "D."
      },
      {
        "family": "Ramaswami",
        "given": "S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Design and Manufacturing Enablement for Three-Dimensional (3D) Integrated Circuits (ICs). CICC"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "1–8"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Madden",
        "given": "L."
      },
      {
        "family": "Wu",
        "given": "E."
      },
      {
        "family": "Kim",
        "given": "N."
      },
      {
        "family": "Banijamali",
        "given": "B."
      },
      {
        "family": "Abugharbieh",
        "given": "K."
      },
      {
        "family": "Ramalingam",
        "given": "S."
      },
      {
        "family": "Wu",
        "given": "X."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "ESSCIRC"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "18–24"
    ],
    "title": [
      "Advancing high performance heterogeneous integration through die stacking"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chaware",
        "given": "R."
      },
      {
        "family": "Nagarajan",
        "given": "K."
      },
      {
        "family": "Ramalingam",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE International Conference on ECTC"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "279–283"
    ],
    "title": [
      "Assembly and reliability challenges in 3D integration of 28nm FPGA die on a large high density 65nm passive interposer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Bartzas",
        "given": "A."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Int. J. Reconfig. Comput"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Architecture level exploration of alternative schmes targeting 3D FPGAs: a software supported methodology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Maidee",
        "given": "P."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Field Programmable Logic and Application"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "pages": [
      "874–880"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Exploring potential benefits of 3D FPGA integration"
    ],
    "type": "chapter",
    "volume": [
      "3203"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M."
      },
      {
        "family": "Gamal",
        "given": "A.El"
      },
      {
        "family": "Lu",
        "given": "Y.-C."
      },
      {
        "family": "Wong",
        "given": "S."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the 2006 ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2006-02-22"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "pages": [
      "113–122,"
    ],
    "title": [
      "Performance benefits of monolithically stacked 3D FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "S."
      },
      {
        "family": "El-Gamal",
        "given": "A."
      },
      {
        "family": "Griffin",
        "given": "P."
      },
      {
        "family": "Nishi",
        "given": "Y."
      },
      {
        "family": "Pease",
        "given": "F."
      },
      {
        "family": "Plummer",
        "given": "J."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "International Symposium on VLSI Technology, Systems and Applications"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "publisher": [
      "VLSI-TSA"
    ],
    "title": [
      "Monolithic 3D integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Batude",
        "given": "P."
      },
      {
        "family": "Vinet",
        "given": "M."
      },
      {
        "family": "Pouydebasque",
        "given": "A."
      },
      {
        "family": "Royer",
        "given": "C.Le"
      },
      {
        "family": "Previtali",
        "given": "B."
      },
      {
        "family": "Tabone",
        "given": "C."
      },
      {
        "family": "Hartmann",
        "given": "J.-M."
      },
      {
        "family": "Sanchez",
        "given": "L."
      },
      {
        "family": "Baud",
        "given": "L."
      },
      {
        "family": "Carron",
        "given": "V."
      },
      {
        "family": "Toffoli",
        "given": "A."
      },
      {
        "family": "Allain",
        "given": "F."
      },
      {
        "family": "Mazzocchi",
        "given": "V."
      },
      {
        "family": "Lafond",
        "given": "D."
      },
      {
        "family": "Thomas",
        "given": "O."
      },
      {
        "family": "Cueto",
        "given": "O."
      },
      {
        "family": "Bouzaida",
        "given": "N."
      },
      {
        "family": "Fleury",
        "given": "D."
      },
      {
        "family": "Amara",
        "given": "A."
      },
      {
        "family": "Deleonibus",
        "given": "S."
      },
      {
        "given": "O."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Advances in 3D CMOS sequential integration, in IEEE International Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2009-12"
    ],
    "location": [
      "Baltimore, MD"
    ],
    "title": [
      "Faynot"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C."
      },
      {
        "family": "Lim",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE ISQED"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "529–536"
    ],
    "title": [
      "A Design tradeoff study with monolithic 3D integration"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "M."
      },
      {
        "family": "Zhao",
        "given": "T."
      },
      {
        "family": "Swraswat",
        "given": "K.C."
      },
      {
        "family": "Plummer",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "304–306"
    ],
    "title": [
      "A simpler EEPROM cell using polysilicon thin file transistors"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Kaeriyama",
        "given": "S."
      },
      {
        "family": "Sakamoto",
        "given": "T."
      },
      {
        "family": "Sunamura",
        "given": "H."
      },
      {
        "family": "Mizuno",
        "given": "M."
      },
      {
        "family": "Kawaura",
        "given": "H."
      },
      {
        "family": "Hasegawa",
        "given": "T."
      },
      {
        "family": "Terabe",
        "given": "K."
      },
      {
        "family": "Nakayama",
        "given": "T."
      },
      {
        "family": "Aono",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE J. solid state circ"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "168–176"
    ],
    "title": [
      "A nonvolatile programmable solid-electrolyte nanometer switch"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Das",
        "given": "S."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Reif",
        "given": "R."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "SLIP ACM"
    ],
    "date": [
      "2001-03"
    ],
    "title": [
      "Wiring requirements and three-Dimensional integration of field programmable gate arrays"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Alexander",
        "given": "M.J."
      },
      {
        "family": "Cohoon",
        "given": "P.J."
      },
      {
        "family": "Colflesh",
        "given": "J.L."
      },
      {
        "family": "Karro",
        "given": "J."
      },
      {
        "family": "Robins",
        "given": "G."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the Eighth Annual IEEE International ASIC Conference and Exhibit, Austin TX"
    ],
    "date": [
      "1995-09"
    ],
    "pages": [
      "253–256,"
    ],
    "title": [
      "Three-dimensional fieldprogrammable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Campenhout",
        "given": "J.V."
      },
      {
        "family": "Marck",
        "given": "H.V."
      },
      {
        "family": "Depreitere",
        "given": "J."
      },
      {
        "family": "Dambre",
        "given": "J."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE J. Sel. Top. Quantum Electron"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "306–315"
    ],
    "title": [
      "Optoelectronic FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Leeser",
        "given": "Miriam"
      },
      {
        "family": "Meleis",
        "given": "Waleed M."
      },
      {
        "family": "Vai",
        "given": "Mankuan M."
      },
      {
        "family": "Chiricescu",
        "given": "Silviu"
      },
      {
        "family": "Weidong",
        "given": "Xu"
      },
      {
        "family": "Zavracky",
        "given": "Paul M."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "16–23"
    ],
    "title": [
      "Rothko: a three-dimensional FPGA"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Borriello",
        "given": "Gaetano"
      },
      {
        "family": "Ebeling",
        "given": "Carl"
      },
      {
        "family": "Hauck",
        "given": "Scott A."
      },
      {
        "family": "Burns",
        "given": "Steven"
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "491–501"
    ],
    "title": [
      "The triptych FPGA architecture"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Chiricescu",
        "given": "S."
      },
      {
        "family": "Leeser",
        "given": "M."
      },
      {
        "family": "Vai",
        "given": "M.Michael"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "186–197"
    ],
    "title": [
      "Design and analysis of a dynamically reconfigurable three-dimensional FPGA"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Turkyilmaz",
        "given": "O."
      },
      {
        "family": "Cibrario",
        "given": "G."
      },
      {
        "family": "Rozeau",
        "given": "O."
      },
      {
        "family": "Batude",
        "given": "P."
      },
      {
        "family": "Clermidy",
        "given": "F."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Design, Automation and Test in Europe Conference and Exhibition (DATE"
    ],
    "date": [
      "2014-03"
    ],
    "note": [
      "116 5 Three-Dimensional FPGAs: Configuration and CAD Development"
    ],
    "title": [
      "3D FPGA using high-density interconnect monolithic integration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kwon",
        "given": "Y.-S."
      },
      {
        "family": "Lajevardi",
        "given": "P."
      },
      {
        "family": "Chandrakasan",
        "given": "A.P."
      },
      {
        "family": "Honore",
        "given": "F."
      },
      {
        "family": "Troxel",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of the 2005 International Workshop on System Level Interconnect Prediction"
    ],
    "date": [
      "2005-04-02"
    ],
    "location": [
      "San Francisco, California, USA"
    ],
    "title": [
      "A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Vertex-5"
      }
    ],
    "citation-number": [
      "26."
    ],
    "location": [
      "Vertex-5"
    ],
    "publisher": [
      "Multi-platform FPGA"
    ],
    "title": [
      "Xilinx Inc"
    ],
    "type": "book",
    "url": [
      "http://www.xilinx.com/products/"
    ]
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Feng",
        "given": "Y."
      },
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Zhang",
        "given": "T."
      },
      {
        "family": "Bazargan",
        "given": "K."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "520–531"
    ],
    "title": [
      "Placement and routing for 3D integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ. Syst"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1132–1140"
    ],
    "title": [
      "Three-dimensional place and route for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Int. Conf. Field Program. Logic Appl"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "pages": [
      "213–222"
    ],
    "title": [
      "VPR: a new packing placement and routing tool for FPGA research"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Pavlidis",
        "given": "Vasilis F."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "ACM Trans. Reconfig. Technol. Syst"
    ],
    "date": [
      "2012-03"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Joseph",
        "given": "S."
      },
      {
        "family": "Wilton",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Toronto, Ont., Canada"
    ],
    "publisher": [
      "Depatrment of Electrical and Computer Engineering, University of Toronto"
    ],
    "title": [
      "Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Masud",
        "given": "M.I."
      },
      {
        "family": "Joseph",
        "given": "S."
      },
      {
        "family": "Wilton",
        "given": "E."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications"
    ],
    "date": [
      "1999-08-30"
    ],
    "pages": [
      "274–281,"
    ],
    "title": [
      "A New switch block for segmented FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "G.M."
      },
      {
        "family": "Shyu",
        "given": "M."
      },
      {
        "family": "Chang",
        "given": "Y.W."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proceeding of ACM/SIGDA International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Universal switch block from three-dimensional FPGA design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE J. Solid State Circ"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "277–282"
    ],
    "title": [
      "Flexibility of interconnect structures for field programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Hilbert",
        "given": "M."
      },
      {
        "family": "Hong",
        "given": "S."
      },
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Tezzaron Semiconductor Naperville, IL"
    ],
    "title": [
      "Techniques for Producing 3D ICs with High-Density Interconnect"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Rahman",
        "given": "A."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      " 7"
    ],
    "pages": [
      "882–893"
    ],
    "title": [
      "Designing a 3-D FPGA: switch box architecture and thermal issues"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Namhoon",
        "given": "K."
      },
      {
        "family": "Wu",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Wu",
        "given": "P."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Electronic Components and Technology Conference (ECTC"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "1160–1167"
    ],
    "title": [
      "Interposer design optimization for high frequency signal transmission in passive and active interposer using through silicon via (TSV"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Xilinx-7"
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "2013"
    ],
    "title": [
      "7 series FPGA overview"
    ],
    "type": null,
    "url": [
      "www.xilinx.com"
    ]
  },
  {
    "author": [
      {
        "family": "overview",
        "given": "Altera",
        "particle": "stratix V device"
      }
    ],
    "citation-number": [
      "39."
    ],
    "date": [
      "2013"
    ],
    "type": null,
    "url": [
      "www.altera.com"
    ]
  },
  {
    "citation-number": [
      "40."
    ],
    "date": [
      "2012"
    ],
    "title": [
      "Xilinx stacked silicon interconnect technology delivers breakthrough FPGa capacity, bandwidth, and power efficiency"
    ],
    "type": null,
    "url": [
      "www.xilinx.com"
    ]
  },
  {
    "author": [
      {
        "family": "Pereira",
        "given": "A.H."
      },
      {
        "family": "Betz",
        "given": "V."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "International Symposium on FPGAs"
    ],
    "date": [
      "2014"
    ],
    "location": [
      "CA, USA"
    ],
    "title": [
      "CAD and routing for interposer based multi-FPGA systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Selvakkumaran",
        "given": "N."
      },
      {
        "family": "Karypis",
        "given": "G."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circ"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "504–517"
    ],
    "title": [
      "Multi-objective hypergraph-partitioning algorithm for cut and maximum subdomain-degree minimization"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Fiduccia",
        "given": "C.M."
      },
      {
        "family": "Mattheyeses",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "ACM, Des. Autom. Conf"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "175–181"
    ],
    "title": [
      "A liner-time heuristic for improving network partitions"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Int. Conf. Field Program. Gate Arrays FPGA"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "291–301"
    ],
    "title": [
      "PathFinder: a negotiation based performance driven router for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Ph.D. Research Conference in Microelectronics, PRIME"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Hierarchical FPGA clustering to improve routability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Int. J. Reconfig. Comput"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "FPGA Interconnect topologies exploration"
    ],
    "type": "article-journal",
    "volume": [
      "2009"
    ]
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Maidee",
        "given": "P."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Field Programmable Logic and Application"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "874–880"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Exploring Potential Benefits of 3D FPGA Integration"
    ],
    "type": "article-journal",
    "volume": [
      "3203"
    ]
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Bartzas",
        "given": "A."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Int. J. Reconfigurable Comput. Article"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "18"
    ],
    "title": [
      "Architecture level exploration of alternative schmes targeting 3D FPGAs: a software supported methodology"
    ],
    "type": "article-journal",
    "volume": [
      "ID 764942"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Hilbert",
        "given": "M."
      },
      {
        "family": "Hong",
        "given": "S."
      },
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Naperville"
    ],
    "title": [
      "Techniques for Producing 3D ICs with High-Density Interconnect (Tezzaron Semiconductor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C.-I."
      },
      {
        "family": "Lee",
        "given": "B.-C."
      },
      {
        "family": "Huang",
        "given": "J.-D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Design, Automation and Test in Europe Conference and Exhibition(DATE"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Grenoble, France"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Architectural exploration of 3D FPGAs towards a better balance between area and delay"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Pavlidis",
        "given": "Vasilis F."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "ACM Trans. Reconfigurable Technol. Syst"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "1–5"
    ],
    "title": [
      "A novel framework for exploring 3-D FPGAs with Heterogeneous interconnect fabric"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "B."
      },
      {
        "family": "Russo",
        "given": "R."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1469–1479"
    ],
    "title": [
      "On a pin versus block relationship for partitions of logic graphs"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Int. Circuits Syst"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1132–1140"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Three-dimensional place and route for FPGAs"
    ],
    "translator": [
      {
        "family": "Des",
        "given": "Comput-Aided"
      }
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Feng",
        "given": "Y."
      },
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Zhang",
        "given": "T."
      },
      {
        "family": "Bazargan",
        "given": "K."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "520–531"
    ],
    "title": [
      "Placement and routing for 3D integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Rahman",
        "given": "A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "882–893"
    ],
    "title": [
      "Designing a 3-D FPGA: switch box architecture and thermal issues"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Int. J. Reconfigurable Comput"
    ],
    "date": [
      "2009"
    ],
    "note": [
      "146 6 Three-Dimensional Tree-Based FPGA: Architecture Exploration Tools ..."
    ],
    "pages": [
      "13"
    ],
    "title": [
      "FPGA interconnect topologies exploration"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Parvez",
        "given": "H."
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Elsevier Microprocess. Microsyst. J. Appl. Reconfigurable Comput"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "8"
    ],
    "note": [
      "Special Issue"
    ],
    "pages": [
      "588–605"
    ],
    "title": [
      "A new heterogeneous Tree-based application specific FPGA and its comparison with mesh-based application specific FPGA"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Pangracious",
        "given": "V."
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Amouri",
        "given": "E."
      },
      {
        "family": "Meherez",
        "given": "H."
      }
    ],
    "citation-number": [
      "12."
    ],
    "collection-title": [
      "Tools and Applications Lecture Notes in Computer Science"
    ],
    "container-title": [
      "ARC11-2013"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Reconfigurable Computing",
      "Springer, LA"
    ],
    "pages": [
      "197–209"
    ],
    "publisher": [
      "Architectures"
    ],
    "title": [
      "Performance analysis and optimization of high density Tree-based 3D Multilevel FPGA"
    ],
    "type": "chapter",
    "volume": [
      "7806"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1051–1065"
    ],
    "title": [
      "Unifying mesh- and tree-based programmable interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Rubin",
        "given": "R."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1038–1050"
    ],
    "title": [
      "Design of FPGA interconnect for multilevel metallization"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Pistorius",
        "given": "J."
      },
      {
        "family": "Hutton",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the International Workshop on System Level Interconnect Prediction"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Monterey, California"
    ],
    "pages": [
      "31–38"
    ],
    "title": [
      "Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays (FPGAs"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Monterey, California"
    ],
    "pages": [
      "69–78"
    ],
    "title": [
      "Balancing interconnect and computation in a reconfigurable computing array (or, why you don’t really want 100% LUT utilization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koun",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field programmable gate arrays FPGA’06"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Masson",
        "given": "C."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "NOCS 2007"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "243–252"
    ],
    "title": [
      "Mesh of tree: unifying mesh and MFPGA for better device performances"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pavlidis",
        "given": "V."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2009-01"
    ],
    "pages": [
      "123–140,"
    ],
    "title": [
      "Interconnect-based design methodologies for three-dimensional integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on of Field Programmable Gate Arrays FPGA"
    ],
    "date": [
      "1995-06"
    ],
    "issue": [
      "ue no 2"
    ],
    "pages": [
      "291–301,"
    ],
    "title": [
      "PathFinder: a negotiation based performance driven router for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Pathak",
        "given": "M."
      },
      {
        "family": "Lee",
        "given": "Y.Joon"
      },
      {
        "family": "Moon",
        "given": "T."
      },
      {
        "family": "Lim",
        "given": "S.Kyu"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE-ICCAD"
    ],
    "date": [
      "2010",
      "2010"
    ],
    "pages": [
      "387–394"
    ],
    "title": [
      "Through-silicon-via management during 3D physical design: when to add and how many?"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "SETI",
        "given": "Lip6 D.S.P.Benchmarks"
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "2007",
      "2007"
    ],
    "type": null,
    "url": [
      "http://www-asim.lip6.fr/."
    ]
  },
  {
    "author": [
      {
        "family": "Set",
        "given": "Heterogeneous Benchmark",
        "suffix": "II"
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2010",
      "2010",
      "2010"
    ],
    "publisher": [
      "University of Toronto FPGA Research Group"
    ],
    "type": "book",
    "url": [
      "http://www.eecg.utoronto.ca/vpr/."
    ]
  },
  {
    "author": [
      {
        "family": "SET",
        "given": "Open Cores",
        "suffix": "II"
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "Open Cores Benchmark set"
    ],
    "type": null,
    "url": [
      "http://www.opencores.org/"
    ]
  },
  {
    "author": [
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Parvez",
        "given": "H."
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Int. J. Reconfigurable Comput"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "ue 2"
    ],
    "note": [
      "Special issue ReCoSoC 2010–2011,"
    ],
    "title": [
      "Exploration of heterogeneous FPGA architectures"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "S."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "MCNC",
      "North Carolina"
    ],
    "publisher": [
      "Microelectronic Centre of North Carolina Research Triangle Park"
    ],
    "title": [
      "Logic Synthesis and Optimization Benchmarks, Version 6.0"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Le",
        "given": "R."
      },
      {
        "family": "Reda",
        "given": "S."
      },
      {
        "family": "Bahar",
        "given": "R.Iris"
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE/ACM Int. GLSVLSI"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "218–229"
    ],
    "title": [
      "High-performance, cost-effective heterogeneous 3D FPGA architectures"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Marquart",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays (FPGAs"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Monterey"
    ],
    "pages": [
      "37–46"
    ],
    "title": [
      "Using cluster-based logic block and timing-driven packing to improve FPGA speed and density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "288–298"
    ],
    "title": [
      "The effect of LUT and cluster size on deep-submicron FPGA performance and density"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M."
      },
      {
        "family": "Gamal",
        "given": "A.E."
      },
      {
        "family": "Lu",
        "given": "Y.-C."
      },
      {
        "family": "Wong",
        "given": "S."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proceedings of the 2006 ACM/SIGDA 14th International Symposium on Field programmable Gate Arrays"
    ],
    "date": [
      "2006",
      "2006-02-22"
    ],
    "location": [
      "Monterey, California"
    ],
    "pages": [
      "113–122,"
    ],
    "title": [
      "Performance benefits of monolithically stacked 3D FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "S.Simon"
      },
      {
        "family": "El-Gamal",
        "given": "A."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Custom Integrated Circuit Conference (CICC), IEEE"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "445–448"
    ],
    "title": [
      "The prospect of 3D-IC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Array"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "175–184,"
    ],
    "title": [
      "Architecture evaluation for power-efficient FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vlach",
        "given": "J."
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1983"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Singhal, in Computer Methods for Circuit Analysis and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kleiner",
        "given": "M.B."
      },
      {
        "family": "Kahn",
        "given": "S.A."
      },
      {
        "family": "Ramn",
        "given": "P."
      },
      {
        "family": "Weber",
        "given": "W."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the IEEE International Electron Devices Meeting"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "487–490"
    ],
    "title": [
      "Thermal analysis of vertically integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "T.A."
      },
      {
        "family": "Duff",
        "given": "I.S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "SIAM J Matrix Anal. Appl"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "140–158"
    ],
    "title": [
      "An unsymmetric pattern multifunctional method for sparse LU factorization"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Hagen",
        "given": "K.D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Prentice-Hall Inc, Upper Saddle River"
    ],
    "title": [
      "Heat Transfer with Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chiang",
        "given": "T.-Y."
      },
      {
        "family": "Souri",
        "given": "S.J."
      },
      {
        "family": "Chui",
        "given": "C.O."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2001-12"
    ],
    "pages": [
      "681–684,"
    ],
    "title": [
      "Thermal analysis of heterogeneous 3D-ICs with various integration scenarios"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Banerjee",
        "given": "K."
      },
      {
        "family": "Souri",
        "given": "S.K."
      },
      {
        "family": "Kapour",
        "given": "P."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "602–633"
    ],
    "title": [
      "3D-ICs: A novel chip design paradigm for improving deep-submicrometer interconnect performance and systems-on-chip integration, Proc"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C.C."
      },
      {
        "family": "Zhang",
        "given": "J."
      },
      {
        "family": "Datta",
        "given": "A.K."
      },
      {
        "family": "Tiwari",
        "given": "S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Electron Device Lett"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "716–728"
    ],
    "title": [
      "Heating effects of clock drivers in bulk, SOI, and 3D CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference onComputer-Aided Design"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "86–89"
    ],
    "title": [
      "Efficient thermal placement of standard cells in 3D-ICs using a force directed approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "International Symposium on Physical Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "CA"
    ],
    "title": [
      "Partition-driven standard cell thermal placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "International Symposium on Computer Architecture (ISCA), CA"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Temperature aware microachitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heo",
        "given": "S."
      },
      {
        "family": "Barr",
        "given": "K."
      },
      {
        "family": "Asanovic",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the ISPD"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "217–222"
    ],
    "title": [
      "Reducing power density through activity migration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "H."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Devga",
        "given": "A."
      },
      {
        "family": "Acar",
        "given": "E."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceeding of ISPD"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "78–83,"
    ],
    "title": [
      "Full chip leakage estimation considering power supply and temperature variation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Altera"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Application Note"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose CA"
    ],
    "title": [
      "Thermal management for 90 nm FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "358"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wie",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "in proceedings of the ICCAD"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "168 7 Three-Dimensional Thermal Modeling: Tools and Methodologies"
    ],
    "pages": [
      "306–313,"
    ],
    "title": [
      "A thermal-driven floorplanning algorithm for 3D-ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "Y."
      },
      {
        "family": "Koren",
        "given": "I."
      },
      {
        "family": "Moritz",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "2nd workshop on Temperature aware Computing systems"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "–2 ,"
    ],
    "title": [
      "Temperature aware floorplanning"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Velusamy",
        "given": "S."
      },
      {
        "family": "Stan",
        "given": "M."
      },
      {
        "family": "Skadron",
        "given": "K."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "J. Instr.-Level Parallelism"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A case for thermal-aware floorplanning at the microarchitectural level"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Hilbert",
        "given": "M."
      },
      {
        "family": "Hong",
        "given": "S."
      },
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Naperville, IL"
    ],
    "title": [
      "Techniques for producing 3D ICs with high-density interconnect (Tezzaron Semiconductor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Turns",
        "given": "S.R."
      },
      {
        "family": "Telikepalli",
        "given": "A."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Xcell J"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "issue": [
      "56"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "19",
      "24–27"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Thermodynamics: concepts and applications",
      "Designing for power budgets and effective thermal management"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M."
      },
      {
        "family": "Gamal",
        "given": "A.E."
      },
      {
        "family": "Lu",
        "given": "Y.-C."
      },
      {
        "family": "Wong",
        "given": "S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the 2006 ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "22–24, 113–122"
    ],
    "title": [
      "Performance benefits of monolithically stacked 3D FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sundararajan",
        "given": "P."
      },
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Tuan",
        "given": "T."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design (ICCAD-2006"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "443–447,"
    ],
    "title": [
      "Thermal characterization and optimization in platform FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Incropera",
        "given": "F.P."
      },
      {
        "family": "Dewitt",
        "given": "D.P."
      },
      {
        "family": "Bergman",
        "given": "T.L."
      },
      {
        "family": "Lavine",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Fundamentals of heat and mass transfer"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jang",
        "given": "D.M."
      },
      {
        "family": "Ryu",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "K.Y."
      },
      {
        "family": "Cho",
        "given": "B.H."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Oh",
        "given": "T.S."
      },
      {
        "family": "Lee",
        "given": "W.J."
      },
      {
        "family": "Yu",
        "given": "J."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings 57th Electronic Components and Technology Conference, ECTC-07"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Reno, NV"
    ],
    "pages": [
      "847–852,"
    ],
    "title": [
      "Development and evaluation of 3-D SiP with vertically interconnected through silicon vias (TSV"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "A."
      },
      {
        "family": "Jones",
        "given": "R."
      },
      {
        "family": "Chatterjee",
        "given": "R."
      },
      {
        "family": "Pozder",
        "given": "S."
      },
      {
        "family": "Huang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Inter-society Conference on Thermal and Thermomechanical Phenomena in Electronic Systems"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "1139–1145,"
    ],
    "title": [
      "Thermal modeling and design of 3D integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Rahman",
        "given": "A."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. VLSI Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "882–893"
    ],
    "title": [
      "Designing a 3-D FPGA: switch box architecture and thermal issues"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Bartzas",
        "given": "A."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Int. J. Reconfig. Comput"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Architecture level exploration of alternative schmes targeting 3D FPGAs: A software supported methodology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ayala",
        "given": "J.L."
      },
      {
        "family": "Sridhar",
        "given": "A."
      },
      {
        "family": "Pangracious",
        "given": "V."
      },
      {
        "family": "Atienza",
        "given": "D."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "90–98"
    ],
    "title": [
      "Through silicon via-based grid for thermal control in 3D chips, NanoNet"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sridhar",
        "given": "A."
      },
      {
        "family": "Vincenzi",
        "given": "A."
      },
      {
        "family": "Ruggiero",
        "given": "M."
      },
      {
        "family": "Brunschwiler",
        "given": "T."
      },
      {
        "given": "D."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "463–470,"
    ],
    "title": [
      "Atienza 3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "J.-S."
      },
      {
        "family": "Athikulwongse",
        "given": "K."
      },
      {
        "family": "Lee",
        "given": "Y.-J."
      },
      {
        "family": "Lim",
        "given": "S.K."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "ACM Design Automation Conference"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "TSV stress aware timing analysis with applications to 3D-IC layout optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "288–298"
    ],
    "title": [
      "The effect of LUT and cluster size on deep-submicron FPGA performance and density"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "He",
        "given": "L."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Array"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "175–184"
    ],
    "title": [
      "Architecture evaluation for power-efficient FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koun",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "FPGA’06"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "S.Simon"
      },
      {
        "family": "El-Gamal",
        "given": "A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Custom Integrated Circuit Conference (CICC"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "445–448"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "The prospect of 3D-IC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rahman",
        "given": "A."
      },
      {
        "family": "Reif",
        "given": "R."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale (VLSI) Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "671–678"
    ],
    "title": [
      "System level performance evaluation of three-dimensional integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Int. J. Reconfig. Comput"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "FPGA interconnect topologies exploration"
    ],
    "type": "article-journal",
    "volume": [
      "2009"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1051–1065"
    ],
    "title": [
      "Unifying mesh- and tree-based programmable interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Rubin",
        "given": "R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1038–1050"
    ],
    "title": [
      "Design of FPGA interconnect for multilevel metallization"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Maidee",
        "given": "P."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Field Programmable Logic and Application"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "874–880"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Exploring potential benefits of 3D FPGA integration"
    ],
    "type": "chapter",
    "volume": [
      "3203"
    ]
  },
  {
    "author": [
      {
        "family": "Feng",
        "given": "C.Ababei Y."
      },
      {
        "family": "Goplen",
        "given": "B."
      },
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Zhang",
        "given": "T."
      },
      {
        "family": "Bazargan",
        "given": "K."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "520–531"
    ],
    "title": [
      "Placement and routing for 3D integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Ababei",
        "given": "C."
      },
      {
        "family": "Mogal",
        "given": "H."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1132–1140"
    ],
    "title": [
      "Three-dimensional place and route for FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Bartzas",
        "given": "A."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Int. J. Reconfig. Comput"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Architecture level exploration of alternative schmes targeting 3D FPGAs: a software supported methodology"
    ],
    "type": "article-journal",
    "volume": [
      "2008"
    ]
  },
  {
    "author": [
      {
        "family": "Siozios",
        "given": "K."
      },
      {
        "family": "Pavlidis",
        "given": "V.F."
      },
      {
        "family": "Soudris",
        "given": "D."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "ACM Trans. Reconfig. Technol. Syst"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Hilbert",
        "given": "M."
      },
      {
        "family": "Hong",
        "given": "S."
      },
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Naperville"
    ],
    "title": [
      "Techniques for Producing 3D ICs with High-Density Interconnect (Tezzaron Semiconductor"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Rahman",
        "given": "A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "882–893"
    ],
    "title": [
      "Designing a 3-D FPGA: switch box architecture and thermal issues"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "C.-I."
      },
      {
        "family": "Lee",
        "given": "B.-C."
      },
      {
        "family": "Huang",
        "given": "J.-D."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Design, Automation and Test in Europe Conference and Exhibition (DATE"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Grenoble, France"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Architectural exploration of 3D FPGAs towards a better balance between area and delay"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Parvez",
        "given": "H."
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Elsevier Microprocess. Microsyst. J. Appl. Reconfig. Comput. Spec"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "588–605"
    ],
    "title": [
      "A new heterogeneous tree-based application specific FPGA and its comparison with mesh-based application specific FPGA"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Pangracious",
        "given": "V."
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Amouri",
        "given": "E."
      },
      {
        "family": "Meherez",
        "given": "H."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "ARC11-2013, Reconfigurable Computing: Architectures, Tools and Applications Lecture Notes in Computer Science"
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Springer, LA, USA"
    ],
    "pages": [
      "197–209"
    ],
    "title": [
      "Performance analysis and optimization of high density tree-based 3D multilevel FPGA"
    ],
    "type": "chapter",
    "volume": [
      "7806"
    ]
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "B."
      },
      {
        "family": "Russo",
        "given": "R."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1469–1479"
    ],
    "title": [
      "On a pin versus block relationship for partitions of logic graphs"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Pistorius",
        "given": "J."
      },
      {
        "family": "Hutton",
        "given": "M."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the International Workshop on System Level Interconnect Prediction, Apr 2003"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "pages": [
      "31–38"
    ],
    "title": [
      "Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "1999-02-21"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "pages": [
      "69–78"
    ],
    "title": [
      "Balancing interconnect and computation in a reconfigurable computing array (or, why you don’t really want 100% LUT utilization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Arrays, FPGA-2003"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "12–20"
    ],
    "title": [
      "The stratix logic and routing architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zuchowski",
        "given": "P.S."
      },
      {
        "family": "Reynolds",
        "given": "C.B."
      },
      {
        "family": "Grupp",
        "given": "R.J."
      },
      {
        "family": "Davis",
        "given": "S.G."
      },
      {
        "family": "Cremen",
        "given": "B."
      },
      {
        "family": "Troxel",
        "given": "B."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "187–194"
    ],
    "title": [
      "A hybrid ASIC and FPGA architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Banerjee",
        "given": "K."
      },
      {
        "family": "Souri",
        "given": "S.K."
      },
      {
        "family": "Kapour",
        "given": "P."
      },
      {
        "family": "Saraswat",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "602–633"
    ],
    "title": [
      "3D-ICs: a novel chip design paradigm for improving deep-submicrometer interconnect performance and systems-on-chip integration"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "M."
      },
      {
        "family": "Gamal",
        "given": "A.El"
      },
      {
        "family": "Lu",
        "given": "Y.-C."
      },
      {
        "family": "Wong",
        "given": "S."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of the 2006 ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays, 22–24 Feb 2006"
    ],
    "location": [
      "Monterey, California, USA"
    ],
    "pages": [
      "113–122"
    ],
    "title": [
      "Performance benefits of monolithically stacked 3D FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "W.R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Demystifying 3D-ICs: the pros and cons of going vertical"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Patti",
        "given": "R."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IMAPS International Conference on Device Packaging, TAI3"
    ],
    "date": [
      "2010-03"
    ],
    "location": [
      "Scottsdale, AZ"
    ],
    "title": [
      "Advances in 3D memory and logic devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Masson",
        "given": "C."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "NOCS"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "243–252,"
    ],
    "title": [
      "Mesh of tree: unifying mesh and MFPGA for better device performances"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pavlidis",
        "given": "V."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2009-01"
    ],
    "pages": [
      "123–140"
    ],
    "title": [
      "Interconnect-based design methodologies for three-dimensional integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Masson",
        "given": "C."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "NOCS-07"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "243–252,"
    ],
    "title": [
      "Mesh of tree: unifying mesh and MFPGA for better device performances"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Int. J. Reconfig. Comput"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "FPGA Interconnect topologies exploration"
    ],
    "type": "article-journal",
    "volume": [
      "1–13"
    ]
  },
  {
    "author": [
      {
        "family": "Onkaraiah",
        "given": "S."
      },
      {
        "family": "Turkyilmaz",
        "given": "O."
      },
      {
        "family": "Reyboz",
        "given": "M."
      },
      {
        "family": "Clermidy",
        "given": "F."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2013-05"
    ],
    "pages": [
      "2440–2443,"
    ],
    "title": [
      "A hybrid CBRAM/CMOS look-uptable structure for improving performance efficiency of field-programmable-gate-array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y.-C."
      },
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Zhang",
        "given": "W."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "22nd International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2012-08"
    ],
    "pages": [
      "367–372,"
    ],
    "title": [
      "Non-volatile 3D Stacking RRAM-based FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Papers",
        "given": "Altera White"
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2013-06"
    ],
    "publisher": [
      "Altera Corporation USA"
    ],
    "title": [
      "The breakthrough advantage for FPGAs with tri-gate technology"
    ],
    "type": "book",
    "url": [
      "http://www.altera.com/literature/wp/wp-01201-fpga-tri-gate-technology.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Naito",
        "given": "T."
      },
      {
        "family": "Ishida",
        "given": "T."
      },
      {
        "family": "Onoduka",
        "given": "T."
      },
      {
        "family": "Nishigoori",
        "given": "M."
      },
      {
        "family": "Nakayama",
        "given": "T."
      },
      {
        "family": "Ueno",
        "given": "Y."
      },
      {
        "family": "Ishimoto",
        "given": "Y."
      },
      {
        "family": "Suzuki",
        "given": "A."
      },
      {
        "family": "Chung",
        "given": "W."
      },
      {
        "family": "Madurawe",
        "given": "R."
      },
      {
        "family": "Wu",
        "given": "S."
      },
      {
        "family": "Ikeda",
        "given": "S."
      },
      {
        "family": "Oyamatsu",
        "given": "H."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Symposium on VLSI Technology (VLSIT"
    ],
    "date": [
      "2010-06"
    ],
    "pages": [
      "219–220,"
    ],
    "title": [
      "World’s first monolithic 3D-FPGA with TFT SRAM over 90 nm 9 layer Cu CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eachempati",
        "given": "S."
      },
      {
        "family": "Nieuwoudt",
        "given": "A."
      },
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Massoud",
        "given": "Y."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the Conference on Design, Automation and Test in Europe"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "307–312,"
    ],
    "title": [
      "Assessing carbon nanotube bundle interconnect for future FPGA architectures"
    ],
    "type": "paper-conference",
    "volume": [
      "DATE’07"
    ]
  },
  {
    "author": [
      {
        "family": "Miyamoto",
        "given": "N."
      },
      {
        "family": "Matsumoto",
        "given": "Y."
      },
      {
        "family": "Koike",
        "given": "H."
      },
      {
        "family": "Matsumura",
        "given": "T."
      },
      {
        "family": "Osada",
        "given": "K."
      },
      {
        "family": "Nakagawa",
        "given": "Y."
      },
      {
        "family": "Ohmi",
        "given": "T."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE International 3D Systems Integration Conference (3DIC"
    ],
    "date": [
      "2010-11"
    ],
    "pages": [
      "1–6,"
    ],
    "title": [
      "Development of a CAD tool for 3D-FPGAs"
    ],
    "type": "paper-conference"
  }
]
