{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528450636182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528450636221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 02:37:15 2018 " "Processing started: Fri Jun 08 02:37:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528450636221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450636221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450636221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528450636795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528450636795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhexd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhexd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHEXd " "Found entity 1: HexHEXd" {  } { { "HexHEXd.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/HexHEXd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labb.sv 1 1 " "Found 1 design units, including 1 entities, in source file labb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LabB " "Found entity 1: LabB" {  } { { "LabB.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testProcessor " "Found entity 1: testProcessor" {  } { { "testProcessor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/testProcessor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ALU.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerdualoe.v 1 1 " "Found 1 design units, including 1 entities, in source file registerdualoe.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterDualOE " "Found entity 1: RegisterDualOE" {  } { { "RegisterDualOE.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegisterDualOE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regegisterfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regegisterfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegegisterFile.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegegisterFile.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericdecoder2.v 1 1 " "Found 1 design units, including 1 entities, in source file genericdecoder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenericDecoder " "Found entity 1: GenericDecoder" {  } { { "GenericDecoder2.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/GenericDecoder2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state State Processor.sv(5) " "Verilog HDL Declaration information at Processor.sv(5): object \"state\" differs only in case from object \"State\" in the same scope" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528450648522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nextState NextState Processor.sv(6) " "Verilog HDL Declaration information at Processor.sv(6): object \"nextState\" differs only in case from object \"NextState\" in the same scope" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528450648522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648522 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LabB.sv(28) " "Verilog HDL Instantiation warning at LabB.sv(28): instance has no name" {  } { { "LabB.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1528450648524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LabB " "Elaborating entity \"LabB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528450648584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buttonsyncreg.sv 1 1 " "Using design file buttonsyncreg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSyncReg " "Found entity 1: ButtonSyncReg" {  } { { "buttonsyncreg.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/buttonsyncreg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528450648625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSyncReg ButtonSyncReg:comb_3 " "Elaborating entity \"ButtonSyncReg\" for hierarchy \"ButtonSyncReg:comb_3\"" {  } { { "LabB.sv" "comb_3" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450648626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:Test " "Elaborating entity \"Processor\" for hierarchy \"Processor:Test\"" {  } { { "LabB.sv" "Test" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450648648 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Processor.sv(252) " "Verilog HDL Case Statement information at Processor.sv(252): all case item expressions in this case statement are onehot" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 252 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1528450648653 "|LabB|Processor:Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Processor.sv(539) " "Verilog HDL assignment warning at Processor.sv(539): truncated value with size 32 to match size of target (8)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528450648657 "|LabB|Processor:Test"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Processor.sv(536) " "Verilog HDL Case Statement information at Processor.sv(536): all case item expressions in this case statement are onehot" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 536 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1528450648657 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] Processor.sv(86) " "Inferred latch for \"instruction\[0\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648659 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] Processor.sv(86) " "Inferred latch for \"instruction\[1\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648659 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] Processor.sv(86) " "Inferred latch for \"instruction\[2\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648659 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] Processor.sv(86) " "Inferred latch for \"instruction\[3\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648659 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] Processor.sv(86) " "Inferred latch for \"instruction\[4\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648659 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] Processor.sv(86) " "Inferred latch for \"instruction\[5\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648659 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] Processor.sv(86) " "Inferred latch for \"instruction\[6\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648659 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] Processor.sv(86) " "Inferred latch for \"instruction\[7\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648659 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] Processor.sv(86) " "Inferred latch for \"instruction\[8\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648660 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] Processor.sv(86) " "Inferred latch for \"instruction\[9\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648660 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] Processor.sv(86) " "Inferred latch for \"instruction\[10\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648660 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] Processor.sv(86) " "Inferred latch for \"instruction\[11\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648660 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] Processor.sv(86) " "Inferred latch for \"instruction\[12\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648660 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] Processor.sv(86) " "Inferred latch for \"instruction\[13\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648660 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] Processor.sv(86) " "Inferred latch for \"instruction\[14\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648660 "|LabB|Processor:Test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] Processor.sv(86) " "Inferred latch for \"instruction\[15\]\" at Processor.sv(86)" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648660 "|LabB|Processor:Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory Processor:Test\|instructionMemory:rom " "Elaborating entity \"instructionMemory\" for hierarchy \"Processor:Test\|instructionMemory:rom\"" {  } { { "Processor.sv" "rom" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450648704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450648772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450648805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450648805 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528450648805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6va1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6va1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6va1 " "Found entity 1: altsyncram_6va1" {  } { { "db/altsyncram_6va1.tdf" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6va1 Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated " "Elaborating entity \"altsyncram_6va1\" for hierarchy \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450648855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fc2 " "Found entity 1: altsyncram_2fc2" {  } { { "db/altsyncram_2fc2.tdf" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_2fc2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450648925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450648925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2fc2 Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|altsyncram_2fc2:altsyncram1 " "Elaborating entity \"altsyncram_2fc2\" for hierarchy \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|altsyncram_2fc2:altsyncram1\"" {  } { { "db/altsyncram_6va1.tdf" "altsyncram1" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450648926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6va1.tdf" "mgl_prim2" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450649644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6va1.tdf" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450649683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450649683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450649683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450649683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905073 " "Parameter \"NODE_NAME\" = \"1919905073\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450649683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450649683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450649683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450649683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450649683 ""}  } { { "db/altsyncram_6va1.tdf" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528450649683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450649822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450649982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Processor:Test\|instructionMemory:rom\|altsyncram:altsyncram_component\|altsyncram_6va1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram Processor:Test\|ram:readwrite " "Elaborating entity \"ram\" for hierarchy \"Processor:Test\|ram:readwrite\"" {  } { { "Processor.sv" "readwrite" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ram.mif " "Parameter \"init_file\" = \"Ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650282 ""}  } { { "ram.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528450650282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450650338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450650338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf92 " "Found entity 1: altsyncram_mf92" {  } { { "db/altsyncram_mf92.tdf" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_mf92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450650417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450650417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf92 Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated\|altsyncram_mf92:altsyncram1 " "Elaborating entity \"altsyncram_mf92\" for hierarchy \"Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated\|altsyncram_mf92:altsyncram1\"" {  } { { "db/altsyncram_r3i1.tdf" "altsyncram1" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r3i1.tdf" "mgl_prim2" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:Test\|ram:readwrite\|altsyncram:altsyncram_component\|altsyncram_r3i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528450650483 ""}  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528450650483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:Test\|RegisterFile:regs " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:Test\|RegisterFile:regs\"" {  } { { "Processor.sv" "regs" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenericDecoder Processor:Test\|RegisterFile:regs\|GenericDecoder:WriteDecoder " "Elaborating entity \"GenericDecoder\" for hierarchy \"Processor:Test\|RegisterFile:regs\|GenericDecoder:WriteDecoder\"" {  } { { "RegegisterFile.v" "WriteDecoder" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegegisterFile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterDualOE Processor:Test\|RegisterFile:regs\|RegisterDualOE:rgen\[0\].U " "Elaborating entity \"RegisterDualOE\" for hierarchy \"Processor:Test\|RegisterFile:regs\|RegisterDualOE:rgen\[0\].U\"" {  } { { "RegegisterFile.v" "rgen\[0\].U" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegegisterFile.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:Test\|ALU:arithmaticAndLogic " "Elaborating entity \"ALU\" for hierarchy \"Processor:Test\|ALU:arithmaticAndLogic\"" {  } { { "Processor.sv" "arithmaticAndLogic" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHEXd HexHEXd:zero " "Elaborating entity \"HexHEXd\" for hierarchy \"HexHEXd:zero\"" {  } { { "LabB.sv" "zero" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450650594 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528450650916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.08.02:37:38 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl " "2018.06.08.02:37:38 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450658370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450662412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450662736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450664977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450665138 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450665301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450665498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450665511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450665524 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528450666213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld415d47b4/alt_sld_fab.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450666510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450666510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450666620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450666620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450666623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450666623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450666704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450666704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450666804 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450666804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450666804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528450666886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450666886 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[15\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[15\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[14\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[14\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[13\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[13\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[12\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[12\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[11\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[11\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[10\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[10\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[9\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[9\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[8\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[8\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[7\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[7\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[6\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[6\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[5\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[5\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[4\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[4\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[3\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[3\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[2\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[2\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[1\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[1\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Ra_Data\[0\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Ra_Data\[0\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[15\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[15\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[14\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[14\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[13\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[13\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[12\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[12\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[11\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[11\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[10\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[10\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[9\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[9\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[8\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[8\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[7\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[7\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[6\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[6\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[5\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[5\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[4\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[4\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[3\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[3\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[2\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[2\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[1\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[1\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Processor:Test\|RegisterFile:regs\|Rb_Data\[0\]\" " "Converted tri-state node \"Processor:Test\|RegisterFile:regs\|Rb_Data\[0\]\" into a selector" {  } { { "Processor.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1528450668429 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1528450668429 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1528450669623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450670358 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528450671461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450671770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528450672822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528450672822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1402 " "Implemented 1402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528450673053 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528450673053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1303 " "Implemented 1303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528450673053 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528450673053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528450673053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528450673125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 02:37:53 2018 " "Processing ended: Fri Jun 08 02:37:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528450673125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528450673125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528450673125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528450673125 ""}
