##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for debugSerial_IntClock
		4.3::Critical Path Report for gpsSerial_IntClock
		4.4::Critical Path Report for xbeeSerial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. xbeeSerial_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. debugSerial_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. gpsSerial_IntClock:R)
		5.5::Critical Path Report for (xbeeSerial_IntClock:R vs. xbeeSerial_IntClock:R)
		5.6::Critical Path Report for (debugSerial_IntClock:R vs. debugSerial_IntClock:R)
		5.7::Critical Path Report for (gpsSerial_IntClock:R vs. gpsSerial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK                  | Frequency: 38.90 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyScBoostClk               | N/A                   | Target: 12.00 MHz  | 
Clock: debugSerial_IntClock       | Frequency: 48.91 MHz  | Target: 0.92 MHz   | 
Clock: gpsSerial_IntClock         | Frequency: 37.34 MHz  | Target: 0.08 MHz   | 
Clock: xbeeSerial_IntClock        | Frequency: 38.44 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             CyBUS_CLK             41666.7          15959       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             debugSerial_IntClock  41666.7          23713       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             gpsSerial_IntClock    41666.7          24674       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             xbeeSerial_IntClock   41666.7          25457       N/A              N/A         N/A              N/A         N/A              N/A         
debugSerial_IntClock  debugSerial_IntClock  1.08333e+006     1062888     N/A              N/A         N/A              N/A         N/A              N/A         
gpsSerial_IntClock    gpsSerial_IntClock    1.30417e+007     13014889    N/A              N/A         N/A              N/A         N/A              N/A         
xbeeSerial_IntClock   xbeeSerial_IntClock   1.08333e+006     1057316     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase             
-----------------  ------------  ---------------------------  
SCL(0)_PAD:out     25456         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out     25439         CyBUS_CLK(fixed-function):R  
Tx(0)_PAD          32666         debugSerial_IntClock:R       
to_gps_rx(0)_PAD   29267         gpsSerial_IntClock:R         
to_xbee_tx(0)_PAD  34429         xbeeSerial_IntClock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.90 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21478
-------------------------------------   ----- 
End-of-path arrival time (ps)           21478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3828   9748  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14878  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14878  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18178  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18178  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21478  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21478  15959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for debugSerial_IntClock
**************************************************
Clock: debugSerial_IntClock
Frequency: 48.91 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debugSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15086
-------------------------------------   ----- 
End-of-path arrival time (ps)           15086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q            macrocell64   1250   1250  1062888  RISE       1
\debugSerial:BUART:rx_counter_load\/main_1  macrocell21   8222   9472  1062888  RISE       1
\debugSerial:BUART:rx_counter_load\/q       macrocell21   3350  12822  1062888  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/load   count7cell    2264  15086  1062888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for gpsSerial_IntClock
************************************************
Clock: gpsSerial_IntClock
Frequency: 37.34 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13014889p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20588
-------------------------------------   ----- 
End-of-path arrival time (ps)           20588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q                      macrocell44     1250   1250  13014889  RISE       1
\gpsSerial:BUART:counter_load_not\/main_1           macrocell10     9305  10555  13014889  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell10     3350  13905  13014889  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   6682  20588  13014889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for xbeeSerial_IntClock
*************************************************
Clock: xbeeSerial_IntClock
Frequency: 38.44 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1057316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19827
-------------------------------------   ----- 
End-of-path arrival time (ps)           19827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                      macrocell27     1250   1250  1057316  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_0           macrocell2      8521   9771  1057316  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  13121  1057316  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6706  19827  1057316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21478
-------------------------------------   ----- 
End-of-path arrival time (ps)           21478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3828   9748  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14878  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14878  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18178  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18178  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21478  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21478  15959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. xbeeSerial_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25457p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12739
-------------------------------------   ----- 
End-of-path arrival time (ps)           12739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                              iocell3         2009   2009  25457  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      5123   7132  25457  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  10482  25457  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2258  12739  25457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. debugSerial_IntClock:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14483
-------------------------------------   ----- 
End-of-path arrival time (ps)           14483
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell7         1662   1662  23713  RISE       1
\debugSerial:BUART:rx_postpoll\/main_1         macrocell22     7180   8842  23713  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell22     3350  12192  23713  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2292  14483  23713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. gpsSerial_IntClock:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24674p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13523
-------------------------------------   ----- 
End-of-path arrival time (ps)           13523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                              iocell5         2188   2188  24674  RISE       1
\gpsSerial:BUART:rx_postpoll\/main_0         macrocell14     5692   7880  24674  RISE       1
\gpsSerial:BUART:rx_postpoll\/q              macrocell14     3350  11230  24674  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2293  13523  24674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (xbeeSerial_IntClock:R vs. xbeeSerial_IntClock:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1057316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19827
-------------------------------------   ----- 
End-of-path arrival time (ps)           19827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                      macrocell27     1250   1250  1057316  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_0           macrocell2      8521   9771  1057316  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  13121  1057316  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6706  19827  1057316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (debugSerial_IntClock:R vs. debugSerial_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debugSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15086
-------------------------------------   ----- 
End-of-path arrival time (ps)           15086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q            macrocell64   1250   1250  1062888  RISE       1
\debugSerial:BUART:rx_counter_load\/main_1  macrocell21   8222   9472  1062888  RISE       1
\debugSerial:BUART:rx_counter_load\/q       macrocell21   3350  12822  1062888  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/load   count7cell    2264  15086  1062888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.7::Critical Path Report for (gpsSerial_IntClock:R vs. gpsSerial_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13014889p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20588
-------------------------------------   ----- 
End-of-path arrival time (ps)           20588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q                      macrocell44     1250   1250  13014889  RISE       1
\gpsSerial:BUART:counter_load_not\/main_1           macrocell10     9305  10555  13014889  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell10     3350  13905  13014889  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   6682  20588  13014889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21478
-------------------------------------   ----- 
End-of-path arrival time (ps)           21478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3828   9748  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14878  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14878  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18178  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18178  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21478  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21478  15959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18178
-------------------------------------   ----- 
End-of-path arrival time (ps)           18178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3828   9748  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14878  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14878  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18178  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18178  19259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22559p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14878
-------------------------------------   ----- 
End-of-path arrival time (ps)           14878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3828   9748  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14878  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14878  22559  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14483
-------------------------------------   ----- 
End-of-path arrival time (ps)           14483
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell7         1662   1662  23713  RISE       1
\debugSerial:BUART:rx_postpoll\/main_1         macrocell22     7180   8842  23713  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell22     3350  12192  23713  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2292  14483  23713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24674p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13523
-------------------------------------   ----- 
End-of-path arrival time (ps)           13523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                              iocell5         2188   2188  24674  RISE       1
\gpsSerial:BUART:rx_postpoll\/main_0         macrocell14     5692   7880  24674  RISE       1
\gpsSerial:BUART:rx_postpoll\/q              macrocell14     3350  11230  24674  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2293  13523  24674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \deltaTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15713
-------------------------------------   ----- 
End-of-path arrival time (ps)           15713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:status_tc\/main_1         macrocell25      4176  10096  25454  RISE       1
\deltaTimer:TimerUDB:status_tc\/q              macrocell25      3350  13446  25454  RISE       1
\deltaTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2266  15713  25454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:rstSts:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25457p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12739
-------------------------------------   ----- 
End-of-path arrival time (ps)           12739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                              iocell3         2009   2009  25457  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      5123   7132  25457  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  10482  25457  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2258  12739  25457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25525p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10082
-------------------------------------   ----- 
End-of-path arrival time (ps)           10082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   4162  10082  25525  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25859p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3828   9748  25859  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26578p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9028
-------------------------------------   ---- 
End-of-path arrival time (ps)           9028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   3108   9028  26578  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   3098   9018  26588  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_115/main_1
Capture Clock  : Net_115/clock_0
Path slack     : 28237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  15959  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  15959  RISE       1
Net_115/main_1                                 macrocell74      3999   9919  28237  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_115/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:rx_state_2\/main_8
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 28616p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9541
-------------------------------------   ---- 
End-of-path arrival time (ps)           9541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell7       1662   1662  23713  RISE       1
\debugSerial:BUART:rx_state_2\/main_8  macrocell67   7879   9541  28616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:rx_last\/main_0
Capture Clock  : \debugSerial:BUART:rx_last\/clock_0
Path slack     : 28616p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9541
-------------------------------------   ---- 
End-of-path arrival time (ps)           9541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                            iocell7       1662   1662  23713  RISE       1
\debugSerial:BUART:rx_last\/main_0  macrocell73   7879   9541  28616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_last\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 28972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                      iocell5       2188   2188  24674  RISE       1
\gpsSerial:BUART:rx_state_0\/main_5  macrocell48   6997   9185  28972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 28972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                      iocell5       2188   2188  24674  RISE       1
\gpsSerial:BUART:rx_state_2\/main_5  macrocell51   6997   9185  28972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:pollcount_1\/main_3
Capture Clock  : \debugSerial:BUART:pollcount_1\/clock_0
Path slack     : 29315p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell7       1662   1662  23713  RISE       1
\debugSerial:BUART:pollcount_1\/main_3  macrocell70   7180   8842  29315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_1\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:pollcount_0\/main_2
Capture Clock  : \debugSerial:BUART:pollcount_0\/clock_0
Path slack     : 29315p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell7       1662   1662  23713  RISE       1
\debugSerial:BUART:pollcount_0\/main_2  macrocell71   7180   8842  29315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_0\/clock_0                    macrocell71         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29685p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb  iocell5       2188   2188  24674  RISE       1
MODIN5_1/main_2  macrocell54   6284   8472  29685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30168p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb  iocell3       2009   2009  25457  RISE       1
MODIN1_1/main_2   macrocell38   5980   7989  30168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30168p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb  iocell3       2009   2009  25457  RISE       1
MODIN1_0/main_2   macrocell39   5980   7989  30168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:rx_last\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_last\/clock_0
Path slack     : 30168p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                   iocell3       2009   2009  25457  RISE       1
\xbeeSerial:BUART:rx_last\/main_0  macrocell41   5980   7989  30168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_last\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:rx_status_3\/main_6
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 30258p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7898
-------------------------------------   ---- 
End-of-path arrival time (ps)           7898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell7       1662   1662  23713  RISE       1
\debugSerial:BUART:rx_status_3\/main_6  macrocell72   6236   7898  30258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb  iocell5       2188   2188  24674  RISE       1
MODIN5_0/main_2  macrocell55   5692   7880  30277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_status_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 30277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell5       2188   2188  24674  RISE       1
\gpsSerial:BUART:rx_status_3\/main_5  macrocell56   5692   7880  30277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_last\/main_0
Capture Clock  : \gpsSerial:BUART:rx_last\/clock_0
Path slack     : 30277p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                   iocell5       2188   2188  24674  RISE       1
\gpsSerial:BUART:rx_last\/main_0  macrocell57   5692   7880  30277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_last\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 30548p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20770  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   3848   5058  30548  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 30670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20770  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   3727   4937  30670  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:rx_state_0\/main_9
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 30705p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7452
-------------------------------------   ---- 
End-of-path arrival time (ps)           7452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell7       1662   1662  23713  RISE       1
\debugSerial:BUART:rx_state_0\/main_9  macrocell64   5790   7452  30705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_2\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 30994p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                      iocell3       2009   2009  25457  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_5  macrocell35   5154   7163  30994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 31025p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                      iocell3       2009   2009  25457  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_5  macrocell32   5123   7132  31025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:rx_status_3\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 31025p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                       iocell3       2009   2009  25457  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_5  macrocell40   5123   7132  31025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 31426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20770  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   2971   4181  31426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 31430p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20770  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   2966   4176  31430  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_115/main_0
Capture Clock  : Net_115/clock_0
Path slack     : 33396p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  20770  RISE       1
Net_115/main_0                                            macrocell74    3551   4761  33396  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_115/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1057316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19827
-------------------------------------   ----- 
End-of-path arrival time (ps)           19827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                      macrocell27     1250   1250  1057316  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_0           macrocell2      8521   9771  1057316  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  13121  1057316  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6706  19827  1057316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debugSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15086
-------------------------------------   ----- 
End-of-path arrival time (ps)           15086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q            macrocell64   1250   1250  1062888  RISE       1
\debugSerial:BUART:rx_counter_load\/main_1  macrocell21   8222   9472  1062888  RISE       1
\debugSerial:BUART:rx_counter_load\/q       macrocell21   3350  12822  1062888  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/load   count7cell    2264  15086  1062888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \xbeeSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14663
-------------------------------------   ----- 
End-of-path arrival time (ps)           14663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  1063311  RISE       1
\xbeeSerial:BUART:rx_counter_load\/main_0  macrocell5    7200   8450  1063311  RISE       1
\xbeeSerial:BUART:rx_counter_load\/q       macrocell5    3350  11800  1063311  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/load   count7cell    2862  14663  1063311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxSts\/clock
Path slack     : 1064717p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18116
-------------------------------------   ----- 
End-of-path arrival time (ps)           18116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q        macrocell29    1250   1250  1061603  RISE       1
\xbeeSerial:BUART:tx_status_0\/main_4  macrocell3     8254   9504  1064717  RISE       1
\xbeeSerial:BUART:tx_status_0\/q       macrocell3     3350  12854  1064717  RISE       1
\xbeeSerial:BUART:sTX:TxSts\/status_0  statusicell1   5262  18116  1064717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12115
-------------------------------------   ----- 
End-of-path arrival time (ps)           12115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  1065029  RISE       1
\debugSerial:BUART:counter_load_not\/main_0           macrocell18     4585   5835  1065029  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell18     3350   9185  1065029  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2930  12115  1065029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066385p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  1063311  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9688  10938  1066385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \debugSerial:BUART:sTX:TxSts\/clock
Path slack     : 1066717p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16117
-------------------------------------   ----- 
End-of-path arrival time (ps)           16117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1066717  RISE       1
\debugSerial:BUART:tx_status_0\/main_3                 macrocell19     3631   7211  1066717  RISE       1
\debugSerial:BUART:tx_status_0\/q                      macrocell19     3350  10561  1066717  RISE       1
\debugSerial:BUART:sTX:TxSts\/status_0                 statusicell5    5555  16117  1066717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066892p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q                macrocell64     1250   1250  1062888  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   9182  10432  1066892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1067940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11884
-------------------------------------   ----- 
End-of-path arrival time (ps)           11884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  1062888  RISE       1
\debugSerial:BUART:rx_state_0\/main_1  macrocell64  10634  11884  1067940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068226p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q         macrocell63     1250   1250  1067947  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   7847   9097  1068226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1068356p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11467
-------------------------------------   ----- 
End-of-path arrival time (ps)           11467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1063311  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_0    macrocell32  10217  11467  1068356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1068356p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11467
-------------------------------------   ----- 
End-of-path arrival time (ps)           11467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1063311  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_0   macrocell40  10217  11467  1068356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1068672p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11151
-------------------------------------   ----- 
End-of-path arrival time (ps)           11151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1057316  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_0  macrocell29   9901  11151  1068672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:txn\/main_4
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1068675p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q  macrocell29   1250   1250  1061603  RISE       1
\xbeeSerial:BUART:txn\/main_4    macrocell26   9899  11149  1068675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1068884p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13949
-------------------------------------   ----- 
End-of-path arrival time (ps)           13949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1068884  RISE       1
\xbeeSerial:BUART:rx_status_4\/main_1                 macrocell7      2836   6416  1068884  RISE       1
\xbeeSerial:BUART:rx_status_4\/q                      macrocell7      3350   9766  1068884  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_4                 statusicell2    4183  13949  1068884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069060p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                macrocell27     1250   1250  1057316  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7014   8264  1069060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1069245p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1063311  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_0    macrocell35   9329  10579  1069245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1069259p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10565
-------------------------------------   ----- 
End-of-path arrival time (ps)           10565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1063311  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_0  macrocell33   9315  10565  1069259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1069259p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10565
-------------------------------------   ----- 
End-of-path arrival time (ps)           10565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1063311  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_0    macrocell34   9315  10565  1069259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1069824p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  1062888  RISE       1
\debugSerial:BUART:rx_state_2\/main_1  macrocell67   8750  10000  1069824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:tx_state_0\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1069889p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9935
-------------------------------------   ---- 
End-of-path arrival time (ps)           9935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1064853  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_3                  macrocell28     6355   9935  1069889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1070319p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q      macrocell29   1250   1250  1061603  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_3  macrocell30   8254   9504  1070319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1070337p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1061603  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_4  macrocell28   8237   9487  1070337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070471p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q                macrocell60     1250   1250  1066834  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   5602   6852  1070471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q                macrocell28     1250   1250  1057927  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5462   6712  1070611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1070669p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1057927  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_1  macrocell29   7904   9154  1070669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1070725p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  1062888  RISE       1
\debugSerial:BUART:rx_state_3\/main_1  macrocell66   7849   9099  1070725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9087
-------------------------------------   ---- 
End-of-path arrival time (ps)           9087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q               macrocell64   1250   1250  1062888  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_1  macrocell69   7837   9087  1070736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1070823p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9000
-------------------------------------   ---- 
End-of-path arrival time (ps)           9000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070823  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_5  macrocell29   7750   9000  1070823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071242p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1061603  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_3  macrocell27   7331   8581  1071242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \debugSerial:BUART:sRX:RxSts\/clock
Path slack     : 1071287p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1071287  RISE       1
\debugSerial:BUART:rx_status_4\/main_1                 macrocell23     2306   5886  1071287  RISE       1
\debugSerial:BUART:rx_status_4\/q                      macrocell23     3350   9236  1071287  RISE       1
\debugSerial:BUART:sRX:RxSts\/status_4                 statusicell6    2311  11546  1071287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071373p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  1063311  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_0  macrocell37   7200   8450  1071373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071549p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  1071549  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4525   5775  1071549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:tx_state_2\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1071576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1071576  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_4               macrocell29     8057   8247  1071576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:txn\/main_1
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1071586p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q  macrocell27   1250   1250  1057316  RISE       1
\xbeeSerial:BUART:txn\/main_1    macrocell26   6988   8238  1071586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071602p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q                macrocell59     1250   1250  1065029  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   4471   5721  1071602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1071621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8202
-------------------------------------   ---- 
End-of-path arrival time (ps)           8202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  1067947  RISE       1
\debugSerial:BUART:rx_status_3\/main_0   macrocell72   6952   8202  1071621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1071635p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  1067947  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_0  macrocell65   6938   8188  1071635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1071688p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1058938  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_2               macrocell29     7946   8136  1071688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071860p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  1071860  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4213   5463  1071860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071868p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1058938  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5265   5455  1071868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:tx_state_0\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1072105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7718
-------------------------------------   ---- 
End-of-path arrival time (ps)           7718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1066717  RISE       1
\debugSerial:BUART:tx_state_0\/main_3                  macrocell60     4138   7718  1072105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  1067947  RISE       1
\debugSerial:BUART:rx_state_0\/main_0    macrocell64   6254   7504  1072319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1072384p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  1072384  RISE       1
\debugSerial:BUART:tx_state_1\/main_5  macrocell59   6189   7439  1072384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:txn\/main_6
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1072392p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7431
-------------------------------------   ---- 
End-of-path arrival time (ps)           7431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q  macrocell62   1250   1250  1072384  RISE       1
\debugSerial:BUART:txn\/main_6   macrocell58   6181   7431  1072392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1072412p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1057316  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_0  macrocell28   6161   7411  1072412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1072416p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7407
-------------------------------------   ---- 
End-of-path arrival time (ps)           7407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q        macrocell64   1250   1250  1062888  RISE       1
\debugSerial:BUART:rx_status_3\/main_1  macrocell72   6157   7407  1072416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1072447p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q         macrocell64   1250   1250  1062888  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_1  macrocell65   6126   7376  1072447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:txn\/main_6
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1072517p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q  macrocell30   1250   1250  1070823  RISE       1
\xbeeSerial:BUART:txn\/main_6   macrocell26   6057   7307  1072517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:pollcount_0\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_10
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_0\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  1069798  RISE       1
\debugSerial:BUART:rx_state_0\/main_10  macrocell64   6006   7256  1072568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_4
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1072620p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q        macrocell67   1250   1250  1067179  RISE       1
\debugSerial:BUART:rx_status_3\/main_4  macrocell72   5953   7203  1072620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1072636p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7187
-------------------------------------   ---- 
End-of-path arrival time (ps)           7187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q         macrocell67   1250   1250  1067179  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_4  macrocell65   5937   7187  1072636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_0\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072672p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072672  RISE       1
\debugSerial:BUART:rx_state_0\/main_5         macrocell64   5211   7151  1072672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072887p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q                macrocell32     1250   1250  1066425  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3187   4437  1072887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_0\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072966p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6857
-------------------------------------   ---- 
End-of-path arrival time (ps)           6857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072966  RISE       1
\debugSerial:BUART:rx_state_0\/main_7         macrocell64   4917   6857  1072966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1072977p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q      macrocell27   1250   1250  1057316  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_0  macrocell30   5596   6846  1072977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:txn\/main_2
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1072980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q  macrocell60   1250   1250  1066834  RISE       1
\debugSerial:BUART:txn\/main_2    macrocell58   5594   6844  1072980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073004p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1071576  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_4               macrocell27     6629   6819  1073004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:pollcount_0\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073119p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6704
-------------------------------------   ---- 
End-of-path arrival time (ps)           6704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_0\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  1069798  RISE       1
\debugSerial:BUART:rx_status_3\/main_7  macrocell72   5454   6704  1073119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1073131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6692
-------------------------------------   ---- 
End-of-path arrival time (ps)           6692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  1072384  RISE       1
\debugSerial:BUART:tx_state_2\/main_5  macrocell61   5442   6692  1073131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:txn\/main_2
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1073136p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q  macrocell28   1250   1250  1057927  RISE       1
\xbeeSerial:BUART:txn\/main_2    macrocell26   5437   6687  1073136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \xbeeSerial:BUART:txn\/main_3
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073152  RISE       1
\xbeeSerial:BUART:txn\/main_3                macrocell26     2302   6672  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  1072384  RISE       1
\debugSerial:BUART:tx_state_0\/main_5  macrocell60   5421   6671  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \debugSerial:BUART:txn\/main_3
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1073164p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1073164  RISE       1
\debugSerial:BUART:txn\/main_3                macrocell58     2290   6660  1073164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073202p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  1067028  RISE       1
\debugSerial:BUART:rx_state_0\/main_3  macrocell64   5371   6621  1073202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:txn\/main_4
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1073231p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q  macrocell61   1250   1250  1066512  RISE       1
\debugSerial:BUART:txn\/main_4    macrocell58   5342   6592  1073231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073242p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072672  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_5       macrocell65   4641   6581  1073242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073318p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  1067179  RISE       1
\debugSerial:BUART:rx_state_0\/main_4  macrocell64   5256   6506  1073318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073526p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072966  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_7       macrocell65   4357   6297  1073526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073531p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q         macrocell34   1250   1250  1065771  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_3  macrocell33   5042   6292  1073531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073531p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1065771  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_3  macrocell34   5042   6292  1073531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_2
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073542p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  1071549  RISE       1
\debugSerial:BUART:rx_status_3\/main_2  macrocell72   5031   6281  1073542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073548p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1065771  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_3  macrocell35   5026   6276  1073548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073664p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1071860  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_2   macrocell35   4909   6159  1073664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073672p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  1071860  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_2  macrocell33   4902   6152  1073672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073672p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1071860  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_2   macrocell34   4902   6152  1073672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073677p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  1066834  RISE       1
\debugSerial:BUART:tx_state_1\/main_1  macrocell59   4896   6146  1073677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1073677p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q      macrocell60   1250   1250  1066834  RISE       1
\debugSerial:BUART:tx_bitclk\/main_1  macrocell62   4896   6146  1073677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073727p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  1067179  RISE       1
\debugSerial:BUART:rx_state_2\/main_4  macrocell67   4847   6097  1073727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  1066512  RISE       1
\debugSerial:BUART:tx_state_1\/main_3  macrocell59   4785   6035  1073788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1073788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q      macrocell61   1250   1250  1066512  RISE       1
\debugSerial:BUART:tx_bitclk\/main_3  macrocell62   4785   6035  1073788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_3
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073823p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q        macrocell66   1250   1250  1067028  RISE       1
\debugSerial:BUART:rx_status_3\/main_3  macrocell72   4750   6000  1073823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073833p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q               macrocell34   1250   1250  1065771  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_2  macrocell37   4740   5990  1073833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073894p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1057927  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_1  macrocell27   4680   5930  1073894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1073988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  1065029  RISE       1
\debugSerial:BUART:tx_state_2\/main_0  macrocell61   4585   5835  1073988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  1065029  RISE       1
\debugSerial:BUART:tx_state_0\/main_0  macrocell60   4569   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074010p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070823  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_5  macrocell27   4563   5813  1074010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074081p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  1071549  RISE       1
\debugSerial:BUART:rx_state_3\/main_2   macrocell66   4493   5743  1074081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074102p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  1071549  RISE       1
\debugSerial:BUART:rx_state_0\/main_2   macrocell64   4471   5721  1074102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \debugSerial:BUART:pollcount_1\/main_1
Capture Clock  : \debugSerial:BUART:pollcount_1\/clock_0
Path slack     : 1074114p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074114  RISE       1
\debugSerial:BUART:pollcount_1\/main_1        macrocell70   3769   5709  1074114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_1\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \debugSerial:BUART:pollcount_0\/main_1
Capture Clock  : \debugSerial:BUART:pollcount_0\/clock_0
Path slack     : 1074114p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074114  RISE       1
\debugSerial:BUART:pollcount_0\/main_1        macrocell71   3769   5709  1074114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_0\/clock_0                    macrocell71         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \debugSerial:BUART:pollcount_1\/main_0
Capture Clock  : \debugSerial:BUART:pollcount_1\/clock_0
Path slack     : 1074123p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074123  RISE       1
\debugSerial:BUART:pollcount_1\/main_0        macrocell70   3760   5700  1074123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_1\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \debugSerial:BUART:pollcount_0\/main_0
Capture Clock  : \debugSerial:BUART:pollcount_0\/clock_0
Path slack     : 1074123p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074123  RISE       1
\debugSerial:BUART:pollcount_0\/main_0        macrocell71   3760   5700  1074123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_0\/clock_0                    macrocell71         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074158p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074158  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_6       macrocell65   3725   5665  1074158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_0\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074161p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074158  RISE       1
\debugSerial:BUART:rx_state_0\/main_6         macrocell64   3723   5663  1074161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074192p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  1071549  RISE       1
\debugSerial:BUART:rx_state_2\/main_2   macrocell67   4381   5631  1074192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074194p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3129
-------------------------------------   ---- 
End-of-path arrival time (ps)           3129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1066923  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   2939   3129  1074194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  1067179  RISE       1
\debugSerial:BUART:rx_state_3\/main_4  macrocell66   4332   5582  1074241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1074287p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q      macrocell28   1250   1250  1057927  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_1  macrocell30   4286   5536  1074287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074361p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q         macrocell66   1250   1250  1067028  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_3  macrocell65   4213   5463  1074361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074487p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q               macrocell32   1250   1250  1066425  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_1  macrocell37   4086   5336  1074487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:txn\/main_5
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1074546p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1071576  RISE       1
\xbeeSerial:BUART:txn\/main_5                      macrocell26     5087   5277  1074546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074641p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q               macrocell35   1250   1250  1066578  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_3  macrocell37   3933   5183  1074641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074647p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q               macrocell67   1250   1250  1067179  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_3  macrocell69   3927   5177  1074647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074682p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  1065029  RISE       1
\debugSerial:BUART:tx_state_1\/main_0  macrocell59   3891   5141  1074682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1074682p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q      macrocell59   1250   1250  1065029  RISE       1
\debugSerial:BUART:tx_bitclk\/main_0  macrocell62   3891   5141  1074682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074723p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074723  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_6       macrocell33   3161   5101  1074723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_3\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074723p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074723  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_6         macrocell34   3161   5101  1074723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_2\/main_8
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074731p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074723  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_8         macrocell35   3152   5092  1074731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074738p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q               macrocell66   1250   1250  1067028  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_2  macrocell69   3835   5085  1074738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_0\/main_9
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074742p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074723  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_9         macrocell32   3141   5081  1074742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074749p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  1067028  RISE       1
\debugSerial:BUART:rx_state_2\/main_3  macrocell67   3824   5074  1074749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:txn\/q
Path End       : \debugSerial:BUART:txn\/main_0
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1074779p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:txn\/q       macrocell58   1250   1250  1074779  RISE       1
\debugSerial:BUART:txn\/main_0  macrocell58   3795   5045  1074779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074794p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070823  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_5  macrocell28   3780   5030  1074794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074810p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1057927  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_1  macrocell28   3763   5013  1074810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074818p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1057316  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_0  macrocell27   3755   5005  1074818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_2\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074847p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074847  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_7         macrocell35   3036   4976  1074847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_3\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074858p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072672  RISE       1
\debugSerial:BUART:rx_state_3\/main_5         macrocell66   3026   4966  1074858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074847  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_5       macrocell33   3023   4963  1074861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_3\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074847  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_5         macrocell34   3023   4963  1074861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074864p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1071860  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_2   macrocell32   3709   4959  1074864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074864p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1071860  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_2  macrocell40   3709   4959  1074864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074869  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_7       macrocell33   3014   4954  1074869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_3\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074869  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_7         macrocell34   3014   4954  1074869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_0\/main_10
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074870p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074869  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_10        macrocell32   3014   4954  1074870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_2\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074894p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072672  RISE       1
\debugSerial:BUART:rx_state_2\/main_5         macrocell67   2990   4930  1074894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074969p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  1071549  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_2  macrocell65   3604   4854  1074969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1058938  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_2               macrocell27     4653   4843  1074980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1074992p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1061603  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_3  macrocell29   3581   4831  1074992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_2\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074993p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072966  RISE       1
\debugSerial:BUART:rx_state_2\/main_7         macrocell67   2890   4830  1074993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074996p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1072966  RISE       1
\debugSerial:BUART:rx_state_3\/main_7         macrocell66   2888   4828  1074996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_2\/main_9
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075017p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074869  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_9         macrocell35   2867   4807  1075017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075031p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074114  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_1   macrocell68   2852   4792  1075031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_0\/main_8
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075036p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074847  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_8         macrocell32   2847   4787  1075036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074123  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_0   macrocell68   2845   4785  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075048  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_2   macrocell68   2835   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell68         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075050  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_1   macrocell36   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075050  RISE       1
MODIN1_1/main_1                              macrocell38   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075050  RISE       1
MODIN1_0/main_1                              macrocell39   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075055p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075055  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_0   macrocell36   2828   4768  1075055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075055p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075055  RISE       1
MODIN1_1/main_0                              macrocell38   2828   4768  1075055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075055p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075055  RISE       1
MODIN1_0/main_0                              macrocell39   2828   4768  1075055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075057p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075057  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_2   macrocell36   2826   4766  1075057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:txn\/main_1
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1075092p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q  macrocell59   1250   1250  1065029  RISE       1
\debugSerial:BUART:txn\/main_1    macrocell58   3482   4732  1075092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_3\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075160p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074158  RISE       1
\debugSerial:BUART:rx_state_3\/main_6         macrocell66   2723   4663  1075160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_2\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074158  RISE       1
\debugSerial:BUART:rx_state_2\/main_6         macrocell67   2704   4644  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:pollcount_1\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_8
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_1\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:pollcount_1\/q      macrocell70   1250   1250  1070677  RISE       1
\debugSerial:BUART:rx_state_0\/main_8  macrocell64   3386   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:pollcount_1\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_5
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075198p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_1\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  1070677  RISE       1
\debugSerial:BUART:rx_status_3\/main_5  macrocell72   3375   4625  1075198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075219p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell39   1250   1250  1069652  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_7  macrocell32   3354   4604  1075219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075219p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell39   1250   1250  1069652  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_7  macrocell40   3354   4604  1075219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1065771  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_3  macrocell32   3317   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q        macrocell34   1250   1250  1065771  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_3  macrocell40   3317   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  1067028  RISE       1
\debugSerial:BUART:rx_state_3\/main_3  macrocell66   3311   4561  1075262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_status_3\/q
Path End       : \debugSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \debugSerial:BUART:sRX:RxSts\/clock
Path slack     : 1075268p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell72         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_status_3\/q       macrocell72    1250   1250  1075268  RISE       1
\debugSerial:BUART:sRX:RxSts\/status_3  statusicell6   6316   7566  1075268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q         macrocell35   1250   1250  1066578  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_4  macrocell33   3278   4528  1075295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1066578  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_4  macrocell34   3278   4528  1075295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075302p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1066578  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_4  macrocell35   3272   4522  1075302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1075325p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1058938  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_2                macrocell30     4308   4498  1075325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075376p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell38   1250   1250  1069809  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_6  macrocell32   3197   4447  1075376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075376p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell38   1250   1250  1069809  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_6  macrocell40   3197   4447  1075376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075390p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q        macrocell63   1250   1250  1067947  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_0  macrocell69   3183   4433  1075390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell69         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q         macrocell32   1250   1250  1066425  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_1  macrocell33   3181   4431  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066425  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_1  macrocell34   3181   4431  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075397p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  1067947  RISE       1
\debugSerial:BUART:rx_state_3\/main_0    macrocell66   3177   4427  1075397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell66         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:pollcount_0\/q
Path End       : \debugSerial:BUART:pollcount_1\/main_4
Capture Clock  : \debugSerial:BUART:pollcount_1\/clock_0
Path slack     : 1075400p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_0\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  1069798  RISE       1
\debugSerial:BUART:pollcount_1\/main_4  macrocell70   3173   4423  1075400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_1\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:pollcount_0\/q
Path End       : \debugSerial:BUART:pollcount_0\/main_3
Capture Clock  : \debugSerial:BUART:pollcount_0\/clock_0
Path slack     : 1075400p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_0\/clock_0                    macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  1069798  RISE       1
\debugSerial:BUART:pollcount_0\/main_3  macrocell71   3173   4423  1075400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_0\/clock_0                    macrocell71         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066425  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_1  macrocell35   3173   4423  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066425  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_1  macrocell32   3172   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q        macrocell32   1250   1250  1066425  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_1  macrocell40   3172   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075411p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  1067947  RISE       1
\debugSerial:BUART:rx_state_2\/main_0    macrocell67   3163   4413  1075411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075431p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1066578  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_4  macrocell32   3142   4392  1075431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075431p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q        macrocell35   1250   1250  1066578  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_4  macrocell40   3142   4392  1075431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075453p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  1066512  RISE       1
\debugSerial:BUART:tx_state_0\/main_4  macrocell60   3120   4370  1075453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075472p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  1066512  RISE       1
\debugSerial:BUART:tx_state_2\/main_3  macrocell61   3101   4351  1075472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_last\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075683p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_last\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_last\/q          macrocell41   1250   1250  1075683  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_6  macrocell35   2890   4140  1075683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  1066834  RISE       1
\debugSerial:BUART:tx_state_0\/main_1  macrocell60   2787   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  1066834  RISE       1
\debugSerial:BUART:tx_state_2\/main_1  macrocell61   2780   4030  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_load_fifo\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075856p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_load_fifo\/q            macrocell65     1250   1250  1072850  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   3097   4347  1075856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_2\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075883p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1066923  RISE       1
\debugSerial:BUART:tx_state_2\/main_2               macrocell61     3751   3941  1075883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075893p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3930
-------------------------------------   ---- 
End-of-path arrival time (ps)           3930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1066923  RISE       1
\debugSerial:BUART:tx_state_0\/main_2               macrocell60     3740   3930  1075893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075896p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1058938  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_2               macrocell28     3737   3927  1075896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075943p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1069652  RISE       1
MODIN1_1/main_4  macrocell38   2631   3881  1075943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075943p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1069652  RISE       1
MODIN1_0/main_3  macrocell39   2631   3881  1075943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_2\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1076077p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           3746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1076077  RISE       1
\debugSerial:BUART:tx_state_2\/main_4               macrocell61     3556   3746  1076077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell38   1250   1250  1069809  RISE       1
MODIN1_1/main_3  macrocell38   2314   3564  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:txn\/q
Path End       : \xbeeSerial:BUART:txn\/main_0
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:txn\/q       macrocell26   1250   1250  1076272  RISE       1
\xbeeSerial:BUART:txn\/main_0  macrocell26   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:pollcount_1\/q
Path End       : \debugSerial:BUART:pollcount_1\/main_2
Capture Clock  : \debugSerial:BUART:pollcount_1\/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_1\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  1070677  RISE       1
\debugSerial:BUART:pollcount_1\/main_2  macrocell70   2295   3545  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:pollcount_1\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_9
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1076339p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_last\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_last\/q          macrocell73   1250   1250  1076339  RISE       1
\debugSerial:BUART:rx_state_2\/main_9  macrocell67   2235   3485  1076339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_load_fifo\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076395p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_load_fifo\/q            macrocell33     1250   1250  1070747  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2558   3808  1076395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_1\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1076678p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3146
-------------------------------------   ---- 
End-of-path arrival time (ps)           3146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1066923  RISE       1
\debugSerial:BUART:tx_state_1\/main_2               macrocell59     2956   3146  1076678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1076678p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3146
-------------------------------------   ---- 
End-of-path arrival time (ps)           3146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1066923  RISE       1
\debugSerial:BUART:tx_bitclk\/main_2                macrocell62     2956   3146  1076678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_1\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1077005p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2818
-------------------------------------   ---- 
End-of-path arrival time (ps)           2818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1076077  RISE       1
\debugSerial:BUART:tx_state_1\/main_4               macrocell59     2628   2818  1077005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell59         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:txn\/main_5
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1077014p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2809
-------------------------------------   ---- 
End-of-path arrival time (ps)           2809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1076077  RISE       1
\debugSerial:BUART:txn\/main_5                      macrocell58     2619   2809  1077014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_status_3\/q
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1078707p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_status_3\/q       macrocell40    1250   1250  1078707  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_3  statusicell2   2876   4126  1078707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13014889p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20588
-------------------------------------   ----- 
End-of-path arrival time (ps)           20588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q                      macrocell44     1250   1250  13014889  RISE       1
\gpsSerial:BUART:counter_load_not\/main_1           macrocell10     9305  10555  13014889  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell10     3350  13905  13014889  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   6682  20588  13014889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \gpsSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022973p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13333
-------------------------------------   ----- 
End-of-path arrival time (ps)           13333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q            macrocell50   1250   1250  13022973  RISE       1
\gpsSerial:BUART:rx_counter_load\/main_2  macrocell13   5835   7085  13022973  RISE       1
\gpsSerial:BUART:rx_counter_load\/q       macrocell13   3350  10435  13022973  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/load   count7cell    2898  13333  13022973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \gpsSerial:BUART:sTX:TxSts\/clock
Path slack     : 13025013p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16153
-------------------------------------   ----- 
End-of-path arrival time (ps)           16153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q        macrocell43    1250   1250  13019970  RISE       1
\gpsSerial:BUART:tx_status_0\/main_0  macrocell11    7869   9119  13025013  RISE       1
\gpsSerial:BUART:tx_status_0\/q       macrocell11    3350  12469  13025013  RISE       1
\gpsSerial:BUART:sTX:TxSts\/status_0  statusicell3   3684  16153  13025013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13026510p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                macrocell43     1250   1250  13019970  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   7897   9147  13026510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027491p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8166
-------------------------------------   ---- 
End-of-path arrival time (ps)           8166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q                macrocell44     1250   1250  13014889  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   6916   8166  13027491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13027588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  13014889  RISE       1
\gpsSerial:BUART:tx_state_1\/main_1  macrocell43   9318  10568  13027588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13027602p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10555
-------------------------------------   ----- 
End-of-path arrival time (ps)           10555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q      macrocell44   1250   1250  13014889  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_1  macrocell46   9305  10555  13027602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028049p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q                macrocell48     1250   1250  13023162  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6358   7608  13028049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13028990p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13016291  RISE       1
\gpsSerial:BUART:tx_state_1\/main_2               macrocell43     8977   9167  13028990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13029003p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13016291  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_2                macrocell46     8964   9154  13029003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \gpsSerial:BUART:sRX:RxSts\/clock
Path slack     : 13029007p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12160
-------------------------------------   ----- 
End-of-path arrival time (ps)           12160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13029007  RISE       1
\gpsSerial:BUART:rx_status_4\/main_1                 macrocell15     2303   5883  13029007  RISE       1
\gpsSerial:BUART:rx_status_4\/q                      macrocell15     3350   9233  13029007  RISE       1
\gpsSerial:BUART:sRX:RxSts\/status_4                 statusicell4    2927  12160  13029007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13029019p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9138
-------------------------------------   ---- 
End-of-path arrival time (ps)           9138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  13019970  RISE       1
\gpsSerial:BUART:tx_state_0\/main_0  macrocell44   7888   9138  13029019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13029019p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9138
-------------------------------------   ---- 
End-of-path arrival time (ps)           9138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  13019970  RISE       1
\gpsSerial:BUART:tx_state_2\/main_0  macrocell45   7888   9138  13029019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:txn\/main_1
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13029037p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9119
-------------------------------------   ---- 
End-of-path arrival time (ps)           9119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q  macrocell43   1250   1250  13019970  RISE       1
\gpsSerial:BUART:txn\/main_1    macrocell42   7869   9119  13029037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13029057p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  13016354  RISE       1
\gpsSerial:BUART:tx_state_1\/main_3  macrocell43   7850   9100  13029057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13029067p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q      macrocell45   1250   1250  13016354  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_3  macrocell46   7840   9090  13029067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13029260p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13029260  RISE       1
\gpsSerial:BUART:tx_state_1\/main_4               macrocell43     8706   8896  13029260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:tx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13029445p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8712
-------------------------------------   ---- 
End-of-path arrival time (ps)           8712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13025994  RISE       1
\gpsSerial:BUART:tx_state_0\/main_3                  macrocell44     5132   8712  13029445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13029588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  13029588  RISE       1
\gpsSerial:BUART:tx_state_0\/main_5  macrocell44   7318   8568  13029588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13029588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  13029588  RISE       1
\gpsSerial:BUART:tx_state_2\/main_5  macrocell45   7318   8568  13029588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:txn\/main_6
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13029601p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8555
-------------------------------------   ---- 
End-of-path arrival time (ps)           8555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q  macrocell46   1250   1250  13029588  RISE       1
\gpsSerial:BUART:txn\/main_6   macrocell42   7305   8555  13029601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029757p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q         macrocell47     1250   1250  13024137  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4650   5900  13029757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13030505p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q        macrocell50   1250   1250  13022973  RISE       1
\gpsSerial:BUART:rx_status_3\/main_3  macrocell56   6401   7651  13030505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030509p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13016291  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4958   5148  13030509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030544p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q          macrocell52     1250   1250  13030544  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3862   5112  13030544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13030554p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q        macrocell48   1250   1250  13023162  RISE       1
\gpsSerial:BUART:rx_status_3\/main_1  macrocell56   6353   7603  13030554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_3\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13030898p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030898  RISE       1
\gpsSerial:BUART:rx_state_3\/main_7         macrocell50   5319   7259  13030898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_3\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13030911p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030911  RISE       1
\gpsSerial:BUART:rx_state_3\/main_6         macrocell50   5306   7246  13030911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13031260p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q   macrocell52   1250   1250  13030544  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_2  macrocell49   5646   6896  13031260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13031274p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  13030544  RISE       1
\gpsSerial:BUART:rx_state_0\/main_2   macrocell48   5632   6882  13031274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031274p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  13030544  RISE       1
\gpsSerial:BUART:rx_state_2\/main_2   macrocell51   5632   6882  13031274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13031277p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6880
-------------------------------------   ---- 
End-of-path arrival time (ps)           6880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  13030544  RISE       1
\gpsSerial:BUART:rx_state_3\/main_2   macrocell50   5630   6880  13031277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:txn\/main_5
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13031304p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13029260  RISE       1
\gpsSerial:BUART:txn\/main_5                      macrocell42     6662   6852  13031304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13031318p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13029260  RISE       1
\gpsSerial:BUART:tx_state_2\/main_4               macrocell45     6649   6839  13031318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \gpsSerial:BUART:txn\/main_3
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13031459p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6698
-------------------------------------   ---- 
End-of-path arrival time (ps)           6698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031459  RISE       1
\gpsSerial:BUART:txn\/main_3                macrocell42     2328   6698  13031459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13031469p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030911  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_6       macrocell49   4747   6687  13031469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13031474p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030898  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_7       macrocell49   4743   6683  13031474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13031675p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  13022973  RISE       1
\gpsSerial:BUART:rx_state_3\/main_3  macrocell50   5231   6481  13031675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13031676p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  13022973  RISE       1
\gpsSerial:BUART:rx_state_0\/main_3  macrocell48   5231   6481  13031676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031676p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  13022973  RISE       1
\gpsSerial:BUART:rx_state_2\/main_3  macrocell51   5231   6481  13031676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:txn\/main_2
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13031690p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q  macrocell44   1250   1250  13014889  RISE       1
\gpsSerial:BUART:txn\/main_2    macrocell42   5217   6467  13031690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13031754p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                           macrocell54   1250   1250  13027467  RISE       1
\gpsSerial:BUART:rx_state_0\/main_6  macrocell48   5153   6403  13031754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_0\/main_9
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13031920p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030911  RISE       1
\gpsSerial:BUART:rx_state_0\/main_9         macrocell48   4297   6237  13031920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_2\/main_8
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031920p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030911  RISE       1
\gpsSerial:BUART:rx_state_2\/main_8         macrocell51   4297   6237  13031920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_0\/main_10
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13031934p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030898  RISE       1
\gpsSerial:BUART:rx_state_0\/main_10        macrocell48   4283   6223  13031934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_2\/main_9
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031934p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030898  RISE       1
\gpsSerial:BUART:rx_state_2\/main_9         macrocell51   4283   6223  13031934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032065p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                           macrocell55   1250   1250  13027770  RISE       1
\gpsSerial:BUART:rx_state_0\/main_7  macrocell48   4842   6092  13032065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_4
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13032217p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q        macrocell51   1250   1250  13024105  RISE       1
\gpsSerial:BUART:rx_status_3\/main_4  macrocell56   4690   5940  13032217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032241p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032241  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_5       macrocell49   3975   5915  13032241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13032248p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13024137  RISE       1
\gpsSerial:BUART:rx_status_3\/main_0   macrocell56   4658   5908  13032248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_0\/main_8
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032259p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032241  RISE       1
\gpsSerial:BUART:rx_state_0\/main_8         macrocell48   3957   5897  13032259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_2\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13032259p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032241  RISE       1
\gpsSerial:BUART:rx_state_2\/main_7         macrocell51   3957   5897  13032259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13032261p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032241  RISE       1
\gpsSerial:BUART:rx_state_3\/main_5         macrocell50   3956   5896  13032261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032394p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q               macrocell50   1250   1250  13022973  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_2  macrocell53   4513   5763  13032394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell53         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13032490p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  13030544  RISE       1
\gpsSerial:BUART:rx_status_3\/main_2  macrocell56   4417   5667  13032490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:txn\/main_4
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13032585p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q  macrocell45   1250   1250  13016354  RISE       1
\gpsSerial:BUART:txn\/main_4    macrocell42   4322   5572  13032585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13032682p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q      macrocell43   1250   1250  13019970  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_0  macrocell46   4224   5474  13032682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13032793p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  13014889  RISE       1
\gpsSerial:BUART:tx_state_0\/main_1  macrocell44   4114   5364  13032793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13032793p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  13014889  RISE       1
\gpsSerial:BUART:tx_state_2\/main_1  macrocell45   4114   5364  13032793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13032846p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032846  RISE       1
MODIN5_0/main_0                             macrocell55   3371   5311  13032846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13032999p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13016291  RISE       1
\gpsSerial:BUART:tx_state_0\/main_2               macrocell44     4967   5157  13032999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13032999p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13016291  RISE       1
\gpsSerial:BUART:tx_state_2\/main_2               macrocell45     4967   5157  13032999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033012p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033012  RISE       1
MODIN5_0/main_1                             macrocell55   3205   5145  13033012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_6
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033070p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                            macrocell54   1250   1250  13027467  RISE       1
\gpsSerial:BUART:rx_status_3\/main_6  macrocell56   3837   5087  13033070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033141p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  13027770  RISE       1
MODIN5_1/main_4  macrocell54   3765   5015  13033141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  13016354  RISE       1
\gpsSerial:BUART:tx_state_0\/main_4  macrocell44   3613   4863  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  13016354  RISE       1
\gpsSerial:BUART:tx_state_2\/main_3  macrocell45   3613   4863  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell45         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q               macrocell51   1250   1250  13024105  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_3  macrocell53   3609   4859  13033298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell53         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033305p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  13024105  RISE       1
\gpsSerial:BUART:rx_state_3\/main_4  macrocell50   3601   4851  13033305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033341p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q         macrocell48   1250   1250  13023162  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_1  macrocell49   3566   4816  13033341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13033343p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  13019970  RISE       1
\gpsSerial:BUART:tx_state_1\/main_0  macrocell43   3564   4814  13033343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033346p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  13023162  RISE       1
\gpsSerial:BUART:rx_state_0\/main_1  macrocell48   3560   4810  13033346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033346p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  13023162  RISE       1
\gpsSerial:BUART:rx_state_2\/main_1  macrocell51   3560   4810  13033346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033373p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  13027770  RISE       1
MODIN5_0/main_3  macrocell55   3533   4783  13033373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_7
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033373p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                            macrocell55   1250   1250  13027770  RISE       1
\gpsSerial:BUART:rx_status_3\/main_7  macrocell56   3533   4783  13033373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q         macrocell51   1250   1250  13024105  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_4  macrocell49   3473   4723  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033445p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  13024105  RISE       1
\gpsSerial:BUART:rx_state_0\/main_4  macrocell48   3462   4712  13033445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033445p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  13024105  RISE       1
\gpsSerial:BUART:rx_state_2\/main_4  macrocell51   3462   4712  13033445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033474p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q               macrocell48   1250   1250  13023162  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_1  macrocell53   3433   4683  13033474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell53         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033475p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q         macrocell50   1250   1250  13022973  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_3  macrocell49   3432   4682  13033475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033492p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13024137  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_0  macrocell49   3414   4664  13033492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033494p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q        macrocell47   1250   1250  13024137  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_0  macrocell53   3413   4663  13033494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell53         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033500p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  13023162  RISE       1
\gpsSerial:BUART:rx_state_3\/main_1  macrocell50   3406   4656  13033500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033503p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13024137  RISE       1
\gpsSerial:BUART:rx_state_0\/main_0    macrocell48   3404   4654  13033503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033503p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13024137  RISE       1
\gpsSerial:BUART:rx_state_2\/main_0    macrocell51   3404   4654  13033503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033563p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032846  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_0   macrocell52   2654   4594  13033563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033563p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032846  RISE       1
MODIN5_1/main_0                             macrocell54   2654   4594  13033563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13033619p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  13029588  RISE       1
\gpsSerial:BUART:tx_state_1\/main_5  macrocell43   3288   4538  13033619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033787p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  13024137  RISE       1
\gpsSerial:BUART:rx_state_3\/main_0    macrocell50   3119   4369  13033787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033887p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033012  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_1   macrocell52   2330   4270  13033887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033887p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033012  RISE       1
MODIN5_1/main_1                             macrocell54   2330   4270  13033887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033897p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033897  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_2   macrocell52   2320   4260  13033897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_last\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13034018p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_last\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_last\/q          macrocell57   1250   1250  13034018  RISE       1
\gpsSerial:BUART:rx_state_2\/main_6  macrocell51   2889   4139  13034018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_load_fifo\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034216p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_load_fifo\/q            macrocell49     1250   1250  13030556  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3071   4321  13034216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:txn\/q
Path End       : \gpsSerial:BUART:txn\/main_0
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13034312p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell42         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:txn\/q       macrocell42   1250   1250  13034312  RISE       1
\gpsSerial:BUART:txn\/main_0  macrocell42   2595   3845  13034312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell42         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell54   1250   1250  13027467  RISE       1
MODIN5_1/main_3  macrocell54   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_status_3\/q
Path End       : \gpsSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \gpsSerial:BUART:sRX:RxSts\/clock
Path slack     : 13036992p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_status_3\/q       macrocell56    1250   1250  13036992  RISE       1
\gpsSerial:BUART:sRX:RxSts\/status_3  statusicell4   2924   4174  13036992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxSts\/clock                          statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

