{"variants":[{"paths":["\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector4"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"abstract":[{"text":"A 4-bit ","type":"text"},{"code":"std_logic_vector","type":"codeVoice"},{"text":" type.","type":"text"}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector4"},"metadata":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector4","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"}],"modules":[{"name":"Utilities","relatedModules":["VHDLParsing"]}],"extendedModule":"VHDLParsing","roleHeading":"Type Property","title":"logicVector4","symbolKind":"property","externalID":"s:11VHDLParsing10SignalTypeO9UtilitiesE12logicVector4ACvpZ","role":"symbol"},"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType"]]},"kind":"symbol","schemaVersion":{"minor":3,"major":0,"patch":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"logicVector4"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier","text":"SignalType"}],"platforms":["Linux"]}]}],"references":{"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/logicVector4":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector4","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"SignalType","preciseIdentifier":"s:11VHDLParsing10SignalTypeO"}],"abstract":[{"text":"A 4-bit ","type":"text"},{"code":"std_logic_vector","type":"codeVoice"},{"text":" type.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector4","kind":"symbol","title":"logicVector4","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector4","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType":{"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType","url":"\/documentation\/utilities\/vhdlparsing\/signaltype","role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"identifier"}],"type":"topic","abstract":[{"type":"text","text":"Add constants."}],"title":"SignalType","navigatorTitle":[{"kind":"identifier","text":"SignalType"}]}}}