Analysis & Synthesis report for MC
Fri Apr 02 09:52:32 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |MC|KZQ:inst1|sxdl:inst9|fstate
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for SJTL:inst|ccq:inst1|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_3qa1:auto_generated
 16. Parameter Settings for User Entity Instance: SJTL:inst|ccq:inst1|LPM_RAM_IO:inst
 17. Parameter Settings for User Entity Instance: SJTL:inst|74161:inst2
 18. Parameter Settings for User Entity Instance: SJTL:inst|74161:inst3
 19. Parameter Settings for User Entity Instance: xianshi1:inst3|count8:inst|74161:inst
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 02 09:52:32 2021        ;
; Quartus II Version                 ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                      ; MC                                           ;
; Top-level Entity Name              ; MC                                           ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 308                                          ;
;     Total combinational functions  ; 287                                          ;
;     Dedicated logic registers      ; 79                                           ;
; Total registers                    ; 79                                           ;
; Total pins                         ; 54                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,048                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5T144C8        ;                    ;
; Top-level entity name                                        ; MC                 ; MC                 ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+
; decoder3_8.vhd                   ; yes             ; User VHDL File                           ; E:/quartus sy/MC/decoder3_8.vhd                                       ;
; xianshi1.bdf                     ; yes             ; User Block Diagram/Schematic File        ; E:/quartus sy/MC/xianshi1.bdf                                         ;
; ../rom/rom.vhd                   ; yes             ; User VHDL File                           ; E:/quartus sy/rom/rom.vhd                                             ;
; ../ccq/sw_pc_ar.vhd              ; yes             ; User VHDL File                           ; E:/quartus sy/ccq/sw_pc_ar.vhd                                        ;
; ../ccq/ccq.bdf                   ; yes             ; User Block Diagram/Schematic File        ; E:/quartus sy/ccq/ccq.bdf                                             ;
; ../ysq/ysq.vhd                   ; yes             ; User VHDL File                           ; E:/quartus sy/ysq/ysq.vhd                                             ;
; ../sxdl/sxdl.vhd                 ; yes             ; User VHDL File                           ; E:/quartus sy/sxdl/sxdl.vhd                                           ;
; ../sxdl/KZQ.bdf                  ; yes             ; User Block Diagram/Schematic File        ; E:/quartus sy/sxdl/KZQ.bdf                                            ;
; ../SJTL/SJTL.bdf                 ; yes             ; User Block Diagram/Schematic File        ; E:/quartus sy/SJTL/SJTL.bdf                                           ;
; MC.bdf                           ; yes             ; User Block Diagram/Schematic File        ; E:/quartus sy/MC/MC.bdf                                               ;
; 7474.bdf                         ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf            ;
; 74244.bdf                        ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf           ;
; 74273.bdf                        ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf           ;
; LPM_RAM_IO.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf        ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altram.inc            ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal90.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/aglobal90.inc         ;
; altram.tdf                       ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf            ;
; memmodes.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/memmodes.inc        ;
; altsyncram.inc                   ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.inc        ;
; altqpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altqpram.inc          ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altrom.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_3qa1.tdf           ; yes             ; Auto-Generated Megafunction              ; E:/quartus sy/MC/db/altsyncram_3qa1.tdf                               ;
; 74161.tdf                        ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf           ;
; aglobal.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/aglobal.inc           ;
; f74161.bdf                       ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf          ;
; count8.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; E:/quartus sy/MC/count8.bdf                                           ;
; new_yima.vhd                     ; yes             ; Auto-Found VHDL File                     ; E:/quartus sy/MC/new_yima.vhd                                         ;
; mux4_8_1.vhd                     ; yes             ; Auto-Found VHDL File                     ; E:/quartus sy/MC/mux4_8_1.vhd                                         ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 308                     ;
;                                             ;                         ;
; Total combinational functions               ; 287                     ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 171                     ;
;     -- 3 input functions                    ; 60                      ;
;     -- <=2 input functions                  ; 56                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 245                     ;
;     -- arithmetic mode                      ; 42                      ;
;                                             ;                         ;
; Total registers                             ; 79                      ;
;     -- Dedicated logic registers            ; 79                      ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 54                      ;
; Total memory bits                           ; 2048                    ;
; Maximum fan-out node                        ; KZQ:inst1|sxdl:inst9|t3 ;
; Maximum fan-out                             ; 42                      ;
; Total fan-out                               ; 1352                    ;
; Average fan-out                             ; 3.16                    ;
+---------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |MC                                                ; 287 (0)           ; 79 (0)       ; 2048        ; 0            ; 0       ; 0         ; 54   ; 0            ; |MC                                                                                                     ; work         ;
;    |KZQ:inst1|                                     ; 84 (4)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1                                                                                           ; work         ;
;       |74273:inst6|                                ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1|74273:inst6                                                                               ; work         ;
;       |74273:inst7|                                ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1|74273:inst7                                                                               ; work         ;
;       |74273:inst8|                                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1|74273:inst8                                                                               ; work         ;
;       |74273:inst|                                 ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1|74273:inst                                                                                ; work         ;
;       |7474:inst1|                                 ; 8 (8)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1|7474:inst1                                                                                ; work         ;
;       |7474:inst2|                                 ; 8 (8)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1|7474:inst2                                                                                ; work         ;
;       |7474:inst3|                                 ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1|7474:inst3                                                                                ; work         ;
;       |rom:inst5|                                  ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1|rom:inst5                                                                                 ; work         ;
;       |sxdl:inst9|                                 ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|KZQ:inst1|sxdl:inst9                                                                                ; work         ;
;    |SJTL:inst|                                     ; 164 (0)           ; 40 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|SJTL:inst                                                                                           ; work         ;
;       |ccq:inst1|                                  ; 19 (0)            ; 16 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|SJTL:inst|ccq:inst1                                                                                 ; work         ;
;          |lpm_ram_io:inst|                         ; 1 (1)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|SJTL:inst|ccq:inst1|lpm_ram_io:inst                                                                 ; work         ;
;             |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|SJTL:inst|ccq:inst1|lpm_ram_io:inst|altram:sram                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|SJTL:inst|ccq:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_3qa1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|SJTL:inst|ccq:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_3qa1:auto_generated ; work         ;
;          |sw_pc_ar:inst4|                          ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|SJTL:inst|ccq:inst1|sw_pc_ar:inst4                                                                  ; work         ;
;       |ysq:inst|                                   ; 145 (145)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|SJTL:inst|ysq:inst                                                                                  ; work         ;
;    |xianshi1:inst3|                                ; 39 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|xianshi1:inst3                                                                                      ; work         ;
;       |count8:inst|                                ; 4 (1)             ; 4 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|xianshi1:inst3|count8:inst                                                                          ; work         ;
;          |74161:inst|                              ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|xianshi1:inst3|count8:inst|74161:inst                                                               ; work         ;
;             |f74161:sub|                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|xianshi1:inst3|count8:inst|74161:inst|f74161:sub                                                    ; work         ;
;       |dcoder3_8:inst1|                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|xianshi1:inst3|dcoder3_8:inst1                                                                      ; work         ;
;       |mux4_8_1:inst3|                             ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|xianshi1:inst3|mux4_8_1:inst3                                                                       ; work         ;
;       |new_yima:inst2|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MC|xianshi1:inst3|new_yima:inst2                                                                       ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------+
; Name                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                     ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------+
; SJTL:inst|ccq:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_3qa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; E:/quartus sy/MC/MC.mif ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC|KZQ:inst1|sxdl:inst9|fstate                                                                             ;
+--------------+------------+--------------+--------------+------------+------------+--------------+------------+-------------+
; Name         ; fstate.st3 ; fstate.s_st3 ; fstate.s_st4 ; fstate.st2 ; fstate.st4 ; fstate.s_st2 ; fstate.st1 ; fstate.idle ;
+--------------+------------+--------------+--------------+------------+------------+--------------+------------+-------------+
; fstate.idle  ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0          ; 0           ;
; fstate.st1   ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 1          ; 1           ;
; fstate.s_st2 ; 0          ; 0            ; 0            ; 0          ; 0          ; 1            ; 0          ; 1           ;
; fstate.st4   ; 0          ; 0            ; 0            ; 0          ; 1          ; 0            ; 0          ; 1           ;
; fstate.st2   ; 0          ; 0            ; 0            ; 1          ; 0          ; 0            ; 0          ; 1           ;
; fstate.s_st4 ; 0          ; 0            ; 1            ; 0          ; 0          ; 0            ; 0          ; 1           ;
; fstate.s_st3 ; 0          ; 1            ; 0            ; 0          ; 0          ; 0            ; 0          ; 1           ;
; fstate.st3   ; 1          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0          ; 1           ;
+--------------+------------+--------------+--------------+------------+------------+--------------+------------+-------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; xianshi1:inst3|dcoder3_8:inst1|bsg[7]              ; GND                 ; yes                    ;
; xianshi1:inst3|dcoder3_8:inst1|bsg[6]              ; GND                 ; yes                    ;
; xianshi1:inst3|dcoder3_8:inst1|bsg[5]              ; GND                 ; yes                    ;
; xianshi1:inst3|dcoder3_8:inst1|bsg[4]              ; GND                 ; yes                    ;
; xianshi1:inst3|dcoder3_8:inst1|bsg[3]              ; GND                 ; yes                    ;
; xianshi1:inst3|dcoder3_8:inst1|bsg[2]              ; GND                 ; yes                    ;
; xianshi1:inst3|dcoder3_8:inst1|bsg[1]              ; GND                 ; yes                    ;
; xianshi1:inst3|dcoder3_8:inst1|bsg[0]              ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; SJTL:inst|ysq:inst|bus_Reg~36                          ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; KZQ:inst1|74273:inst7|18               ; Stuck at GND due to stuck port data_in      ;
; KZQ:inst1|74273:inst8|18               ; Stuck at GND due to stuck port data_in      ;
; SJTL:inst|ysq:inst|r4[0..7]            ; Stuck at GND due to stuck port clock_enable ;
; KZQ:inst1|74273:inst6|15               ; Merged with KZQ:inst1|74273:inst6|19        ;
; KZQ:inst1|74273:inst8|16               ; Merged with KZQ:inst1|74273:inst8|19        ;
; Total Number of Removed Registers = 12 ;                                             ;
+----------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+--------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+--------------------------+---------------------------+-------------------------------------------------------------------------------+
; KZQ:inst1|74273:inst7|18 ; Stuck at GND              ; SJTL:inst|ysq:inst|r4[0], SJTL:inst|ysq:inst|r4[1], SJTL:inst|ysq:inst|r4[2], ;
;                          ; due to stuck port data_in ; SJTL:inst|ysq:inst|r4[3], SJTL:inst|ysq:inst|r4[4], SJTL:inst|ysq:inst|r4[5], ;
;                          ;                           ; SJTL:inst|ysq:inst|r4[6], SJTL:inst|ysq:inst|r4[7]                            ;
+--------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 79    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 46    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 32:1               ; 2 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |MC|KZQ:inst1|74273:inst6|14                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |MC|xianshi1:inst3|mux4_8_1:inst3|dout[1]~19 ;
; 20:1               ; 7 bits    ; 91 LEs        ; 70 LEs               ; 21 LEs                 ; No         ; |MC|SJTL:inst|ysq:inst|bus_Reg[5]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SJTL:inst|ccq:inst1|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_3qa1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SJTL:inst|ccq:inst1|LPM_RAM_IO:inst ;
+------------------------+-------------------------+-------------------------------+
; Parameter Name         ; Value                   ; Type                          ;
+------------------------+-------------------------+-------------------------------+
; LPM_WIDTH              ; 8                       ; Signed Integer                ;
; LPM_WIDTHAD            ; 8                       ; Signed Integer                ;
; LPM_NUMWORDS           ; 256                     ; Signed Integer                ;
; LPM_INDATA             ; REGISTERED              ; Untyped                       ;
; LPM_ADDRESS_CONTROL    ; REGISTERED              ; Untyped                       ;
; LPM_OUTDATA            ; UNREGISTERED            ; Untyped                       ;
; LPM_FILE               ; E:/quartus sy/MC/MC.mif ; Untyped                       ;
; USE_EAB                ; ON                      ; Untyped                       ;
; DEVICE_FAMILY          ; Cyclone II              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON                      ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF                     ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON                      ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF                     ; IGNORE_CASCADE                ;
+------------------------+-------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SJTL:inst|74161:inst2 ;
+------------------------+------------+------------------------------+
; Parameter Name         ; Value      ; Type                         ;
+------------------------+------------+------------------------------+
; DEVICE_FAMILY          ; Cyclone II ; Untyped                      ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE               ;
+------------------------+------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SJTL:inst|74161:inst3 ;
+------------------------+------------+------------------------------+
; Parameter Name         ; Value      ; Type                         ;
+------------------------+------------+------------------------------+
; DEVICE_FAMILY          ; Cyclone II ; Untyped                      ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE               ;
+------------------------+------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xianshi1:inst3|count8:inst|74161:inst ;
+------------------------+------------+----------------------------------------------+
; Parameter Name         ; Value      ; Type                                         ;
+------------------------+------------+----------------------------------------------+
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                               ;
+------------------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 02 09:52:28 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MC -c MC
Info: Found 2 design units, including 1 entities, in source file decoder3_8.vhd
    Info: Found design unit 1: dcoder3_8-rtl
    Info: Found entity 1: dcoder3_8
Info: Found 1 design units, including 1 entities, in source file xianshi1.bdf
    Info: Found entity 1: xianshi1
Info: Found 2 design units, including 1 entities, in source file ../rom/rom.vhd
    Info: Found design unit 1: rom-SYN
    Info: Found entity 1: rom
Info: Found 2 design units, including 1 entities, in source file ../ccq/sw_pc_ar.vhd
    Info: Found design unit 1: sw_pc_ar-rtl
    Info: Found entity 1: sw_pc_ar
Info: Found 1 design units, including 1 entities, in source file ../ccq/ccq.bdf
    Info: Found entity 1: ccq
Info: Found 2 design units, including 1 entities, in source file ../ysq/ysq.vhd
    Info: Found design unit 1: ysq-rtl
    Info: Found entity 1: ysq
Info: Found 2 design units, including 1 entities, in source file ../sxdl/sxdl.vhd
    Info: Found design unit 1: sxdl-BEHAVIOR
    Info: Found entity 1: sxdl
Info: Found 1 design units, including 1 entities, in source file ../sxdl/KZQ.bdf
    Info: Found entity 1: KZQ
Info: Found 1 design units, including 1 entities, in source file ../SJTL/SJTL.bdf
    Info: Found entity 1: SJTL
Info: Found 1 design units, including 1 entities, in source file MC.bdf
    Info: Found entity 1: MC
Info: Elaborating entity "MC" for the top level hierarchy
Info: Elaborating entity "KZQ" for hierarchy "KZQ:inst1"
Info: Elaborating entity "sxdl" for hierarchy "KZQ:inst1|sxdl:inst9"
Info: Elaborating entity "7474" for hierarchy "KZQ:inst1|7474:inst1"
Info: Elaborated megafunction instantiation "KZQ:inst1|7474:inst1"
Info: Elaborating entity "rom" for hierarchy "KZQ:inst1|rom:inst5"
Info: Elaborating entity "74244" for hierarchy "KZQ:inst1|74244:inst4"
Info: Elaborated megafunction instantiation "KZQ:inst1|74244:inst4"
Info: Elaborating entity "74273" for hierarchy "KZQ:inst1|74273:inst8"
Info: Elaborated megafunction instantiation "KZQ:inst1|74273:inst8"
Info: Elaborating entity "SJTL" for hierarchy "SJTL:inst"
Warning: Port "CLK" of type 74161 and instance "inst2" is missing source signal
Warning: Port "CLK" of type 74161 and instance "inst3" is missing source signal
Warning: Pin "ENCDU" not connected
Warning: Pin "CLRCDU" not connected
Warning: Pin "CLKCDU" not connected
Info: Elaborating entity "ccq" for hierarchy "SJTL:inst|ccq:inst1"
Info: Elaborating entity "sw_pc_ar" for hierarchy "SJTL:inst|ccq:inst1|sw_pc_ar:inst4"
Info: Elaborating entity "LPM_RAM_IO" for hierarchy "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst"
Info: Elaborated megafunction instantiation "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst"
Info: Instantiated megafunction "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst" with the following parameter:
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "E:/quartus sy/MC/MC.mif"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
Info: Elaborating entity "altram" for hierarchy "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst|altram:sram", which is child of megafunction instantiation "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst"
Info: Elaborating entity "altsyncram" for hierarchy "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3qa1.tdf
    Info: Found entity 1: altsyncram_3qa1
Info: Elaborating entity "altsyncram_3qa1" for hierarchy "SJTL:inst|ccq:inst1|LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_3qa1:auto_generated"
Info: Elaborating entity "ysq" for hierarchy "SJTL:inst|ysq:inst"
Info: Elaborating entity "74161" for hierarchy "SJTL:inst|74161:inst2"
Info: Elaborated megafunction instantiation "SJTL:inst|74161:inst2"
Info: Elaborating entity "f74161" for hierarchy "SJTL:inst|74161:inst2|f74161:sub"
Info: Elaborated megafunction instantiation "SJTL:inst|74161:inst2|f74161:sub", which is child of megafunction instantiation "SJTL:inst|74161:inst2"
Info: Elaborating entity "xianshi1" for hierarchy "xianshi1:inst3"
Info: Elaborating entity "dcoder3_8" for hierarchy "xianshi1:inst3|dcoder3_8:inst1"
Warning (10631): VHDL Process Statement warning at decoder3_8.vhd(10): inferring latch(es) for signal or variable "bsg", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "bsg[0]" at decoder3_8.vhd(10)
Info (10041): Inferred latch for "bsg[1]" at decoder3_8.vhd(10)
Info (10041): Inferred latch for "bsg[2]" at decoder3_8.vhd(10)
Info (10041): Inferred latch for "bsg[3]" at decoder3_8.vhd(10)
Info (10041): Inferred latch for "bsg[4]" at decoder3_8.vhd(10)
Info (10041): Inferred latch for "bsg[5]" at decoder3_8.vhd(10)
Info (10041): Inferred latch for "bsg[6]" at decoder3_8.vhd(10)
Info (10041): Inferred latch for "bsg[7]" at decoder3_8.vhd(10)
Warning: Using design file count8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: count8
Info: Elaborating entity "count8" for hierarchy "xianshi1:inst3|count8:inst"
Info: Elaborating entity "74161" for hierarchy "xianshi1:inst3|count8:inst|74161:inst"
Info: Elaborated megafunction instantiation "xianshi1:inst3|count8:inst|74161:inst"
Warning: Using design file new_yima.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: new_yima-rtl
    Info: Found entity 1: new_yima
Info: Elaborating entity "new_yima" for hierarchy "xianshi1:inst3|new_yima:inst2"
Warning (10631): VHDL Process Statement warning at new_yima.vhd(9): inferring latch(es) for signal or variable "dx", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "dx[0]" at new_yima.vhd(9)
Info (10041): Inferred latch for "dx[1]" at new_yima.vhd(9)
Info (10041): Inferred latch for "dx[2]" at new_yima.vhd(9)
Info (10041): Inferred latch for "dx[3]" at new_yima.vhd(9)
Info (10041): Inferred latch for "dx[4]" at new_yima.vhd(9)
Info (10041): Inferred latch for "dx[5]" at new_yima.vhd(9)
Info (10041): Inferred latch for "dx[6]" at new_yima.vhd(9)
Warning: Using design file mux4_8_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux4_8_1-rtl
    Info: Found entity 1: mux4_8_1
Info: Elaborating entity "mux4_8_1" for hierarchy "xianshi1:inst3|mux4_8_1:inst3"
Info (10041): Inferred latch for "dout[0]" at mux4_8_1.vhd(10)
Info (10041): Inferred latch for "dout[1]" at mux4_8_1.vhd(10)
Info (10041): Inferred latch for "dout[2]" at mux4_8_1.vhd(10)
Info (10041): Inferred latch for "dout[3]" at mux4_8_1.vhd(10)
Info: Ignored 2 buffer(s)
    Info: Ignored 2 CARRY buffer(s)
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "KZQ:inst1|74244:inst4|36" feeding internal logic into a wire
    Warning: Converted tri-state buffer "KZQ:inst1|74244:inst4|1" feeding internal logic into a wire
    Warning: Converted tri-state buffer "KZQ:inst1|74244:inst4|6" feeding internal logic into a wire
    Warning: Converted tri-state buffer "KZQ:inst1|74244:inst4|10" feeding internal logic into a wire
    Warning: Converted tri-state buffer "KZQ:inst1|74244:inst4|11" feeding internal logic into a wire
Warning: LATCH primitive "xianshi1:inst3|mux4_8_1:inst3|dout[1]" is permanently enabled
Warning: LATCH primitive "xianshi1:inst3|mux4_8_1:inst3|dout[0]" is permanently enabled
Warning: LATCH primitive "xianshi1:inst3|mux4_8_1:inst3|dout[2]" is permanently enabled
Warning: LATCH primitive "xianshi1:inst3|mux4_8_1:inst3|dout[3]" is permanently enabled
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "KZQ:inst1|7474:inst1|9" is converted into an equivalent circuit using register "KZQ:inst1|7474:inst1|9~_emulated" and latch "KZQ:inst1|7474:inst1|9~latch"
    Warning (13310): Register "KZQ:inst1|7474:inst1|10" is converted into an equivalent circuit using register "KZQ:inst1|7474:inst1|10~_emulated" and latch "KZQ:inst1|7474:inst1|10~latch"
    Warning (13310): Register "KZQ:inst1|7474:inst2|9" is converted into an equivalent circuit using register "KZQ:inst1|7474:inst2|9~_emulated" and latch "KZQ:inst1|7474:inst2|9~latch"
    Warning (13310): Register "KZQ:inst1|7474:inst2|10" is converted into an equivalent circuit using register "KZQ:inst1|7474:inst2|10~_emulated" and latch "KZQ:inst1|7474:inst2|10~latch"
    Warning (13310): Register "KZQ:inst1|7474:inst3|9" is converted into an equivalent circuit using register "KZQ:inst1|7474:inst3|9~_emulated" and latch "KZQ:inst1|7474:inst3|9~latch"
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLRCDU"
    Warning (15610): No output dependent on input pin "ENCDU"
    Warning (15610): No output dependent on input pin "CLKCDU"
Info: Implemented 388 device resources after synthesis - the final resource count might be different
    Info: Implemented 20 input pins
    Info: Implemented 26 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 326 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 263 megabytes
    Info: Processing ended: Fri Apr 02 09:52:32 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


