library IEEE;
use IEEE.std_logic_1164.all;

entity HA is
	port ( A, B : in  std_logic_vector;
			 S, C : out std_logic_vector;
end HA;

architecture RTL of HA is