0.6
2017.2
Jun 15 2017
18:52:51
D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sim_1/imports/lab1/lab1_4_t.v,1474291168,verilog,,,,lab1_4_t,,,,,,,,
D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/imports/lab1/mux4_to_1.v,1474291168,verilog,,,,mux4_to_1,,,,,,,,
D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_2.v,1498881285,verilog,,,,lab1_2,,,,,,,,
D:/anny/Nthu_10601/HardwareDesign/lab1/lab1.srcs/sources_1/new/lab1_4.v,1499225231,verilog,,,,lab1_4,,,,,,,,
