// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
// Date        : Wed Jul 16 15:37:46 2025
// Host        : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               f:/Xilinx/Project_HLS/hls_2025/matrix_mult_hw/matrix_mult_hw/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s50csga324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,matrix_mult_hw,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "matrix_mult_hw,Vivado 2025.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 14, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [13:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [13:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [13:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [13:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "14" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "1'b1" *) 
  bd_0_hls_inst_0_matrix_mult_hw inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[13:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "14" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "matrix_mult_hw" *) 
(* ap_ST_fsm_pp0_stage0 = "1'b1" *) (* hls_module = "yes" *) 
module bd_0_hls_inst_0_matrix_mult_hw
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [13:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [13:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [7:0]add_ln38_1_fu_865_p2;
  wire [31:0]add_ln55_12_fu_942_p2;
  wire [31:0]add_ln55_12_reg_1425;
  wire \add_ln55_12_reg_1425[11]_i_10_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_11_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_12_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_13_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_2_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_3_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_4_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_5_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_6_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_7_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_8_n_0 ;
  wire \add_ln55_12_reg_1425[11]_i_9_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_10_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_11_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_12_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_13_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_2_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_3_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_4_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_5_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_6_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_7_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_8_n_0 ;
  wire \add_ln55_12_reg_1425[15]_i_9_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_10_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_11_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_12_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_13_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_2_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_3_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_4_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_5_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_6_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_7_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_8_n_0 ;
  wire \add_ln55_12_reg_1425[19]_i_9_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_10_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_11_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_12_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_13_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_2_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_3_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_4_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_5_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_6_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_7_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_8_n_0 ;
  wire \add_ln55_12_reg_1425[23]_i_9_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_10_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_11_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_12_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_13_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_2_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_3_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_4_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_5_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_6_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_7_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_8_n_0 ;
  wire \add_ln55_12_reg_1425[27]_i_9_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_10_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_11_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_12_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_13_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_14_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_2_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_3_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_4_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_5_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_6_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_7_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_8_n_0 ;
  wire \add_ln55_12_reg_1425[31]_i_9_n_0 ;
  wire \add_ln55_12_reg_1425[3]_i_2_n_0 ;
  wire \add_ln55_12_reg_1425[3]_i_3_n_0 ;
  wire \add_ln55_12_reg_1425[3]_i_4_n_0 ;
  wire \add_ln55_12_reg_1425[3]_i_5_n_0 ;
  wire \add_ln55_12_reg_1425[3]_i_6_n_0 ;
  wire \add_ln55_12_reg_1425[3]_i_7_n_0 ;
  wire \add_ln55_12_reg_1425[3]_i_8_n_0 ;
  wire \add_ln55_12_reg_1425[3]_i_9_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_10_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_11_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_12_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_13_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_2_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_3_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_4_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_5_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_6_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_7_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_8_n_0 ;
  wire \add_ln55_12_reg_1425[7]_i_9_n_0 ;
  wire \add_ln55_12_reg_1425_reg[11]_i_1_n_0 ;
  wire \add_ln55_12_reg_1425_reg[11]_i_1_n_1 ;
  wire \add_ln55_12_reg_1425_reg[11]_i_1_n_2 ;
  wire \add_ln55_12_reg_1425_reg[11]_i_1_n_3 ;
  wire \add_ln55_12_reg_1425_reg[15]_i_1_n_0 ;
  wire \add_ln55_12_reg_1425_reg[15]_i_1_n_1 ;
  wire \add_ln55_12_reg_1425_reg[15]_i_1_n_2 ;
  wire \add_ln55_12_reg_1425_reg[15]_i_1_n_3 ;
  wire \add_ln55_12_reg_1425_reg[19]_i_1_n_0 ;
  wire \add_ln55_12_reg_1425_reg[19]_i_1_n_1 ;
  wire \add_ln55_12_reg_1425_reg[19]_i_1_n_2 ;
  wire \add_ln55_12_reg_1425_reg[19]_i_1_n_3 ;
  wire \add_ln55_12_reg_1425_reg[23]_i_1_n_0 ;
  wire \add_ln55_12_reg_1425_reg[23]_i_1_n_1 ;
  wire \add_ln55_12_reg_1425_reg[23]_i_1_n_2 ;
  wire \add_ln55_12_reg_1425_reg[23]_i_1_n_3 ;
  wire \add_ln55_12_reg_1425_reg[27]_i_1_n_0 ;
  wire \add_ln55_12_reg_1425_reg[27]_i_1_n_1 ;
  wire \add_ln55_12_reg_1425_reg[27]_i_1_n_2 ;
  wire \add_ln55_12_reg_1425_reg[27]_i_1_n_3 ;
  wire \add_ln55_12_reg_1425_reg[31]_i_1_n_1 ;
  wire \add_ln55_12_reg_1425_reg[31]_i_1_n_2 ;
  wire \add_ln55_12_reg_1425_reg[31]_i_1_n_3 ;
  wire \add_ln55_12_reg_1425_reg[3]_i_1_n_0 ;
  wire \add_ln55_12_reg_1425_reg[3]_i_1_n_1 ;
  wire \add_ln55_12_reg_1425_reg[3]_i_1_n_2 ;
  wire \add_ln55_12_reg_1425_reg[3]_i_1_n_3 ;
  wire \add_ln55_12_reg_1425_reg[7]_i_1_n_0 ;
  wire \add_ln55_12_reg_1425_reg[7]_i_1_n_1 ;
  wire \add_ln55_12_reg_1425_reg[7]_i_1_n_2 ;
  wire \add_ln55_12_reg_1425_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln55_13_fu_952_p2;
  wire [31:0]add_ln55_13_reg_1430;
  wire \add_ln55_13_reg_1430[11]_i_2_n_0 ;
  wire \add_ln55_13_reg_1430[11]_i_3_n_0 ;
  wire \add_ln55_13_reg_1430[11]_i_4_n_0 ;
  wire \add_ln55_13_reg_1430[11]_i_5_n_0 ;
  wire \add_ln55_13_reg_1430[11]_i_6_n_0 ;
  wire \add_ln55_13_reg_1430[11]_i_7_n_0 ;
  wire \add_ln55_13_reg_1430[11]_i_8_n_0 ;
  wire \add_ln55_13_reg_1430[11]_i_9_n_0 ;
  wire \add_ln55_13_reg_1430[15]_i_2_n_0 ;
  wire \add_ln55_13_reg_1430[15]_i_3_n_0 ;
  wire \add_ln55_13_reg_1430[15]_i_4_n_0 ;
  wire \add_ln55_13_reg_1430[15]_i_5_n_0 ;
  wire \add_ln55_13_reg_1430[15]_i_6_n_0 ;
  wire \add_ln55_13_reg_1430[15]_i_7_n_0 ;
  wire \add_ln55_13_reg_1430[15]_i_8_n_0 ;
  wire \add_ln55_13_reg_1430[15]_i_9_n_0 ;
  wire \add_ln55_13_reg_1430[19]_i_2_n_0 ;
  wire \add_ln55_13_reg_1430[19]_i_3_n_0 ;
  wire \add_ln55_13_reg_1430[19]_i_4_n_0 ;
  wire \add_ln55_13_reg_1430[19]_i_5_n_0 ;
  wire \add_ln55_13_reg_1430[19]_i_6_n_0 ;
  wire \add_ln55_13_reg_1430[19]_i_7_n_0 ;
  wire \add_ln55_13_reg_1430[19]_i_8_n_0 ;
  wire \add_ln55_13_reg_1430[19]_i_9_n_0 ;
  wire \add_ln55_13_reg_1430[23]_i_2_n_0 ;
  wire \add_ln55_13_reg_1430[23]_i_3_n_0 ;
  wire \add_ln55_13_reg_1430[23]_i_4_n_0 ;
  wire \add_ln55_13_reg_1430[23]_i_5_n_0 ;
  wire \add_ln55_13_reg_1430[23]_i_6_n_0 ;
  wire \add_ln55_13_reg_1430[23]_i_7_n_0 ;
  wire \add_ln55_13_reg_1430[23]_i_8_n_0 ;
  wire \add_ln55_13_reg_1430[23]_i_9_n_0 ;
  wire \add_ln55_13_reg_1430[27]_i_2_n_0 ;
  wire \add_ln55_13_reg_1430[27]_i_3_n_0 ;
  wire \add_ln55_13_reg_1430[27]_i_4_n_0 ;
  wire \add_ln55_13_reg_1430[27]_i_5_n_0 ;
  wire \add_ln55_13_reg_1430[27]_i_6_n_0 ;
  wire \add_ln55_13_reg_1430[27]_i_7_n_0 ;
  wire \add_ln55_13_reg_1430[27]_i_8_n_0 ;
  wire \add_ln55_13_reg_1430[27]_i_9_n_0 ;
  wire \add_ln55_13_reg_1430[31]_i_2_n_0 ;
  wire \add_ln55_13_reg_1430[31]_i_3_n_0 ;
  wire \add_ln55_13_reg_1430[31]_i_4_n_0 ;
  wire \add_ln55_13_reg_1430[31]_i_5_n_0 ;
  wire \add_ln55_13_reg_1430[31]_i_6_n_0 ;
  wire \add_ln55_13_reg_1430[31]_i_7_n_0 ;
  wire \add_ln55_13_reg_1430[31]_i_8_n_0 ;
  wire \add_ln55_13_reg_1430[3]_i_2_n_0 ;
  wire \add_ln55_13_reg_1430[3]_i_3_n_0 ;
  wire \add_ln55_13_reg_1430[3]_i_4_n_0 ;
  wire \add_ln55_13_reg_1430[3]_i_5_n_0 ;
  wire \add_ln55_13_reg_1430[3]_i_6_n_0 ;
  wire \add_ln55_13_reg_1430[3]_i_7_n_0 ;
  wire \add_ln55_13_reg_1430[3]_i_8_n_0 ;
  wire \add_ln55_13_reg_1430[7]_i_2_n_0 ;
  wire \add_ln55_13_reg_1430[7]_i_3_n_0 ;
  wire \add_ln55_13_reg_1430[7]_i_4_n_0 ;
  wire \add_ln55_13_reg_1430[7]_i_5_n_0 ;
  wire \add_ln55_13_reg_1430[7]_i_6_n_0 ;
  wire \add_ln55_13_reg_1430[7]_i_7_n_0 ;
  wire \add_ln55_13_reg_1430[7]_i_8_n_0 ;
  wire \add_ln55_13_reg_1430[7]_i_9_n_0 ;
  wire \add_ln55_13_reg_1430_reg[11]_i_1_n_0 ;
  wire \add_ln55_13_reg_1430_reg[11]_i_1_n_1 ;
  wire \add_ln55_13_reg_1430_reg[11]_i_1_n_2 ;
  wire \add_ln55_13_reg_1430_reg[11]_i_1_n_3 ;
  wire \add_ln55_13_reg_1430_reg[15]_i_1_n_0 ;
  wire \add_ln55_13_reg_1430_reg[15]_i_1_n_1 ;
  wire \add_ln55_13_reg_1430_reg[15]_i_1_n_2 ;
  wire \add_ln55_13_reg_1430_reg[15]_i_1_n_3 ;
  wire \add_ln55_13_reg_1430_reg[19]_i_1_n_0 ;
  wire \add_ln55_13_reg_1430_reg[19]_i_1_n_1 ;
  wire \add_ln55_13_reg_1430_reg[19]_i_1_n_2 ;
  wire \add_ln55_13_reg_1430_reg[19]_i_1_n_3 ;
  wire \add_ln55_13_reg_1430_reg[23]_i_1_n_0 ;
  wire \add_ln55_13_reg_1430_reg[23]_i_1_n_1 ;
  wire \add_ln55_13_reg_1430_reg[23]_i_1_n_2 ;
  wire \add_ln55_13_reg_1430_reg[23]_i_1_n_3 ;
  wire \add_ln55_13_reg_1430_reg[27]_i_1_n_0 ;
  wire \add_ln55_13_reg_1430_reg[27]_i_1_n_1 ;
  wire \add_ln55_13_reg_1430_reg[27]_i_1_n_2 ;
  wire \add_ln55_13_reg_1430_reg[27]_i_1_n_3 ;
  wire \add_ln55_13_reg_1430_reg[31]_i_1_n_1 ;
  wire \add_ln55_13_reg_1430_reg[31]_i_1_n_2 ;
  wire \add_ln55_13_reg_1430_reg[31]_i_1_n_3 ;
  wire \add_ln55_13_reg_1430_reg[3]_i_1_n_0 ;
  wire \add_ln55_13_reg_1430_reg[3]_i_1_n_1 ;
  wire \add_ln55_13_reg_1430_reg[3]_i_1_n_2 ;
  wire \add_ln55_13_reg_1430_reg[3]_i_1_n_3 ;
  wire \add_ln55_13_reg_1430_reg[7]_i_1_n_0 ;
  wire \add_ln55_13_reg_1430_reg[7]_i_1_n_1 ;
  wire \add_ln55_13_reg_1430_reg[7]_i_1_n_2 ;
  wire \add_ln55_13_reg_1430_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln55_2_fu_906_p2;
  wire [31:0]add_ln55_2_reg_1405;
  wire \add_ln55_2_reg_1405[11]_i_10_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_11_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_12_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_13_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_2_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_3_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_4_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_5_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_6_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_7_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_8_n_0 ;
  wire \add_ln55_2_reg_1405[11]_i_9_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_10_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_11_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_12_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_13_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_2_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_3_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_4_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_5_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_6_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_7_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_8_n_0 ;
  wire \add_ln55_2_reg_1405[15]_i_9_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_10_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_11_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_12_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_13_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_2_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_3_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_4_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_5_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_6_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_7_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_8_n_0 ;
  wire \add_ln55_2_reg_1405[19]_i_9_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_10_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_11_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_12_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_13_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_2_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_3_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_4_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_5_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_6_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_7_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_8_n_0 ;
  wire \add_ln55_2_reg_1405[23]_i_9_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_10_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_11_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_12_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_13_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_2_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_3_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_4_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_5_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_6_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_7_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_8_n_0 ;
  wire \add_ln55_2_reg_1405[27]_i_9_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_10_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_11_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_12_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_13_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_14_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_2_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_3_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_4_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_5_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_6_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_7_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_8_n_0 ;
  wire \add_ln55_2_reg_1405[31]_i_9_n_0 ;
  wire \add_ln55_2_reg_1405[3]_i_2_n_0 ;
  wire \add_ln55_2_reg_1405[3]_i_3_n_0 ;
  wire \add_ln55_2_reg_1405[3]_i_4_n_0 ;
  wire \add_ln55_2_reg_1405[3]_i_5_n_0 ;
  wire \add_ln55_2_reg_1405[3]_i_6_n_0 ;
  wire \add_ln55_2_reg_1405[3]_i_7_n_0 ;
  wire \add_ln55_2_reg_1405[3]_i_8_n_0 ;
  wire \add_ln55_2_reg_1405[3]_i_9_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_10_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_11_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_12_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_13_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_2_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_3_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_4_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_5_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_6_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_7_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_8_n_0 ;
  wire \add_ln55_2_reg_1405[7]_i_9_n_0 ;
  wire [31:0]add_ln55_2_reg_1405_pp0_iter5_reg;
  wire \add_ln55_2_reg_1405_reg[11]_i_1_n_0 ;
  wire \add_ln55_2_reg_1405_reg[11]_i_1_n_1 ;
  wire \add_ln55_2_reg_1405_reg[11]_i_1_n_2 ;
  wire \add_ln55_2_reg_1405_reg[11]_i_1_n_3 ;
  wire \add_ln55_2_reg_1405_reg[15]_i_1_n_0 ;
  wire \add_ln55_2_reg_1405_reg[15]_i_1_n_1 ;
  wire \add_ln55_2_reg_1405_reg[15]_i_1_n_2 ;
  wire \add_ln55_2_reg_1405_reg[15]_i_1_n_3 ;
  wire \add_ln55_2_reg_1405_reg[19]_i_1_n_0 ;
  wire \add_ln55_2_reg_1405_reg[19]_i_1_n_1 ;
  wire \add_ln55_2_reg_1405_reg[19]_i_1_n_2 ;
  wire \add_ln55_2_reg_1405_reg[19]_i_1_n_3 ;
  wire \add_ln55_2_reg_1405_reg[23]_i_1_n_0 ;
  wire \add_ln55_2_reg_1405_reg[23]_i_1_n_1 ;
  wire \add_ln55_2_reg_1405_reg[23]_i_1_n_2 ;
  wire \add_ln55_2_reg_1405_reg[23]_i_1_n_3 ;
  wire \add_ln55_2_reg_1405_reg[27]_i_1_n_0 ;
  wire \add_ln55_2_reg_1405_reg[27]_i_1_n_1 ;
  wire \add_ln55_2_reg_1405_reg[27]_i_1_n_2 ;
  wire \add_ln55_2_reg_1405_reg[27]_i_1_n_3 ;
  wire \add_ln55_2_reg_1405_reg[31]_i_1_n_1 ;
  wire \add_ln55_2_reg_1405_reg[31]_i_1_n_2 ;
  wire \add_ln55_2_reg_1405_reg[31]_i_1_n_3 ;
  wire \add_ln55_2_reg_1405_reg[3]_i_1_n_0 ;
  wire \add_ln55_2_reg_1405_reg[3]_i_1_n_1 ;
  wire \add_ln55_2_reg_1405_reg[3]_i_1_n_2 ;
  wire \add_ln55_2_reg_1405_reg[3]_i_1_n_3 ;
  wire \add_ln55_2_reg_1405_reg[7]_i_1_n_0 ;
  wire \add_ln55_2_reg_1405_reg[7]_i_1_n_1 ;
  wire \add_ln55_2_reg_1405_reg[7]_i_1_n_2 ;
  wire \add_ln55_2_reg_1405_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln55_5_fu_920_p2;
  wire [31:0]add_ln55_5_reg_1410;
  wire \add_ln55_5_reg_1410[11]_i_10_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_11_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_12_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_13_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_2_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_3_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_4_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_5_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_6_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_7_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_8_n_0 ;
  wire \add_ln55_5_reg_1410[11]_i_9_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_10_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_11_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_12_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_13_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_2_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_3_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_4_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_5_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_6_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_7_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_8_n_0 ;
  wire \add_ln55_5_reg_1410[15]_i_9_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_10_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_11_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_12_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_13_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_2_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_3_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_4_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_5_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_6_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_7_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_8_n_0 ;
  wire \add_ln55_5_reg_1410[19]_i_9_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_10_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_11_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_12_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_13_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_2_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_3_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_4_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_5_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_6_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_7_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_8_n_0 ;
  wire \add_ln55_5_reg_1410[23]_i_9_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_10_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_11_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_12_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_13_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_2_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_3_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_4_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_5_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_6_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_7_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_8_n_0 ;
  wire \add_ln55_5_reg_1410[27]_i_9_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_10_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_11_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_12_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_13_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_14_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_2_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_3_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_4_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_5_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_6_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_7_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_8_n_0 ;
  wire \add_ln55_5_reg_1410[31]_i_9_n_0 ;
  wire \add_ln55_5_reg_1410[3]_i_2_n_0 ;
  wire \add_ln55_5_reg_1410[3]_i_3_n_0 ;
  wire \add_ln55_5_reg_1410[3]_i_4_n_0 ;
  wire \add_ln55_5_reg_1410[3]_i_5_n_0 ;
  wire \add_ln55_5_reg_1410[3]_i_6_n_0 ;
  wire \add_ln55_5_reg_1410[3]_i_7_n_0 ;
  wire \add_ln55_5_reg_1410[3]_i_8_n_0 ;
  wire \add_ln55_5_reg_1410[3]_i_9_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_10_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_11_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_12_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_13_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_2_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_3_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_4_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_5_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_6_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_7_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_8_n_0 ;
  wire \add_ln55_5_reg_1410[7]_i_9_n_0 ;
  wire [31:0]add_ln55_5_reg_1410_pp0_iter5_reg;
  wire \add_ln55_5_reg_1410_reg[11]_i_1_n_0 ;
  wire \add_ln55_5_reg_1410_reg[11]_i_1_n_1 ;
  wire \add_ln55_5_reg_1410_reg[11]_i_1_n_2 ;
  wire \add_ln55_5_reg_1410_reg[11]_i_1_n_3 ;
  wire \add_ln55_5_reg_1410_reg[15]_i_1_n_0 ;
  wire \add_ln55_5_reg_1410_reg[15]_i_1_n_1 ;
  wire \add_ln55_5_reg_1410_reg[15]_i_1_n_2 ;
  wire \add_ln55_5_reg_1410_reg[15]_i_1_n_3 ;
  wire \add_ln55_5_reg_1410_reg[19]_i_1_n_0 ;
  wire \add_ln55_5_reg_1410_reg[19]_i_1_n_1 ;
  wire \add_ln55_5_reg_1410_reg[19]_i_1_n_2 ;
  wire \add_ln55_5_reg_1410_reg[19]_i_1_n_3 ;
  wire \add_ln55_5_reg_1410_reg[23]_i_1_n_0 ;
  wire \add_ln55_5_reg_1410_reg[23]_i_1_n_1 ;
  wire \add_ln55_5_reg_1410_reg[23]_i_1_n_2 ;
  wire \add_ln55_5_reg_1410_reg[23]_i_1_n_3 ;
  wire \add_ln55_5_reg_1410_reg[27]_i_1_n_0 ;
  wire \add_ln55_5_reg_1410_reg[27]_i_1_n_1 ;
  wire \add_ln55_5_reg_1410_reg[27]_i_1_n_2 ;
  wire \add_ln55_5_reg_1410_reg[27]_i_1_n_3 ;
  wire \add_ln55_5_reg_1410_reg[31]_i_1_n_1 ;
  wire \add_ln55_5_reg_1410_reg[31]_i_1_n_2 ;
  wire \add_ln55_5_reg_1410_reg[31]_i_1_n_3 ;
  wire \add_ln55_5_reg_1410_reg[3]_i_1_n_0 ;
  wire \add_ln55_5_reg_1410_reg[3]_i_1_n_1 ;
  wire \add_ln55_5_reg_1410_reg[3]_i_1_n_2 ;
  wire \add_ln55_5_reg_1410_reg[3]_i_1_n_3 ;
  wire \add_ln55_5_reg_1410_reg[7]_i_1_n_0 ;
  wire \add_ln55_5_reg_1410_reg[7]_i_1_n_1 ;
  wire \add_ln55_5_reg_1410_reg[7]_i_1_n_2 ;
  wire \add_ln55_5_reg_1410_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln55_7_fu_926_p2;
  wire [31:0]add_ln55_7_reg_1415;
  wire \add_ln55_7_reg_1415[11]_i_2_n_0 ;
  wire \add_ln55_7_reg_1415[11]_i_3_n_0 ;
  wire \add_ln55_7_reg_1415[11]_i_4_n_0 ;
  wire \add_ln55_7_reg_1415[11]_i_5_n_0 ;
  wire \add_ln55_7_reg_1415[15]_i_2_n_0 ;
  wire \add_ln55_7_reg_1415[15]_i_3_n_0 ;
  wire \add_ln55_7_reg_1415[15]_i_4_n_0 ;
  wire \add_ln55_7_reg_1415[15]_i_5_n_0 ;
  wire \add_ln55_7_reg_1415[19]_i_2_n_0 ;
  wire \add_ln55_7_reg_1415[19]_i_3_n_0 ;
  wire \add_ln55_7_reg_1415[19]_i_4_n_0 ;
  wire \add_ln55_7_reg_1415[19]_i_5_n_0 ;
  wire \add_ln55_7_reg_1415[23]_i_2_n_0 ;
  wire \add_ln55_7_reg_1415[23]_i_3_n_0 ;
  wire \add_ln55_7_reg_1415[23]_i_4_n_0 ;
  wire \add_ln55_7_reg_1415[23]_i_5_n_0 ;
  wire \add_ln55_7_reg_1415[27]_i_2_n_0 ;
  wire \add_ln55_7_reg_1415[27]_i_3_n_0 ;
  wire \add_ln55_7_reg_1415[27]_i_4_n_0 ;
  wire \add_ln55_7_reg_1415[27]_i_5_n_0 ;
  wire \add_ln55_7_reg_1415[31]_i_2_n_0 ;
  wire \add_ln55_7_reg_1415[31]_i_3_n_0 ;
  wire \add_ln55_7_reg_1415[31]_i_4_n_0 ;
  wire \add_ln55_7_reg_1415[31]_i_5_n_0 ;
  wire \add_ln55_7_reg_1415[3]_i_2_n_0 ;
  wire \add_ln55_7_reg_1415[3]_i_3_n_0 ;
  wire \add_ln55_7_reg_1415[3]_i_4_n_0 ;
  wire \add_ln55_7_reg_1415[3]_i_5_n_0 ;
  wire \add_ln55_7_reg_1415[7]_i_2_n_0 ;
  wire \add_ln55_7_reg_1415[7]_i_3_n_0 ;
  wire \add_ln55_7_reg_1415[7]_i_4_n_0 ;
  wire \add_ln55_7_reg_1415[7]_i_5_n_0 ;
  wire \add_ln55_7_reg_1415_reg[11]_i_1_n_0 ;
  wire \add_ln55_7_reg_1415_reg[11]_i_1_n_1 ;
  wire \add_ln55_7_reg_1415_reg[11]_i_1_n_2 ;
  wire \add_ln55_7_reg_1415_reg[11]_i_1_n_3 ;
  wire \add_ln55_7_reg_1415_reg[15]_i_1_n_0 ;
  wire \add_ln55_7_reg_1415_reg[15]_i_1_n_1 ;
  wire \add_ln55_7_reg_1415_reg[15]_i_1_n_2 ;
  wire \add_ln55_7_reg_1415_reg[15]_i_1_n_3 ;
  wire \add_ln55_7_reg_1415_reg[19]_i_1_n_0 ;
  wire \add_ln55_7_reg_1415_reg[19]_i_1_n_1 ;
  wire \add_ln55_7_reg_1415_reg[19]_i_1_n_2 ;
  wire \add_ln55_7_reg_1415_reg[19]_i_1_n_3 ;
  wire \add_ln55_7_reg_1415_reg[23]_i_1_n_0 ;
  wire \add_ln55_7_reg_1415_reg[23]_i_1_n_1 ;
  wire \add_ln55_7_reg_1415_reg[23]_i_1_n_2 ;
  wire \add_ln55_7_reg_1415_reg[23]_i_1_n_3 ;
  wire \add_ln55_7_reg_1415_reg[27]_i_1_n_0 ;
  wire \add_ln55_7_reg_1415_reg[27]_i_1_n_1 ;
  wire \add_ln55_7_reg_1415_reg[27]_i_1_n_2 ;
  wire \add_ln55_7_reg_1415_reg[27]_i_1_n_3 ;
  wire \add_ln55_7_reg_1415_reg[31]_i_1_n_1 ;
  wire \add_ln55_7_reg_1415_reg[31]_i_1_n_2 ;
  wire \add_ln55_7_reg_1415_reg[31]_i_1_n_3 ;
  wire \add_ln55_7_reg_1415_reg[3]_i_1_n_0 ;
  wire \add_ln55_7_reg_1415_reg[3]_i_1_n_1 ;
  wire \add_ln55_7_reg_1415_reg[3]_i_1_n_2 ;
  wire \add_ln55_7_reg_1415_reg[3]_i_1_n_3 ;
  wire \add_ln55_7_reg_1415_reg[7]_i_1_n_0 ;
  wire \add_ln55_7_reg_1415_reg[7]_i_1_n_1 ;
  wire \add_ln55_7_reg_1415_reg[7]_i_1_n_2 ;
  wire \add_ln55_7_reg_1415_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln55_8_fu_930_p2;
  wire [31:0]add_ln55_8_reg_1420;
  wire \add_ln55_8_reg_1420[11]_i_2_n_0 ;
  wire \add_ln55_8_reg_1420[11]_i_3_n_0 ;
  wire \add_ln55_8_reg_1420[11]_i_4_n_0 ;
  wire \add_ln55_8_reg_1420[11]_i_5_n_0 ;
  wire \add_ln55_8_reg_1420[15]_i_2_n_0 ;
  wire \add_ln55_8_reg_1420[15]_i_3_n_0 ;
  wire \add_ln55_8_reg_1420[15]_i_4_n_0 ;
  wire \add_ln55_8_reg_1420[15]_i_5_n_0 ;
  wire \add_ln55_8_reg_1420[19]_i_2_n_0 ;
  wire \add_ln55_8_reg_1420[19]_i_3_n_0 ;
  wire \add_ln55_8_reg_1420[19]_i_4_n_0 ;
  wire \add_ln55_8_reg_1420[19]_i_5_n_0 ;
  wire \add_ln55_8_reg_1420[23]_i_2_n_0 ;
  wire \add_ln55_8_reg_1420[23]_i_3_n_0 ;
  wire \add_ln55_8_reg_1420[23]_i_4_n_0 ;
  wire \add_ln55_8_reg_1420[23]_i_5_n_0 ;
  wire \add_ln55_8_reg_1420[27]_i_2_n_0 ;
  wire \add_ln55_8_reg_1420[27]_i_3_n_0 ;
  wire \add_ln55_8_reg_1420[27]_i_4_n_0 ;
  wire \add_ln55_8_reg_1420[27]_i_5_n_0 ;
  wire \add_ln55_8_reg_1420[31]_i_2_n_0 ;
  wire \add_ln55_8_reg_1420[31]_i_3_n_0 ;
  wire \add_ln55_8_reg_1420[31]_i_4_n_0 ;
  wire \add_ln55_8_reg_1420[31]_i_5_n_0 ;
  wire \add_ln55_8_reg_1420[3]_i_2_n_0 ;
  wire \add_ln55_8_reg_1420[3]_i_3_n_0 ;
  wire \add_ln55_8_reg_1420[3]_i_4_n_0 ;
  wire \add_ln55_8_reg_1420[3]_i_5_n_0 ;
  wire \add_ln55_8_reg_1420[7]_i_2_n_0 ;
  wire \add_ln55_8_reg_1420[7]_i_3_n_0 ;
  wire \add_ln55_8_reg_1420[7]_i_4_n_0 ;
  wire \add_ln55_8_reg_1420[7]_i_5_n_0 ;
  wire \add_ln55_8_reg_1420_reg[11]_i_1_n_0 ;
  wire \add_ln55_8_reg_1420_reg[11]_i_1_n_1 ;
  wire \add_ln55_8_reg_1420_reg[11]_i_1_n_2 ;
  wire \add_ln55_8_reg_1420_reg[11]_i_1_n_3 ;
  wire \add_ln55_8_reg_1420_reg[15]_i_1_n_0 ;
  wire \add_ln55_8_reg_1420_reg[15]_i_1_n_1 ;
  wire \add_ln55_8_reg_1420_reg[15]_i_1_n_2 ;
  wire \add_ln55_8_reg_1420_reg[15]_i_1_n_3 ;
  wire \add_ln55_8_reg_1420_reg[19]_i_1_n_0 ;
  wire \add_ln55_8_reg_1420_reg[19]_i_1_n_1 ;
  wire \add_ln55_8_reg_1420_reg[19]_i_1_n_2 ;
  wire \add_ln55_8_reg_1420_reg[19]_i_1_n_3 ;
  wire \add_ln55_8_reg_1420_reg[23]_i_1_n_0 ;
  wire \add_ln55_8_reg_1420_reg[23]_i_1_n_1 ;
  wire \add_ln55_8_reg_1420_reg[23]_i_1_n_2 ;
  wire \add_ln55_8_reg_1420_reg[23]_i_1_n_3 ;
  wire \add_ln55_8_reg_1420_reg[27]_i_1_n_0 ;
  wire \add_ln55_8_reg_1420_reg[27]_i_1_n_1 ;
  wire \add_ln55_8_reg_1420_reg[27]_i_1_n_2 ;
  wire \add_ln55_8_reg_1420_reg[27]_i_1_n_3 ;
  wire \add_ln55_8_reg_1420_reg[31]_i_1_n_1 ;
  wire \add_ln55_8_reg_1420_reg[31]_i_1_n_2 ;
  wire \add_ln55_8_reg_1420_reg[31]_i_1_n_3 ;
  wire \add_ln55_8_reg_1420_reg[3]_i_1_n_0 ;
  wire \add_ln55_8_reg_1420_reg[3]_i_1_n_1 ;
  wire \add_ln55_8_reg_1420_reg[3]_i_1_n_2 ;
  wire \add_ln55_8_reg_1420_reg[3]_i_1_n_3 ;
  wire \add_ln55_8_reg_1420_reg[7]_i_1_n_0 ;
  wire \add_ln55_8_reg_1420_reg[7]_i_1_n_1 ;
  wire \add_ln55_8_reg_1420_reg[7]_i_1_n_2 ;
  wire \add_ln55_8_reg_1420_reg[7]_i_1_n_3 ;
  wire [7:4]add_ln57_fu_853_p2;
  wire [3:0]add_ln57_reg_1071;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5_n_0 ;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5_n_0 ;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5_n_0 ;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5_n_0 ;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_n_0 ;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6_n_0 ;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_n_0 ;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_n_0 ;
  wire [7:0]add_ln57_reg_1071_pp0_iter6_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_idle;
  wire ap_loop_exit_ready;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg_reg_srl6_n_0;
  wire ap_loop_exit_ready_pp0_iter8_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:16]buff0_reg__1;
  wire [31:16]buff0_reg__1_0;
  wire [31:16]buff0_reg__1_1;
  wire [31:16]buff0_reg__1_10;
  wire [31:16]buff0_reg__1_11;
  wire [31:16]buff0_reg__1_12;
  wire [31:16]buff0_reg__1_13;
  wire [31:16]buff0_reg__1_14;
  wire [31:16]buff0_reg__1_2;
  wire [31:16]buff0_reg__1_3;
  wire [31:16]buff0_reg__1_4;
  wire [31:16]buff0_reg__1_5;
  wire [31:16]buff0_reg__1_6;
  wire [31:16]buff0_reg__1_7;
  wire [31:16]buff0_reg__1_8;
  wire [31:16]buff0_reg__1_9;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_12;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_15;
  wire control_s_axi_U_n_16;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_9;
  wire flow_control_loop_delay_pipe_U_n_1;
  wire flow_control_loop_delay_pipe_U_n_31;
  wire flow_control_loop_delay_pipe_U_n_32;
  wire flow_control_loop_delay_pipe_U_n_33;
  wire flow_control_loop_delay_pipe_U_n_34;
  wire flow_control_loop_delay_pipe_U_n_35;
  wire flow_control_loop_delay_pipe_U_n_36;
  wire flow_control_loop_delay_pipe_U_n_37;
  wire flow_control_loop_delay_pipe_U_n_38;
  wire flow_control_loop_delay_pipe_U_n_39;
  wire flow_control_loop_delay_pipe_U_n_40;
  wire flow_control_loop_delay_pipe_U_n_41;
  wire flow_control_loop_delay_pipe_U_n_42;
  wire flow_control_loop_delay_pipe_U_n_43;
  wire flow_control_loop_delay_pipe_U_n_44;
  wire flow_control_loop_delay_pipe_U_n_45;
  wire flow_control_loop_delay_pipe_U_n_46;
  wire flow_control_loop_delay_pipe_U_n_47;
  wire flow_control_loop_delay_pipe_U_n_48;
  wire flow_control_loop_delay_pipe_U_n_49;
  wire flow_control_loop_delay_pipe_U_n_50;
  wire flow_control_loop_delay_pipe_U_n_51;
  wire flow_control_loop_delay_pipe_U_n_52;
  wire flow_control_loop_delay_pipe_U_n_53;
  wire flow_control_loop_delay_pipe_U_n_54;
  wire flow_control_loop_delay_pipe_U_n_55;
  wire flow_control_loop_delay_pipe_U_n_56;
  wire flow_control_loop_delay_pipe_U_n_57;
  wire flow_control_loop_delay_pipe_U_n_58;
  wire flow_control_loop_delay_pipe_U_n_59;
  wire flow_control_loop_delay_pipe_U_n_60;
  wire [3:0]i2_fu_240;
  wire [3:0]i_fu_789_p3;
  wire icmp_ln38_fu_877_p2;
  wire icmp_ln38_reg_1161;
  wire icmp_ln39_fu_871_p2;
  wire icmp_ln39_reg_1156;
  wire [7:0]indvar_flatten1_fu_236;
  wire [31:0]\int_A_0/q00 ;
  wire [31:0]\int_A_1/q00 ;
  wire [31:0]\int_A_10/q00 ;
  wire [31:0]\int_A_11/q00 ;
  wire [31:0]\int_A_12/q00 ;
  wire [31:0]\int_A_13/q00 ;
  wire [31:0]\int_A_14/q00 ;
  wire [31:0]\int_A_15/q00 ;
  wire [31:0]\int_A_2/q00 ;
  wire [31:0]\int_A_3/q00 ;
  wire [31:0]\int_A_4/q00 ;
  wire [31:0]\int_A_5/q00 ;
  wire [31:0]\int_A_6/q00 ;
  wire [31:0]\int_A_7/q00 ;
  wire [31:0]\int_A_8/q00 ;
  wire [31:0]\int_A_9/q00 ;
  wire [31:0]\int_B_0/q00 ;
  wire [31:0]\int_B_1/q00 ;
  wire [31:0]\int_B_10/q00 ;
  wire [31:0]\int_B_11/q00 ;
  wire [31:0]\int_B_12/q00 ;
  wire [31:0]\int_B_13/q00 ;
  wire [31:0]\int_B_14/q00 ;
  wire [31:0]\int_B_15/q00 ;
  wire [31:0]\int_B_2/q00 ;
  wire [31:0]\int_B_3/q00 ;
  wire [31:0]\int_B_4/q00 ;
  wire [31:0]\int_B_5/q00 ;
  wire [31:0]\int_B_6/q00 ;
  wire [31:0]\int_B_7/q00 ;
  wire [31:0]\int_B_8/q00 ;
  wire [31:0]\int_B_9/q00 ;
  wire interrupt;
  wire [4:0]j3_fu_244;
  wire [4:0]j_fu_859_p2;
  wire mul_32s_32s_32_2_1_U10_n_16;
  wire mul_32s_32s_32_2_1_U10_n_17;
  wire mul_32s_32s_32_2_1_U10_n_18;
  wire mul_32s_32s_32_2_1_U10_n_19;
  wire mul_32s_32s_32_2_1_U10_n_20;
  wire mul_32s_32s_32_2_1_U10_n_21;
  wire mul_32s_32s_32_2_1_U10_n_22;
  wire mul_32s_32s_32_2_1_U10_n_23;
  wire mul_32s_32s_32_2_1_U10_n_24;
  wire mul_32s_32s_32_2_1_U10_n_25;
  wire mul_32s_32s_32_2_1_U10_n_26;
  wire mul_32s_32s_32_2_1_U10_n_27;
  wire mul_32s_32s_32_2_1_U10_n_28;
  wire mul_32s_32s_32_2_1_U10_n_29;
  wire mul_32s_32s_32_2_1_U10_n_30;
  wire mul_32s_32s_32_2_1_U10_n_31;
  wire mul_32s_32s_32_2_1_U11_n_16;
  wire mul_32s_32s_32_2_1_U11_n_17;
  wire mul_32s_32s_32_2_1_U11_n_18;
  wire mul_32s_32s_32_2_1_U11_n_19;
  wire mul_32s_32s_32_2_1_U11_n_20;
  wire mul_32s_32s_32_2_1_U11_n_21;
  wire mul_32s_32s_32_2_1_U11_n_22;
  wire mul_32s_32s_32_2_1_U11_n_23;
  wire mul_32s_32s_32_2_1_U11_n_24;
  wire mul_32s_32s_32_2_1_U11_n_25;
  wire mul_32s_32s_32_2_1_U11_n_26;
  wire mul_32s_32s_32_2_1_U11_n_27;
  wire mul_32s_32s_32_2_1_U11_n_28;
  wire mul_32s_32s_32_2_1_U11_n_29;
  wire mul_32s_32s_32_2_1_U11_n_30;
  wire mul_32s_32s_32_2_1_U11_n_31;
  wire mul_32s_32s_32_2_1_U12_n_16;
  wire mul_32s_32s_32_2_1_U12_n_17;
  wire mul_32s_32s_32_2_1_U12_n_18;
  wire mul_32s_32s_32_2_1_U12_n_19;
  wire mul_32s_32s_32_2_1_U12_n_20;
  wire mul_32s_32s_32_2_1_U12_n_21;
  wire mul_32s_32s_32_2_1_U12_n_22;
  wire mul_32s_32s_32_2_1_U12_n_23;
  wire mul_32s_32s_32_2_1_U12_n_24;
  wire mul_32s_32s_32_2_1_U12_n_25;
  wire mul_32s_32s_32_2_1_U12_n_26;
  wire mul_32s_32s_32_2_1_U12_n_27;
  wire mul_32s_32s_32_2_1_U12_n_28;
  wire mul_32s_32s_32_2_1_U12_n_29;
  wire mul_32s_32s_32_2_1_U12_n_30;
  wire mul_32s_32s_32_2_1_U12_n_31;
  wire mul_32s_32s_32_2_1_U13_n_16;
  wire mul_32s_32s_32_2_1_U13_n_17;
  wire mul_32s_32s_32_2_1_U13_n_18;
  wire mul_32s_32s_32_2_1_U13_n_19;
  wire mul_32s_32s_32_2_1_U13_n_20;
  wire mul_32s_32s_32_2_1_U13_n_21;
  wire mul_32s_32s_32_2_1_U13_n_22;
  wire mul_32s_32s_32_2_1_U13_n_23;
  wire mul_32s_32s_32_2_1_U13_n_24;
  wire mul_32s_32s_32_2_1_U13_n_25;
  wire mul_32s_32s_32_2_1_U13_n_26;
  wire mul_32s_32s_32_2_1_U13_n_27;
  wire mul_32s_32s_32_2_1_U13_n_28;
  wire mul_32s_32s_32_2_1_U13_n_29;
  wire mul_32s_32s_32_2_1_U13_n_30;
  wire mul_32s_32s_32_2_1_U13_n_31;
  wire mul_32s_32s_32_2_1_U14_n_16;
  wire mul_32s_32s_32_2_1_U14_n_17;
  wire mul_32s_32s_32_2_1_U14_n_18;
  wire mul_32s_32s_32_2_1_U14_n_19;
  wire mul_32s_32s_32_2_1_U14_n_20;
  wire mul_32s_32s_32_2_1_U14_n_21;
  wire mul_32s_32s_32_2_1_U14_n_22;
  wire mul_32s_32s_32_2_1_U14_n_23;
  wire mul_32s_32s_32_2_1_U14_n_24;
  wire mul_32s_32s_32_2_1_U14_n_25;
  wire mul_32s_32s_32_2_1_U14_n_26;
  wire mul_32s_32s_32_2_1_U14_n_27;
  wire mul_32s_32s_32_2_1_U14_n_28;
  wire mul_32s_32s_32_2_1_U14_n_29;
  wire mul_32s_32s_32_2_1_U14_n_30;
  wire mul_32s_32s_32_2_1_U14_n_31;
  wire mul_32s_32s_32_2_1_U15_n_16;
  wire mul_32s_32s_32_2_1_U15_n_17;
  wire mul_32s_32s_32_2_1_U15_n_18;
  wire mul_32s_32s_32_2_1_U15_n_19;
  wire mul_32s_32s_32_2_1_U15_n_20;
  wire mul_32s_32s_32_2_1_U15_n_21;
  wire mul_32s_32s_32_2_1_U15_n_22;
  wire mul_32s_32s_32_2_1_U15_n_23;
  wire mul_32s_32s_32_2_1_U15_n_24;
  wire mul_32s_32s_32_2_1_U15_n_25;
  wire mul_32s_32s_32_2_1_U15_n_26;
  wire mul_32s_32s_32_2_1_U15_n_27;
  wire mul_32s_32s_32_2_1_U15_n_28;
  wire mul_32s_32s_32_2_1_U15_n_29;
  wire mul_32s_32s_32_2_1_U15_n_30;
  wire mul_32s_32s_32_2_1_U15_n_31;
  wire mul_32s_32s_32_2_1_U16_n_16;
  wire mul_32s_32s_32_2_1_U16_n_17;
  wire mul_32s_32s_32_2_1_U16_n_18;
  wire mul_32s_32s_32_2_1_U16_n_19;
  wire mul_32s_32s_32_2_1_U16_n_20;
  wire mul_32s_32s_32_2_1_U16_n_21;
  wire mul_32s_32s_32_2_1_U16_n_22;
  wire mul_32s_32s_32_2_1_U16_n_23;
  wire mul_32s_32s_32_2_1_U16_n_24;
  wire mul_32s_32s_32_2_1_U16_n_25;
  wire mul_32s_32s_32_2_1_U16_n_26;
  wire mul_32s_32s_32_2_1_U16_n_27;
  wire mul_32s_32s_32_2_1_U16_n_28;
  wire mul_32s_32s_32_2_1_U16_n_29;
  wire mul_32s_32s_32_2_1_U16_n_30;
  wire mul_32s_32s_32_2_1_U16_n_31;
  wire mul_32s_32s_32_2_1_U1_n_16;
  wire mul_32s_32s_32_2_1_U1_n_17;
  wire mul_32s_32s_32_2_1_U1_n_18;
  wire mul_32s_32s_32_2_1_U1_n_19;
  wire mul_32s_32s_32_2_1_U1_n_20;
  wire mul_32s_32s_32_2_1_U1_n_21;
  wire mul_32s_32s_32_2_1_U1_n_22;
  wire mul_32s_32s_32_2_1_U1_n_23;
  wire mul_32s_32s_32_2_1_U1_n_24;
  wire mul_32s_32s_32_2_1_U1_n_25;
  wire mul_32s_32s_32_2_1_U1_n_26;
  wire mul_32s_32s_32_2_1_U1_n_27;
  wire mul_32s_32s_32_2_1_U1_n_28;
  wire mul_32s_32s_32_2_1_U1_n_29;
  wire mul_32s_32s_32_2_1_U1_n_30;
  wire mul_32s_32s_32_2_1_U1_n_31;
  wire mul_32s_32s_32_2_1_U2_n_16;
  wire mul_32s_32s_32_2_1_U2_n_17;
  wire mul_32s_32s_32_2_1_U2_n_18;
  wire mul_32s_32s_32_2_1_U2_n_19;
  wire mul_32s_32s_32_2_1_U2_n_20;
  wire mul_32s_32s_32_2_1_U2_n_21;
  wire mul_32s_32s_32_2_1_U2_n_22;
  wire mul_32s_32s_32_2_1_U2_n_23;
  wire mul_32s_32s_32_2_1_U2_n_24;
  wire mul_32s_32s_32_2_1_U2_n_25;
  wire mul_32s_32s_32_2_1_U2_n_26;
  wire mul_32s_32s_32_2_1_U2_n_27;
  wire mul_32s_32s_32_2_1_U2_n_28;
  wire mul_32s_32s_32_2_1_U2_n_29;
  wire mul_32s_32s_32_2_1_U2_n_30;
  wire mul_32s_32s_32_2_1_U2_n_31;
  wire mul_32s_32s_32_2_1_U3_n_16;
  wire mul_32s_32s_32_2_1_U3_n_17;
  wire mul_32s_32s_32_2_1_U3_n_18;
  wire mul_32s_32s_32_2_1_U3_n_19;
  wire mul_32s_32s_32_2_1_U3_n_20;
  wire mul_32s_32s_32_2_1_U3_n_21;
  wire mul_32s_32s_32_2_1_U3_n_22;
  wire mul_32s_32s_32_2_1_U3_n_23;
  wire mul_32s_32s_32_2_1_U3_n_24;
  wire mul_32s_32s_32_2_1_U3_n_25;
  wire mul_32s_32s_32_2_1_U3_n_26;
  wire mul_32s_32s_32_2_1_U3_n_27;
  wire mul_32s_32s_32_2_1_U3_n_28;
  wire mul_32s_32s_32_2_1_U3_n_29;
  wire mul_32s_32s_32_2_1_U3_n_30;
  wire mul_32s_32s_32_2_1_U3_n_31;
  wire mul_32s_32s_32_2_1_U4_n_16;
  wire mul_32s_32s_32_2_1_U4_n_17;
  wire mul_32s_32s_32_2_1_U4_n_18;
  wire mul_32s_32s_32_2_1_U4_n_19;
  wire mul_32s_32s_32_2_1_U4_n_20;
  wire mul_32s_32s_32_2_1_U4_n_21;
  wire mul_32s_32s_32_2_1_U4_n_22;
  wire mul_32s_32s_32_2_1_U4_n_23;
  wire mul_32s_32s_32_2_1_U4_n_24;
  wire mul_32s_32s_32_2_1_U4_n_25;
  wire mul_32s_32s_32_2_1_U4_n_26;
  wire mul_32s_32s_32_2_1_U4_n_27;
  wire mul_32s_32s_32_2_1_U4_n_28;
  wire mul_32s_32s_32_2_1_U4_n_29;
  wire mul_32s_32s_32_2_1_U4_n_30;
  wire mul_32s_32s_32_2_1_U4_n_31;
  wire mul_32s_32s_32_2_1_U5_n_16;
  wire mul_32s_32s_32_2_1_U5_n_17;
  wire mul_32s_32s_32_2_1_U5_n_18;
  wire mul_32s_32s_32_2_1_U5_n_19;
  wire mul_32s_32s_32_2_1_U5_n_20;
  wire mul_32s_32s_32_2_1_U5_n_21;
  wire mul_32s_32s_32_2_1_U5_n_22;
  wire mul_32s_32s_32_2_1_U5_n_23;
  wire mul_32s_32s_32_2_1_U5_n_24;
  wire mul_32s_32s_32_2_1_U5_n_25;
  wire mul_32s_32s_32_2_1_U5_n_26;
  wire mul_32s_32s_32_2_1_U5_n_27;
  wire mul_32s_32s_32_2_1_U5_n_28;
  wire mul_32s_32s_32_2_1_U5_n_29;
  wire mul_32s_32s_32_2_1_U5_n_30;
  wire mul_32s_32s_32_2_1_U5_n_31;
  wire mul_32s_32s_32_2_1_U6_n_16;
  wire mul_32s_32s_32_2_1_U6_n_17;
  wire mul_32s_32s_32_2_1_U6_n_18;
  wire mul_32s_32s_32_2_1_U6_n_19;
  wire mul_32s_32s_32_2_1_U6_n_20;
  wire mul_32s_32s_32_2_1_U6_n_21;
  wire mul_32s_32s_32_2_1_U6_n_22;
  wire mul_32s_32s_32_2_1_U6_n_23;
  wire mul_32s_32s_32_2_1_U6_n_24;
  wire mul_32s_32s_32_2_1_U6_n_25;
  wire mul_32s_32s_32_2_1_U6_n_26;
  wire mul_32s_32s_32_2_1_U6_n_27;
  wire mul_32s_32s_32_2_1_U6_n_28;
  wire mul_32s_32s_32_2_1_U6_n_29;
  wire mul_32s_32s_32_2_1_U6_n_30;
  wire mul_32s_32s_32_2_1_U6_n_31;
  wire mul_32s_32s_32_2_1_U7_n_16;
  wire mul_32s_32s_32_2_1_U7_n_17;
  wire mul_32s_32s_32_2_1_U7_n_18;
  wire mul_32s_32s_32_2_1_U7_n_19;
  wire mul_32s_32s_32_2_1_U7_n_20;
  wire mul_32s_32s_32_2_1_U7_n_21;
  wire mul_32s_32s_32_2_1_U7_n_22;
  wire mul_32s_32s_32_2_1_U7_n_23;
  wire mul_32s_32s_32_2_1_U7_n_24;
  wire mul_32s_32s_32_2_1_U7_n_25;
  wire mul_32s_32s_32_2_1_U7_n_26;
  wire mul_32s_32s_32_2_1_U7_n_27;
  wire mul_32s_32s_32_2_1_U7_n_28;
  wire mul_32s_32s_32_2_1_U7_n_29;
  wire mul_32s_32s_32_2_1_U7_n_30;
  wire mul_32s_32s_32_2_1_U7_n_31;
  wire mul_32s_32s_32_2_1_U8_n_16;
  wire mul_32s_32s_32_2_1_U8_n_17;
  wire mul_32s_32s_32_2_1_U8_n_18;
  wire mul_32s_32s_32_2_1_U8_n_19;
  wire mul_32s_32s_32_2_1_U8_n_20;
  wire mul_32s_32s_32_2_1_U8_n_21;
  wire mul_32s_32s_32_2_1_U8_n_22;
  wire mul_32s_32s_32_2_1_U8_n_23;
  wire mul_32s_32s_32_2_1_U8_n_24;
  wire mul_32s_32s_32_2_1_U8_n_25;
  wire mul_32s_32s_32_2_1_U8_n_26;
  wire mul_32s_32s_32_2_1_U8_n_27;
  wire mul_32s_32s_32_2_1_U8_n_28;
  wire mul_32s_32s_32_2_1_U8_n_29;
  wire mul_32s_32s_32_2_1_U8_n_30;
  wire mul_32s_32s_32_2_1_U8_n_31;
  wire mul_32s_32s_32_2_1_U9_n_16;
  wire mul_32s_32s_32_2_1_U9_n_17;
  wire mul_32s_32s_32_2_1_U9_n_18;
  wire mul_32s_32s_32_2_1_U9_n_19;
  wire mul_32s_32s_32_2_1_U9_n_20;
  wire mul_32s_32s_32_2_1_U9_n_21;
  wire mul_32s_32s_32_2_1_U9_n_22;
  wire mul_32s_32s_32_2_1_U9_n_23;
  wire mul_32s_32s_32_2_1_U9_n_24;
  wire mul_32s_32s_32_2_1_U9_n_25;
  wire mul_32s_32s_32_2_1_U9_n_26;
  wire mul_32s_32s_32_2_1_U9_n_27;
  wire mul_32s_32s_32_2_1_U9_n_28;
  wire mul_32s_32s_32_2_1_U9_n_29;
  wire mul_32s_32s_32_2_1_U9_n_30;
  wire mul_32s_32s_32_2_1_U9_n_31;
  wire [31:0]mul_ln55_10_reg_1380;
  wire [31:0]mul_ln55_11_reg_1385;
  wire [31:0]mul_ln55_12_reg_1390;
  wire [31:0]mul_ln55_13_reg_1395;
  wire [31:0]mul_ln55_14_reg_1400;
  wire [31:0]mul_ln55_1_reg_1335;
  wire [31:0]mul_ln55_2_reg_1340;
  wire [31:0]mul_ln55_3_reg_1345;
  wire [31:0]mul_ln55_4_reg_1350;
  wire [31:0]mul_ln55_5_reg_1355;
  wire [31:0]mul_ln55_6_reg_1360;
  wire [31:0]mul_ln55_7_reg_1365;
  wire [31:0]mul_ln55_8_reg_1370;
  wire [31:0]mul_ln55_9_reg_1375;
  wire [31:0]mul_ln55_reg_1330;
  wire rewind_ap_ready_reg;
  wire [13:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [13:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [3:0]select_ln38_fu_781_p3;
  wire [31:0]sum_1_fu_961_p2;
  wire [31:0]sum_1_reg_1435;
  wire \sum_1_reg_1435[11]_i_2_n_0 ;
  wire \sum_1_reg_1435[11]_i_3_n_0 ;
  wire \sum_1_reg_1435[11]_i_4_n_0 ;
  wire \sum_1_reg_1435[11]_i_5_n_0 ;
  wire \sum_1_reg_1435[11]_i_6_n_0 ;
  wire \sum_1_reg_1435[11]_i_7_n_0 ;
  wire \sum_1_reg_1435[11]_i_8_n_0 ;
  wire \sum_1_reg_1435[11]_i_9_n_0 ;
  wire \sum_1_reg_1435[15]_i_2_n_0 ;
  wire \sum_1_reg_1435[15]_i_3_n_0 ;
  wire \sum_1_reg_1435[15]_i_4_n_0 ;
  wire \sum_1_reg_1435[15]_i_5_n_0 ;
  wire \sum_1_reg_1435[15]_i_6_n_0 ;
  wire \sum_1_reg_1435[15]_i_7_n_0 ;
  wire \sum_1_reg_1435[15]_i_8_n_0 ;
  wire \sum_1_reg_1435[15]_i_9_n_0 ;
  wire \sum_1_reg_1435[19]_i_2_n_0 ;
  wire \sum_1_reg_1435[19]_i_3_n_0 ;
  wire \sum_1_reg_1435[19]_i_4_n_0 ;
  wire \sum_1_reg_1435[19]_i_5_n_0 ;
  wire \sum_1_reg_1435[19]_i_6_n_0 ;
  wire \sum_1_reg_1435[19]_i_7_n_0 ;
  wire \sum_1_reg_1435[19]_i_8_n_0 ;
  wire \sum_1_reg_1435[19]_i_9_n_0 ;
  wire \sum_1_reg_1435[23]_i_2_n_0 ;
  wire \sum_1_reg_1435[23]_i_3_n_0 ;
  wire \sum_1_reg_1435[23]_i_4_n_0 ;
  wire \sum_1_reg_1435[23]_i_5_n_0 ;
  wire \sum_1_reg_1435[23]_i_6_n_0 ;
  wire \sum_1_reg_1435[23]_i_7_n_0 ;
  wire \sum_1_reg_1435[23]_i_8_n_0 ;
  wire \sum_1_reg_1435[23]_i_9_n_0 ;
  wire \sum_1_reg_1435[27]_i_2_n_0 ;
  wire \sum_1_reg_1435[27]_i_3_n_0 ;
  wire \sum_1_reg_1435[27]_i_4_n_0 ;
  wire \sum_1_reg_1435[27]_i_5_n_0 ;
  wire \sum_1_reg_1435[27]_i_6_n_0 ;
  wire \sum_1_reg_1435[27]_i_7_n_0 ;
  wire \sum_1_reg_1435[27]_i_8_n_0 ;
  wire \sum_1_reg_1435[27]_i_9_n_0 ;
  wire \sum_1_reg_1435[31]_i_2_n_0 ;
  wire \sum_1_reg_1435[31]_i_3_n_0 ;
  wire \sum_1_reg_1435[31]_i_4_n_0 ;
  wire \sum_1_reg_1435[31]_i_5_n_0 ;
  wire \sum_1_reg_1435[31]_i_6_n_0 ;
  wire \sum_1_reg_1435[31]_i_7_n_0 ;
  wire \sum_1_reg_1435[31]_i_8_n_0 ;
  wire \sum_1_reg_1435[3]_i_2_n_0 ;
  wire \sum_1_reg_1435[3]_i_3_n_0 ;
  wire \sum_1_reg_1435[3]_i_4_n_0 ;
  wire \sum_1_reg_1435[3]_i_5_n_0 ;
  wire \sum_1_reg_1435[3]_i_6_n_0 ;
  wire \sum_1_reg_1435[3]_i_7_n_0 ;
  wire \sum_1_reg_1435[3]_i_8_n_0 ;
  wire \sum_1_reg_1435[7]_i_2_n_0 ;
  wire \sum_1_reg_1435[7]_i_3_n_0 ;
  wire \sum_1_reg_1435[7]_i_4_n_0 ;
  wire \sum_1_reg_1435[7]_i_5_n_0 ;
  wire \sum_1_reg_1435[7]_i_6_n_0 ;
  wire \sum_1_reg_1435[7]_i_7_n_0 ;
  wire \sum_1_reg_1435[7]_i_8_n_0 ;
  wire \sum_1_reg_1435[7]_i_9_n_0 ;
  wire \sum_1_reg_1435_reg[11]_i_1_n_0 ;
  wire \sum_1_reg_1435_reg[11]_i_1_n_1 ;
  wire \sum_1_reg_1435_reg[11]_i_1_n_2 ;
  wire \sum_1_reg_1435_reg[11]_i_1_n_3 ;
  wire \sum_1_reg_1435_reg[15]_i_1_n_0 ;
  wire \sum_1_reg_1435_reg[15]_i_1_n_1 ;
  wire \sum_1_reg_1435_reg[15]_i_1_n_2 ;
  wire \sum_1_reg_1435_reg[15]_i_1_n_3 ;
  wire \sum_1_reg_1435_reg[19]_i_1_n_0 ;
  wire \sum_1_reg_1435_reg[19]_i_1_n_1 ;
  wire \sum_1_reg_1435_reg[19]_i_1_n_2 ;
  wire \sum_1_reg_1435_reg[19]_i_1_n_3 ;
  wire \sum_1_reg_1435_reg[23]_i_1_n_0 ;
  wire \sum_1_reg_1435_reg[23]_i_1_n_1 ;
  wire \sum_1_reg_1435_reg[23]_i_1_n_2 ;
  wire \sum_1_reg_1435_reg[23]_i_1_n_3 ;
  wire \sum_1_reg_1435_reg[27]_i_1_n_0 ;
  wire \sum_1_reg_1435_reg[27]_i_1_n_1 ;
  wire \sum_1_reg_1435_reg[27]_i_1_n_2 ;
  wire \sum_1_reg_1435_reg[27]_i_1_n_3 ;
  wire \sum_1_reg_1435_reg[31]_i_1_n_1 ;
  wire \sum_1_reg_1435_reg[31]_i_1_n_2 ;
  wire \sum_1_reg_1435_reg[31]_i_1_n_3 ;
  wire \sum_1_reg_1435_reg[3]_i_1_n_0 ;
  wire \sum_1_reg_1435_reg[3]_i_1_n_1 ;
  wire \sum_1_reg_1435_reg[3]_i_1_n_2 ;
  wire \sum_1_reg_1435_reg[3]_i_1_n_3 ;
  wire \sum_1_reg_1435_reg[7]_i_1_n_0 ;
  wire \sum_1_reg_1435_reg[7]_i_1_n_1 ;
  wire \sum_1_reg_1435_reg[7]_i_1_n_2 ;
  wire \sum_1_reg_1435_reg[7]_i_1_n_3 ;
  wire [31:0]sum_reg_1325;
  wire [3:3]\NLW_add_ln55_12_reg_1425_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln55_13_reg_1430_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln55_2_reg_1405_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln55_5_reg_1410_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln55_7_reg_1415_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln55_8_reg_1420_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_1_reg_1435_reg[31]_i_1_CO_UNCONNECTED ;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[11]_i_10 
       (.I0(mul_ln55_11_reg_1385[10]),
        .I1(mul_ln55_12_reg_1390[10]),
        .I2(mul_ln55_14_reg_1400[10]),
        .O(\add_ln55_12_reg_1425[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[11]_i_11 
       (.I0(mul_ln55_11_reg_1385[9]),
        .I1(mul_ln55_12_reg_1390[9]),
        .I2(mul_ln55_14_reg_1400[9]),
        .O(\add_ln55_12_reg_1425[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[11]_i_12 
       (.I0(mul_ln55_11_reg_1385[8]),
        .I1(mul_ln55_12_reg_1390[8]),
        .I2(mul_ln55_14_reg_1400[8]),
        .O(\add_ln55_12_reg_1425[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[11]_i_13 
       (.I0(mul_ln55_11_reg_1385[7]),
        .I1(mul_ln55_12_reg_1390[7]),
        .I2(mul_ln55_14_reg_1400[7]),
        .O(\add_ln55_12_reg_1425[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[11]_i_2 
       (.I0(mul_ln55_13_reg_1395[10]),
        .I1(\add_ln55_12_reg_1425[11]_i_10_n_0 ),
        .I2(mul_ln55_11_reg_1385[9]),
        .I3(mul_ln55_14_reg_1400[9]),
        .I4(mul_ln55_12_reg_1390[9]),
        .O(\add_ln55_12_reg_1425[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[11]_i_3 
       (.I0(mul_ln55_13_reg_1395[9]),
        .I1(\add_ln55_12_reg_1425[11]_i_11_n_0 ),
        .I2(mul_ln55_11_reg_1385[8]),
        .I3(mul_ln55_14_reg_1400[8]),
        .I4(mul_ln55_12_reg_1390[8]),
        .O(\add_ln55_12_reg_1425[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[11]_i_4 
       (.I0(mul_ln55_13_reg_1395[8]),
        .I1(\add_ln55_12_reg_1425[11]_i_12_n_0 ),
        .I2(mul_ln55_11_reg_1385[7]),
        .I3(mul_ln55_14_reg_1400[7]),
        .I4(mul_ln55_12_reg_1390[7]),
        .O(\add_ln55_12_reg_1425[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[11]_i_5 
       (.I0(mul_ln55_13_reg_1395[7]),
        .I1(\add_ln55_12_reg_1425[11]_i_13_n_0 ),
        .I2(mul_ln55_11_reg_1385[6]),
        .I3(mul_ln55_14_reg_1400[6]),
        .I4(mul_ln55_12_reg_1390[6]),
        .O(\add_ln55_12_reg_1425[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[11]_i_6 
       (.I0(\add_ln55_12_reg_1425[11]_i_2_n_0 ),
        .I1(\add_ln55_12_reg_1425[15]_i_13_n_0 ),
        .I2(mul_ln55_13_reg_1395[11]),
        .I3(mul_ln55_12_reg_1390[10]),
        .I4(mul_ln55_14_reg_1400[10]),
        .I5(mul_ln55_11_reg_1385[10]),
        .O(\add_ln55_12_reg_1425[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[11]_i_7 
       (.I0(\add_ln55_12_reg_1425[11]_i_3_n_0 ),
        .I1(\add_ln55_12_reg_1425[11]_i_10_n_0 ),
        .I2(mul_ln55_13_reg_1395[10]),
        .I3(mul_ln55_12_reg_1390[9]),
        .I4(mul_ln55_14_reg_1400[9]),
        .I5(mul_ln55_11_reg_1385[9]),
        .O(\add_ln55_12_reg_1425[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[11]_i_8 
       (.I0(\add_ln55_12_reg_1425[11]_i_4_n_0 ),
        .I1(\add_ln55_12_reg_1425[11]_i_11_n_0 ),
        .I2(mul_ln55_13_reg_1395[9]),
        .I3(mul_ln55_12_reg_1390[8]),
        .I4(mul_ln55_14_reg_1400[8]),
        .I5(mul_ln55_11_reg_1385[8]),
        .O(\add_ln55_12_reg_1425[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[11]_i_9 
       (.I0(\add_ln55_12_reg_1425[11]_i_5_n_0 ),
        .I1(\add_ln55_12_reg_1425[11]_i_12_n_0 ),
        .I2(mul_ln55_13_reg_1395[8]),
        .I3(mul_ln55_12_reg_1390[7]),
        .I4(mul_ln55_14_reg_1400[7]),
        .I5(mul_ln55_11_reg_1385[7]),
        .O(\add_ln55_12_reg_1425[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[15]_i_10 
       (.I0(mul_ln55_11_reg_1385[14]),
        .I1(mul_ln55_12_reg_1390[14]),
        .I2(mul_ln55_14_reg_1400[14]),
        .O(\add_ln55_12_reg_1425[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[15]_i_11 
       (.I0(mul_ln55_11_reg_1385[13]),
        .I1(mul_ln55_12_reg_1390[13]),
        .I2(mul_ln55_14_reg_1400[13]),
        .O(\add_ln55_12_reg_1425[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[15]_i_12 
       (.I0(mul_ln55_11_reg_1385[12]),
        .I1(mul_ln55_12_reg_1390[12]),
        .I2(mul_ln55_14_reg_1400[12]),
        .O(\add_ln55_12_reg_1425[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[15]_i_13 
       (.I0(mul_ln55_11_reg_1385[11]),
        .I1(mul_ln55_12_reg_1390[11]),
        .I2(mul_ln55_14_reg_1400[11]),
        .O(\add_ln55_12_reg_1425[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[15]_i_2 
       (.I0(mul_ln55_13_reg_1395[14]),
        .I1(\add_ln55_12_reg_1425[15]_i_10_n_0 ),
        .I2(mul_ln55_11_reg_1385[13]),
        .I3(mul_ln55_14_reg_1400[13]),
        .I4(mul_ln55_12_reg_1390[13]),
        .O(\add_ln55_12_reg_1425[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[15]_i_3 
       (.I0(mul_ln55_13_reg_1395[13]),
        .I1(\add_ln55_12_reg_1425[15]_i_11_n_0 ),
        .I2(mul_ln55_11_reg_1385[12]),
        .I3(mul_ln55_14_reg_1400[12]),
        .I4(mul_ln55_12_reg_1390[12]),
        .O(\add_ln55_12_reg_1425[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[15]_i_4 
       (.I0(mul_ln55_13_reg_1395[12]),
        .I1(\add_ln55_12_reg_1425[15]_i_12_n_0 ),
        .I2(mul_ln55_11_reg_1385[11]),
        .I3(mul_ln55_14_reg_1400[11]),
        .I4(mul_ln55_12_reg_1390[11]),
        .O(\add_ln55_12_reg_1425[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[15]_i_5 
       (.I0(mul_ln55_13_reg_1395[11]),
        .I1(\add_ln55_12_reg_1425[15]_i_13_n_0 ),
        .I2(mul_ln55_11_reg_1385[10]),
        .I3(mul_ln55_14_reg_1400[10]),
        .I4(mul_ln55_12_reg_1390[10]),
        .O(\add_ln55_12_reg_1425[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[15]_i_6 
       (.I0(\add_ln55_12_reg_1425[15]_i_2_n_0 ),
        .I1(\add_ln55_12_reg_1425[19]_i_13_n_0 ),
        .I2(mul_ln55_13_reg_1395[15]),
        .I3(mul_ln55_12_reg_1390[14]),
        .I4(mul_ln55_14_reg_1400[14]),
        .I5(mul_ln55_11_reg_1385[14]),
        .O(\add_ln55_12_reg_1425[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[15]_i_7 
       (.I0(\add_ln55_12_reg_1425[15]_i_3_n_0 ),
        .I1(\add_ln55_12_reg_1425[15]_i_10_n_0 ),
        .I2(mul_ln55_13_reg_1395[14]),
        .I3(mul_ln55_12_reg_1390[13]),
        .I4(mul_ln55_14_reg_1400[13]),
        .I5(mul_ln55_11_reg_1385[13]),
        .O(\add_ln55_12_reg_1425[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[15]_i_8 
       (.I0(\add_ln55_12_reg_1425[15]_i_4_n_0 ),
        .I1(\add_ln55_12_reg_1425[15]_i_11_n_0 ),
        .I2(mul_ln55_13_reg_1395[13]),
        .I3(mul_ln55_12_reg_1390[12]),
        .I4(mul_ln55_14_reg_1400[12]),
        .I5(mul_ln55_11_reg_1385[12]),
        .O(\add_ln55_12_reg_1425[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[15]_i_9 
       (.I0(\add_ln55_12_reg_1425[15]_i_5_n_0 ),
        .I1(\add_ln55_12_reg_1425[15]_i_12_n_0 ),
        .I2(mul_ln55_13_reg_1395[12]),
        .I3(mul_ln55_12_reg_1390[11]),
        .I4(mul_ln55_14_reg_1400[11]),
        .I5(mul_ln55_11_reg_1385[11]),
        .O(\add_ln55_12_reg_1425[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[19]_i_10 
       (.I0(mul_ln55_11_reg_1385[18]),
        .I1(mul_ln55_12_reg_1390[18]),
        .I2(mul_ln55_14_reg_1400[18]),
        .O(\add_ln55_12_reg_1425[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[19]_i_11 
       (.I0(mul_ln55_11_reg_1385[17]),
        .I1(mul_ln55_12_reg_1390[17]),
        .I2(mul_ln55_14_reg_1400[17]),
        .O(\add_ln55_12_reg_1425[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[19]_i_12 
       (.I0(mul_ln55_11_reg_1385[16]),
        .I1(mul_ln55_12_reg_1390[16]),
        .I2(mul_ln55_14_reg_1400[16]),
        .O(\add_ln55_12_reg_1425[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[19]_i_13 
       (.I0(mul_ln55_11_reg_1385[15]),
        .I1(mul_ln55_12_reg_1390[15]),
        .I2(mul_ln55_14_reg_1400[15]),
        .O(\add_ln55_12_reg_1425[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[19]_i_2 
       (.I0(mul_ln55_13_reg_1395[18]),
        .I1(\add_ln55_12_reg_1425[19]_i_10_n_0 ),
        .I2(mul_ln55_11_reg_1385[17]),
        .I3(mul_ln55_14_reg_1400[17]),
        .I4(mul_ln55_12_reg_1390[17]),
        .O(\add_ln55_12_reg_1425[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[19]_i_3 
       (.I0(mul_ln55_13_reg_1395[17]),
        .I1(\add_ln55_12_reg_1425[19]_i_11_n_0 ),
        .I2(mul_ln55_11_reg_1385[16]),
        .I3(mul_ln55_14_reg_1400[16]),
        .I4(mul_ln55_12_reg_1390[16]),
        .O(\add_ln55_12_reg_1425[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[19]_i_4 
       (.I0(mul_ln55_13_reg_1395[16]),
        .I1(\add_ln55_12_reg_1425[19]_i_12_n_0 ),
        .I2(mul_ln55_11_reg_1385[15]),
        .I3(mul_ln55_14_reg_1400[15]),
        .I4(mul_ln55_12_reg_1390[15]),
        .O(\add_ln55_12_reg_1425[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[19]_i_5 
       (.I0(mul_ln55_13_reg_1395[15]),
        .I1(\add_ln55_12_reg_1425[19]_i_13_n_0 ),
        .I2(mul_ln55_11_reg_1385[14]),
        .I3(mul_ln55_14_reg_1400[14]),
        .I4(mul_ln55_12_reg_1390[14]),
        .O(\add_ln55_12_reg_1425[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[19]_i_6 
       (.I0(\add_ln55_12_reg_1425[19]_i_2_n_0 ),
        .I1(\add_ln55_12_reg_1425[23]_i_13_n_0 ),
        .I2(mul_ln55_13_reg_1395[19]),
        .I3(mul_ln55_12_reg_1390[18]),
        .I4(mul_ln55_14_reg_1400[18]),
        .I5(mul_ln55_11_reg_1385[18]),
        .O(\add_ln55_12_reg_1425[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[19]_i_7 
       (.I0(\add_ln55_12_reg_1425[19]_i_3_n_0 ),
        .I1(\add_ln55_12_reg_1425[19]_i_10_n_0 ),
        .I2(mul_ln55_13_reg_1395[18]),
        .I3(mul_ln55_12_reg_1390[17]),
        .I4(mul_ln55_14_reg_1400[17]),
        .I5(mul_ln55_11_reg_1385[17]),
        .O(\add_ln55_12_reg_1425[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[19]_i_8 
       (.I0(\add_ln55_12_reg_1425[19]_i_4_n_0 ),
        .I1(\add_ln55_12_reg_1425[19]_i_11_n_0 ),
        .I2(mul_ln55_13_reg_1395[17]),
        .I3(mul_ln55_12_reg_1390[16]),
        .I4(mul_ln55_14_reg_1400[16]),
        .I5(mul_ln55_11_reg_1385[16]),
        .O(\add_ln55_12_reg_1425[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[19]_i_9 
       (.I0(\add_ln55_12_reg_1425[19]_i_5_n_0 ),
        .I1(\add_ln55_12_reg_1425[19]_i_12_n_0 ),
        .I2(mul_ln55_13_reg_1395[16]),
        .I3(mul_ln55_12_reg_1390[15]),
        .I4(mul_ln55_14_reg_1400[15]),
        .I5(mul_ln55_11_reg_1385[15]),
        .O(\add_ln55_12_reg_1425[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[23]_i_10 
       (.I0(mul_ln55_11_reg_1385[22]),
        .I1(mul_ln55_12_reg_1390[22]),
        .I2(mul_ln55_14_reg_1400[22]),
        .O(\add_ln55_12_reg_1425[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[23]_i_11 
       (.I0(mul_ln55_11_reg_1385[21]),
        .I1(mul_ln55_12_reg_1390[21]),
        .I2(mul_ln55_14_reg_1400[21]),
        .O(\add_ln55_12_reg_1425[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[23]_i_12 
       (.I0(mul_ln55_11_reg_1385[20]),
        .I1(mul_ln55_12_reg_1390[20]),
        .I2(mul_ln55_14_reg_1400[20]),
        .O(\add_ln55_12_reg_1425[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[23]_i_13 
       (.I0(mul_ln55_11_reg_1385[19]),
        .I1(mul_ln55_12_reg_1390[19]),
        .I2(mul_ln55_14_reg_1400[19]),
        .O(\add_ln55_12_reg_1425[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[23]_i_2 
       (.I0(mul_ln55_13_reg_1395[22]),
        .I1(\add_ln55_12_reg_1425[23]_i_10_n_0 ),
        .I2(mul_ln55_11_reg_1385[21]),
        .I3(mul_ln55_14_reg_1400[21]),
        .I4(mul_ln55_12_reg_1390[21]),
        .O(\add_ln55_12_reg_1425[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[23]_i_3 
       (.I0(mul_ln55_13_reg_1395[21]),
        .I1(\add_ln55_12_reg_1425[23]_i_11_n_0 ),
        .I2(mul_ln55_11_reg_1385[20]),
        .I3(mul_ln55_14_reg_1400[20]),
        .I4(mul_ln55_12_reg_1390[20]),
        .O(\add_ln55_12_reg_1425[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[23]_i_4 
       (.I0(mul_ln55_13_reg_1395[20]),
        .I1(\add_ln55_12_reg_1425[23]_i_12_n_0 ),
        .I2(mul_ln55_11_reg_1385[19]),
        .I3(mul_ln55_14_reg_1400[19]),
        .I4(mul_ln55_12_reg_1390[19]),
        .O(\add_ln55_12_reg_1425[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[23]_i_5 
       (.I0(mul_ln55_13_reg_1395[19]),
        .I1(\add_ln55_12_reg_1425[23]_i_13_n_0 ),
        .I2(mul_ln55_11_reg_1385[18]),
        .I3(mul_ln55_14_reg_1400[18]),
        .I4(mul_ln55_12_reg_1390[18]),
        .O(\add_ln55_12_reg_1425[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[23]_i_6 
       (.I0(\add_ln55_12_reg_1425[23]_i_2_n_0 ),
        .I1(\add_ln55_12_reg_1425[27]_i_13_n_0 ),
        .I2(mul_ln55_13_reg_1395[23]),
        .I3(mul_ln55_12_reg_1390[22]),
        .I4(mul_ln55_14_reg_1400[22]),
        .I5(mul_ln55_11_reg_1385[22]),
        .O(\add_ln55_12_reg_1425[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[23]_i_7 
       (.I0(\add_ln55_12_reg_1425[23]_i_3_n_0 ),
        .I1(\add_ln55_12_reg_1425[23]_i_10_n_0 ),
        .I2(mul_ln55_13_reg_1395[22]),
        .I3(mul_ln55_12_reg_1390[21]),
        .I4(mul_ln55_14_reg_1400[21]),
        .I5(mul_ln55_11_reg_1385[21]),
        .O(\add_ln55_12_reg_1425[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[23]_i_8 
       (.I0(\add_ln55_12_reg_1425[23]_i_4_n_0 ),
        .I1(\add_ln55_12_reg_1425[23]_i_11_n_0 ),
        .I2(mul_ln55_13_reg_1395[21]),
        .I3(mul_ln55_12_reg_1390[20]),
        .I4(mul_ln55_14_reg_1400[20]),
        .I5(mul_ln55_11_reg_1385[20]),
        .O(\add_ln55_12_reg_1425[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[23]_i_9 
       (.I0(\add_ln55_12_reg_1425[23]_i_5_n_0 ),
        .I1(\add_ln55_12_reg_1425[23]_i_12_n_0 ),
        .I2(mul_ln55_13_reg_1395[20]),
        .I3(mul_ln55_12_reg_1390[19]),
        .I4(mul_ln55_14_reg_1400[19]),
        .I5(mul_ln55_11_reg_1385[19]),
        .O(\add_ln55_12_reg_1425[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[27]_i_10 
       (.I0(mul_ln55_11_reg_1385[26]),
        .I1(mul_ln55_12_reg_1390[26]),
        .I2(mul_ln55_14_reg_1400[26]),
        .O(\add_ln55_12_reg_1425[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[27]_i_11 
       (.I0(mul_ln55_11_reg_1385[25]),
        .I1(mul_ln55_12_reg_1390[25]),
        .I2(mul_ln55_14_reg_1400[25]),
        .O(\add_ln55_12_reg_1425[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[27]_i_12 
       (.I0(mul_ln55_11_reg_1385[24]),
        .I1(mul_ln55_12_reg_1390[24]),
        .I2(mul_ln55_14_reg_1400[24]),
        .O(\add_ln55_12_reg_1425[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[27]_i_13 
       (.I0(mul_ln55_11_reg_1385[23]),
        .I1(mul_ln55_12_reg_1390[23]),
        .I2(mul_ln55_14_reg_1400[23]),
        .O(\add_ln55_12_reg_1425[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[27]_i_2 
       (.I0(mul_ln55_13_reg_1395[26]),
        .I1(\add_ln55_12_reg_1425[27]_i_10_n_0 ),
        .I2(mul_ln55_11_reg_1385[25]),
        .I3(mul_ln55_14_reg_1400[25]),
        .I4(mul_ln55_12_reg_1390[25]),
        .O(\add_ln55_12_reg_1425[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[27]_i_3 
       (.I0(mul_ln55_13_reg_1395[25]),
        .I1(\add_ln55_12_reg_1425[27]_i_11_n_0 ),
        .I2(mul_ln55_11_reg_1385[24]),
        .I3(mul_ln55_14_reg_1400[24]),
        .I4(mul_ln55_12_reg_1390[24]),
        .O(\add_ln55_12_reg_1425[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[27]_i_4 
       (.I0(mul_ln55_13_reg_1395[24]),
        .I1(\add_ln55_12_reg_1425[27]_i_12_n_0 ),
        .I2(mul_ln55_11_reg_1385[23]),
        .I3(mul_ln55_14_reg_1400[23]),
        .I4(mul_ln55_12_reg_1390[23]),
        .O(\add_ln55_12_reg_1425[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[27]_i_5 
       (.I0(mul_ln55_13_reg_1395[23]),
        .I1(\add_ln55_12_reg_1425[27]_i_13_n_0 ),
        .I2(mul_ln55_11_reg_1385[22]),
        .I3(mul_ln55_14_reg_1400[22]),
        .I4(mul_ln55_12_reg_1390[22]),
        .O(\add_ln55_12_reg_1425[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[27]_i_6 
       (.I0(\add_ln55_12_reg_1425[27]_i_2_n_0 ),
        .I1(\add_ln55_12_reg_1425[31]_i_11_n_0 ),
        .I2(mul_ln55_13_reg_1395[27]),
        .I3(mul_ln55_12_reg_1390[26]),
        .I4(mul_ln55_14_reg_1400[26]),
        .I5(mul_ln55_11_reg_1385[26]),
        .O(\add_ln55_12_reg_1425[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[27]_i_7 
       (.I0(\add_ln55_12_reg_1425[27]_i_3_n_0 ),
        .I1(\add_ln55_12_reg_1425[27]_i_10_n_0 ),
        .I2(mul_ln55_13_reg_1395[26]),
        .I3(mul_ln55_12_reg_1390[25]),
        .I4(mul_ln55_14_reg_1400[25]),
        .I5(mul_ln55_11_reg_1385[25]),
        .O(\add_ln55_12_reg_1425[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[27]_i_8 
       (.I0(\add_ln55_12_reg_1425[27]_i_4_n_0 ),
        .I1(\add_ln55_12_reg_1425[27]_i_11_n_0 ),
        .I2(mul_ln55_13_reg_1395[25]),
        .I3(mul_ln55_12_reg_1390[24]),
        .I4(mul_ln55_14_reg_1400[24]),
        .I5(mul_ln55_11_reg_1385[24]),
        .O(\add_ln55_12_reg_1425[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[27]_i_9 
       (.I0(\add_ln55_12_reg_1425[27]_i_5_n_0 ),
        .I1(\add_ln55_12_reg_1425[27]_i_12_n_0 ),
        .I2(mul_ln55_13_reg_1395[24]),
        .I3(mul_ln55_12_reg_1390[23]),
        .I4(mul_ln55_14_reg_1400[23]),
        .I5(mul_ln55_11_reg_1385[23]),
        .O(\add_ln55_12_reg_1425[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[31]_i_10 
       (.I0(mul_ln55_11_reg_1385[28]),
        .I1(mul_ln55_12_reg_1390[28]),
        .I2(mul_ln55_14_reg_1400[28]),
        .O(\add_ln55_12_reg_1425[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[31]_i_11 
       (.I0(mul_ln55_11_reg_1385[27]),
        .I1(mul_ln55_12_reg_1390[27]),
        .I2(mul_ln55_14_reg_1400[27]),
        .O(\add_ln55_12_reg_1425[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_12_reg_1425[31]_i_12 
       (.I0(mul_ln55_12_reg_1390[29]),
        .I1(mul_ln55_14_reg_1400[29]),
        .I2(mul_ln55_11_reg_1385[29]),
        .O(\add_ln55_12_reg_1425[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_12_reg_1425[31]_i_13 
       (.I0(mul_ln55_14_reg_1400[31]),
        .I1(mul_ln55_12_reg_1390[31]),
        .I2(mul_ln55_11_reg_1385[31]),
        .I3(mul_ln55_13_reg_1395[31]),
        .O(\add_ln55_12_reg_1425[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[31]_i_14 
       (.I0(mul_ln55_11_reg_1385[30]),
        .I1(mul_ln55_12_reg_1390[30]),
        .I2(mul_ln55_14_reg_1400[30]),
        .O(\add_ln55_12_reg_1425[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[31]_i_2 
       (.I0(mul_ln55_13_reg_1395[29]),
        .I1(\add_ln55_12_reg_1425[31]_i_9_n_0 ),
        .I2(mul_ln55_11_reg_1385[28]),
        .I3(mul_ln55_14_reg_1400[28]),
        .I4(mul_ln55_12_reg_1390[28]),
        .O(\add_ln55_12_reg_1425[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[31]_i_3 
       (.I0(mul_ln55_13_reg_1395[28]),
        .I1(\add_ln55_12_reg_1425[31]_i_10_n_0 ),
        .I2(mul_ln55_11_reg_1385[27]),
        .I3(mul_ln55_14_reg_1400[27]),
        .I4(mul_ln55_12_reg_1390[27]),
        .O(\add_ln55_12_reg_1425[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[31]_i_4 
       (.I0(mul_ln55_13_reg_1395[27]),
        .I1(\add_ln55_12_reg_1425[31]_i_11_n_0 ),
        .I2(mul_ln55_11_reg_1385[26]),
        .I3(mul_ln55_14_reg_1400[26]),
        .I4(mul_ln55_12_reg_1390[26]),
        .O(\add_ln55_12_reg_1425[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln55_12_reg_1425[31]_i_5 
       (.I0(\add_ln55_12_reg_1425[31]_i_12_n_0 ),
        .I1(mul_ln55_13_reg_1395[30]),
        .I2(\add_ln55_12_reg_1425[31]_i_13_n_0 ),
        .I3(mul_ln55_12_reg_1390[30]),
        .I4(mul_ln55_14_reg_1400[30]),
        .I5(mul_ln55_11_reg_1385[30]),
        .O(\add_ln55_12_reg_1425[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[31]_i_6 
       (.I0(\add_ln55_12_reg_1425[31]_i_2_n_0 ),
        .I1(\add_ln55_12_reg_1425[31]_i_14_n_0 ),
        .I2(mul_ln55_13_reg_1395[30]),
        .I3(mul_ln55_12_reg_1390[29]),
        .I4(mul_ln55_14_reg_1400[29]),
        .I5(mul_ln55_11_reg_1385[29]),
        .O(\add_ln55_12_reg_1425[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[31]_i_7 
       (.I0(\add_ln55_12_reg_1425[31]_i_3_n_0 ),
        .I1(\add_ln55_12_reg_1425[31]_i_9_n_0 ),
        .I2(mul_ln55_13_reg_1395[29]),
        .I3(mul_ln55_12_reg_1390[28]),
        .I4(mul_ln55_14_reg_1400[28]),
        .I5(mul_ln55_11_reg_1385[28]),
        .O(\add_ln55_12_reg_1425[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[31]_i_8 
       (.I0(\add_ln55_12_reg_1425[31]_i_4_n_0 ),
        .I1(\add_ln55_12_reg_1425[31]_i_10_n_0 ),
        .I2(mul_ln55_13_reg_1395[28]),
        .I3(mul_ln55_12_reg_1390[27]),
        .I4(mul_ln55_14_reg_1400[27]),
        .I5(mul_ln55_11_reg_1385[27]),
        .O(\add_ln55_12_reg_1425[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[31]_i_9 
       (.I0(mul_ln55_11_reg_1385[29]),
        .I1(mul_ln55_12_reg_1390[29]),
        .I2(mul_ln55_14_reg_1400[29]),
        .O(\add_ln55_12_reg_1425[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[3]_i_2 
       (.I0(mul_ln55_13_reg_1395[2]),
        .I1(\add_ln55_12_reg_1425[3]_i_9_n_0 ),
        .I2(mul_ln55_11_reg_1385[1]),
        .I3(mul_ln55_14_reg_1400[1]),
        .I4(mul_ln55_12_reg_1390[1]),
        .O(\add_ln55_12_reg_1425[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln55_12_reg_1425[3]_i_3 
       (.I0(mul_ln55_11_reg_1385[1]),
        .I1(mul_ln55_14_reg_1400[1]),
        .I2(mul_ln55_12_reg_1390[1]),
        .I3(mul_ln55_13_reg_1395[2]),
        .I4(\add_ln55_12_reg_1425[3]_i_9_n_0 ),
        .O(\add_ln55_12_reg_1425[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_12_reg_1425[3]_i_4 
       (.I0(mul_ln55_14_reg_1400[1]),
        .I1(mul_ln55_12_reg_1390[1]),
        .I2(mul_ln55_11_reg_1385[1]),
        .I3(mul_ln55_13_reg_1395[1]),
        .O(\add_ln55_12_reg_1425[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[3]_i_5 
       (.I0(\add_ln55_12_reg_1425[3]_i_2_n_0 ),
        .I1(\add_ln55_12_reg_1425[7]_i_13_n_0 ),
        .I2(mul_ln55_13_reg_1395[3]),
        .I3(mul_ln55_12_reg_1390[2]),
        .I4(mul_ln55_14_reg_1400[2]),
        .I5(mul_ln55_11_reg_1385[2]),
        .O(\add_ln55_12_reg_1425[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln55_12_reg_1425[3]_i_6 
       (.I0(\add_ln55_12_reg_1425[3]_i_9_n_0 ),
        .I1(mul_ln55_13_reg_1395[2]),
        .I2(mul_ln55_11_reg_1385[1]),
        .I3(mul_ln55_12_reg_1390[1]),
        .I4(mul_ln55_14_reg_1400[1]),
        .I5(mul_ln55_13_reg_1395[1]),
        .O(\add_ln55_12_reg_1425[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln55_12_reg_1425[3]_i_7 
       (.I0(\add_ln55_12_reg_1425[3]_i_4_n_0 ),
        .I1(mul_ln55_11_reg_1385[0]),
        .I2(mul_ln55_14_reg_1400[0]),
        .I3(mul_ln55_12_reg_1390[0]),
        .O(\add_ln55_12_reg_1425[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_12_reg_1425[3]_i_8 
       (.I0(mul_ln55_14_reg_1400[0]),
        .I1(mul_ln55_12_reg_1390[0]),
        .I2(mul_ln55_11_reg_1385[0]),
        .I3(mul_ln55_13_reg_1395[0]),
        .O(\add_ln55_12_reg_1425[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[3]_i_9 
       (.I0(mul_ln55_11_reg_1385[2]),
        .I1(mul_ln55_12_reg_1390[2]),
        .I2(mul_ln55_14_reg_1400[2]),
        .O(\add_ln55_12_reg_1425[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[7]_i_10 
       (.I0(mul_ln55_11_reg_1385[6]),
        .I1(mul_ln55_12_reg_1390[6]),
        .I2(mul_ln55_14_reg_1400[6]),
        .O(\add_ln55_12_reg_1425[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[7]_i_11 
       (.I0(mul_ln55_11_reg_1385[5]),
        .I1(mul_ln55_12_reg_1390[5]),
        .I2(mul_ln55_14_reg_1400[5]),
        .O(\add_ln55_12_reg_1425[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[7]_i_12 
       (.I0(mul_ln55_11_reg_1385[4]),
        .I1(mul_ln55_12_reg_1390[4]),
        .I2(mul_ln55_14_reg_1400[4]),
        .O(\add_ln55_12_reg_1425[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_12_reg_1425[7]_i_13 
       (.I0(mul_ln55_11_reg_1385[3]),
        .I1(mul_ln55_12_reg_1390[3]),
        .I2(mul_ln55_14_reg_1400[3]),
        .O(\add_ln55_12_reg_1425[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[7]_i_2 
       (.I0(mul_ln55_13_reg_1395[6]),
        .I1(\add_ln55_12_reg_1425[7]_i_10_n_0 ),
        .I2(mul_ln55_11_reg_1385[5]),
        .I3(mul_ln55_14_reg_1400[5]),
        .I4(mul_ln55_12_reg_1390[5]),
        .O(\add_ln55_12_reg_1425[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[7]_i_3 
       (.I0(mul_ln55_13_reg_1395[5]),
        .I1(\add_ln55_12_reg_1425[7]_i_11_n_0 ),
        .I2(mul_ln55_11_reg_1385[4]),
        .I3(mul_ln55_14_reg_1400[4]),
        .I4(mul_ln55_12_reg_1390[4]),
        .O(\add_ln55_12_reg_1425[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[7]_i_4 
       (.I0(mul_ln55_13_reg_1395[4]),
        .I1(\add_ln55_12_reg_1425[7]_i_12_n_0 ),
        .I2(mul_ln55_11_reg_1385[3]),
        .I3(mul_ln55_14_reg_1400[3]),
        .I4(mul_ln55_12_reg_1390[3]),
        .O(\add_ln55_12_reg_1425[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_12_reg_1425[7]_i_5 
       (.I0(mul_ln55_13_reg_1395[3]),
        .I1(\add_ln55_12_reg_1425[7]_i_13_n_0 ),
        .I2(mul_ln55_11_reg_1385[2]),
        .I3(mul_ln55_14_reg_1400[2]),
        .I4(mul_ln55_12_reg_1390[2]),
        .O(\add_ln55_12_reg_1425[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[7]_i_6 
       (.I0(\add_ln55_12_reg_1425[7]_i_2_n_0 ),
        .I1(\add_ln55_12_reg_1425[11]_i_13_n_0 ),
        .I2(mul_ln55_13_reg_1395[7]),
        .I3(mul_ln55_12_reg_1390[6]),
        .I4(mul_ln55_14_reg_1400[6]),
        .I5(mul_ln55_11_reg_1385[6]),
        .O(\add_ln55_12_reg_1425[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[7]_i_7 
       (.I0(\add_ln55_12_reg_1425[7]_i_3_n_0 ),
        .I1(\add_ln55_12_reg_1425[7]_i_10_n_0 ),
        .I2(mul_ln55_13_reg_1395[6]),
        .I3(mul_ln55_12_reg_1390[5]),
        .I4(mul_ln55_14_reg_1400[5]),
        .I5(mul_ln55_11_reg_1385[5]),
        .O(\add_ln55_12_reg_1425[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[7]_i_8 
       (.I0(\add_ln55_12_reg_1425[7]_i_4_n_0 ),
        .I1(\add_ln55_12_reg_1425[7]_i_11_n_0 ),
        .I2(mul_ln55_13_reg_1395[5]),
        .I3(mul_ln55_12_reg_1390[4]),
        .I4(mul_ln55_14_reg_1400[4]),
        .I5(mul_ln55_11_reg_1385[4]),
        .O(\add_ln55_12_reg_1425[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_12_reg_1425[7]_i_9 
       (.I0(\add_ln55_12_reg_1425[7]_i_5_n_0 ),
        .I1(\add_ln55_12_reg_1425[7]_i_12_n_0 ),
        .I2(mul_ln55_13_reg_1395[4]),
        .I3(mul_ln55_12_reg_1390[3]),
        .I4(mul_ln55_14_reg_1400[3]),
        .I5(mul_ln55_11_reg_1385[3]),
        .O(\add_ln55_12_reg_1425[7]_i_9_n_0 ));
  FDRE \add_ln55_12_reg_1425_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[0]),
        .Q(add_ln55_12_reg_1425[0]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[10]),
        .Q(add_ln55_12_reg_1425[10]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[11]),
        .Q(add_ln55_12_reg_1425[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_12_reg_1425_reg[11]_i_1 
       (.CI(\add_ln55_12_reg_1425_reg[7]_i_1_n_0 ),
        .CO({\add_ln55_12_reg_1425_reg[11]_i_1_n_0 ,\add_ln55_12_reg_1425_reg[11]_i_1_n_1 ,\add_ln55_12_reg_1425_reg[11]_i_1_n_2 ,\add_ln55_12_reg_1425_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_12_reg_1425[11]_i_2_n_0 ,\add_ln55_12_reg_1425[11]_i_3_n_0 ,\add_ln55_12_reg_1425[11]_i_4_n_0 ,\add_ln55_12_reg_1425[11]_i_5_n_0 }),
        .O(add_ln55_12_fu_942_p2[11:8]),
        .S({\add_ln55_12_reg_1425[11]_i_6_n_0 ,\add_ln55_12_reg_1425[11]_i_7_n_0 ,\add_ln55_12_reg_1425[11]_i_8_n_0 ,\add_ln55_12_reg_1425[11]_i_9_n_0 }));
  FDRE \add_ln55_12_reg_1425_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[12]),
        .Q(add_ln55_12_reg_1425[12]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[13]),
        .Q(add_ln55_12_reg_1425[13]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[14]),
        .Q(add_ln55_12_reg_1425[14]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[15]),
        .Q(add_ln55_12_reg_1425[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_12_reg_1425_reg[15]_i_1 
       (.CI(\add_ln55_12_reg_1425_reg[11]_i_1_n_0 ),
        .CO({\add_ln55_12_reg_1425_reg[15]_i_1_n_0 ,\add_ln55_12_reg_1425_reg[15]_i_1_n_1 ,\add_ln55_12_reg_1425_reg[15]_i_1_n_2 ,\add_ln55_12_reg_1425_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_12_reg_1425[15]_i_2_n_0 ,\add_ln55_12_reg_1425[15]_i_3_n_0 ,\add_ln55_12_reg_1425[15]_i_4_n_0 ,\add_ln55_12_reg_1425[15]_i_5_n_0 }),
        .O(add_ln55_12_fu_942_p2[15:12]),
        .S({\add_ln55_12_reg_1425[15]_i_6_n_0 ,\add_ln55_12_reg_1425[15]_i_7_n_0 ,\add_ln55_12_reg_1425[15]_i_8_n_0 ,\add_ln55_12_reg_1425[15]_i_9_n_0 }));
  FDRE \add_ln55_12_reg_1425_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[16]),
        .Q(add_ln55_12_reg_1425[16]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[17]),
        .Q(add_ln55_12_reg_1425[17]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[18]),
        .Q(add_ln55_12_reg_1425[18]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[19]),
        .Q(add_ln55_12_reg_1425[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_12_reg_1425_reg[19]_i_1 
       (.CI(\add_ln55_12_reg_1425_reg[15]_i_1_n_0 ),
        .CO({\add_ln55_12_reg_1425_reg[19]_i_1_n_0 ,\add_ln55_12_reg_1425_reg[19]_i_1_n_1 ,\add_ln55_12_reg_1425_reg[19]_i_1_n_2 ,\add_ln55_12_reg_1425_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_12_reg_1425[19]_i_2_n_0 ,\add_ln55_12_reg_1425[19]_i_3_n_0 ,\add_ln55_12_reg_1425[19]_i_4_n_0 ,\add_ln55_12_reg_1425[19]_i_5_n_0 }),
        .O(add_ln55_12_fu_942_p2[19:16]),
        .S({\add_ln55_12_reg_1425[19]_i_6_n_0 ,\add_ln55_12_reg_1425[19]_i_7_n_0 ,\add_ln55_12_reg_1425[19]_i_8_n_0 ,\add_ln55_12_reg_1425[19]_i_9_n_0 }));
  FDRE \add_ln55_12_reg_1425_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[1]),
        .Q(add_ln55_12_reg_1425[1]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[20]),
        .Q(add_ln55_12_reg_1425[20]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[21]),
        .Q(add_ln55_12_reg_1425[21]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[22]),
        .Q(add_ln55_12_reg_1425[22]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[23]),
        .Q(add_ln55_12_reg_1425[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_12_reg_1425_reg[23]_i_1 
       (.CI(\add_ln55_12_reg_1425_reg[19]_i_1_n_0 ),
        .CO({\add_ln55_12_reg_1425_reg[23]_i_1_n_0 ,\add_ln55_12_reg_1425_reg[23]_i_1_n_1 ,\add_ln55_12_reg_1425_reg[23]_i_1_n_2 ,\add_ln55_12_reg_1425_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_12_reg_1425[23]_i_2_n_0 ,\add_ln55_12_reg_1425[23]_i_3_n_0 ,\add_ln55_12_reg_1425[23]_i_4_n_0 ,\add_ln55_12_reg_1425[23]_i_5_n_0 }),
        .O(add_ln55_12_fu_942_p2[23:20]),
        .S({\add_ln55_12_reg_1425[23]_i_6_n_0 ,\add_ln55_12_reg_1425[23]_i_7_n_0 ,\add_ln55_12_reg_1425[23]_i_8_n_0 ,\add_ln55_12_reg_1425[23]_i_9_n_0 }));
  FDRE \add_ln55_12_reg_1425_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[24]),
        .Q(add_ln55_12_reg_1425[24]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[25]),
        .Q(add_ln55_12_reg_1425[25]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[26]),
        .Q(add_ln55_12_reg_1425[26]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[27]),
        .Q(add_ln55_12_reg_1425[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_12_reg_1425_reg[27]_i_1 
       (.CI(\add_ln55_12_reg_1425_reg[23]_i_1_n_0 ),
        .CO({\add_ln55_12_reg_1425_reg[27]_i_1_n_0 ,\add_ln55_12_reg_1425_reg[27]_i_1_n_1 ,\add_ln55_12_reg_1425_reg[27]_i_1_n_2 ,\add_ln55_12_reg_1425_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_12_reg_1425[27]_i_2_n_0 ,\add_ln55_12_reg_1425[27]_i_3_n_0 ,\add_ln55_12_reg_1425[27]_i_4_n_0 ,\add_ln55_12_reg_1425[27]_i_5_n_0 }),
        .O(add_ln55_12_fu_942_p2[27:24]),
        .S({\add_ln55_12_reg_1425[27]_i_6_n_0 ,\add_ln55_12_reg_1425[27]_i_7_n_0 ,\add_ln55_12_reg_1425[27]_i_8_n_0 ,\add_ln55_12_reg_1425[27]_i_9_n_0 }));
  FDRE \add_ln55_12_reg_1425_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[28]),
        .Q(add_ln55_12_reg_1425[28]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[29]),
        .Q(add_ln55_12_reg_1425[29]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[2]),
        .Q(add_ln55_12_reg_1425[2]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[30]),
        .Q(add_ln55_12_reg_1425[30]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[31]),
        .Q(add_ln55_12_reg_1425[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_12_reg_1425_reg[31]_i_1 
       (.CI(\add_ln55_12_reg_1425_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln55_12_reg_1425_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln55_12_reg_1425_reg[31]_i_1_n_1 ,\add_ln55_12_reg_1425_reg[31]_i_1_n_2 ,\add_ln55_12_reg_1425_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln55_12_reg_1425[31]_i_2_n_0 ,\add_ln55_12_reg_1425[31]_i_3_n_0 ,\add_ln55_12_reg_1425[31]_i_4_n_0 }),
        .O(add_ln55_12_fu_942_p2[31:28]),
        .S({\add_ln55_12_reg_1425[31]_i_5_n_0 ,\add_ln55_12_reg_1425[31]_i_6_n_0 ,\add_ln55_12_reg_1425[31]_i_7_n_0 ,\add_ln55_12_reg_1425[31]_i_8_n_0 }));
  FDRE \add_ln55_12_reg_1425_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[3]),
        .Q(add_ln55_12_reg_1425[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_12_reg_1425_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_12_reg_1425_reg[3]_i_1_n_0 ,\add_ln55_12_reg_1425_reg[3]_i_1_n_1 ,\add_ln55_12_reg_1425_reg[3]_i_1_n_2 ,\add_ln55_12_reg_1425_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_12_reg_1425[3]_i_2_n_0 ,\add_ln55_12_reg_1425[3]_i_3_n_0 ,\add_ln55_12_reg_1425[3]_i_4_n_0 ,mul_ln55_13_reg_1395[0]}),
        .O(add_ln55_12_fu_942_p2[3:0]),
        .S({\add_ln55_12_reg_1425[3]_i_5_n_0 ,\add_ln55_12_reg_1425[3]_i_6_n_0 ,\add_ln55_12_reg_1425[3]_i_7_n_0 ,\add_ln55_12_reg_1425[3]_i_8_n_0 }));
  FDRE \add_ln55_12_reg_1425_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[4]),
        .Q(add_ln55_12_reg_1425[4]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[5]),
        .Q(add_ln55_12_reg_1425[5]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[6]),
        .Q(add_ln55_12_reg_1425[6]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[7]),
        .Q(add_ln55_12_reg_1425[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_12_reg_1425_reg[7]_i_1 
       (.CI(\add_ln55_12_reg_1425_reg[3]_i_1_n_0 ),
        .CO({\add_ln55_12_reg_1425_reg[7]_i_1_n_0 ,\add_ln55_12_reg_1425_reg[7]_i_1_n_1 ,\add_ln55_12_reg_1425_reg[7]_i_1_n_2 ,\add_ln55_12_reg_1425_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_12_reg_1425[7]_i_2_n_0 ,\add_ln55_12_reg_1425[7]_i_3_n_0 ,\add_ln55_12_reg_1425[7]_i_4_n_0 ,\add_ln55_12_reg_1425[7]_i_5_n_0 }),
        .O(add_ln55_12_fu_942_p2[7:4]),
        .S({\add_ln55_12_reg_1425[7]_i_6_n_0 ,\add_ln55_12_reg_1425[7]_i_7_n_0 ,\add_ln55_12_reg_1425[7]_i_8_n_0 ,\add_ln55_12_reg_1425[7]_i_9_n_0 }));
  FDRE \add_ln55_12_reg_1425_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[8]),
        .Q(add_ln55_12_reg_1425[8]),
        .R(1'b0));
  FDRE \add_ln55_12_reg_1425_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_12_fu_942_p2[9]),
        .Q(add_ln55_12_reg_1425[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[11]_i_2 
       (.I0(add_ln55_7_reg_1415[10]),
        .I1(add_ln55_8_reg_1420[10]),
        .I2(add_ln55_12_reg_1425[10]),
        .O(\add_ln55_13_reg_1430[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[11]_i_3 
       (.I0(add_ln55_7_reg_1415[9]),
        .I1(add_ln55_8_reg_1420[9]),
        .I2(add_ln55_12_reg_1425[9]),
        .O(\add_ln55_13_reg_1430[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[11]_i_4 
       (.I0(add_ln55_7_reg_1415[8]),
        .I1(add_ln55_8_reg_1420[8]),
        .I2(add_ln55_12_reg_1425[8]),
        .O(\add_ln55_13_reg_1430[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[11]_i_5 
       (.I0(add_ln55_7_reg_1415[7]),
        .I1(add_ln55_8_reg_1420[7]),
        .I2(add_ln55_12_reg_1425[7]),
        .O(\add_ln55_13_reg_1430[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[11]_i_6 
       (.I0(add_ln55_7_reg_1415[11]),
        .I1(add_ln55_8_reg_1420[11]),
        .I2(add_ln55_12_reg_1425[11]),
        .I3(\add_ln55_13_reg_1430[11]_i_2_n_0 ),
        .O(\add_ln55_13_reg_1430[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[11]_i_7 
       (.I0(add_ln55_7_reg_1415[10]),
        .I1(add_ln55_8_reg_1420[10]),
        .I2(add_ln55_12_reg_1425[10]),
        .I3(\add_ln55_13_reg_1430[11]_i_3_n_0 ),
        .O(\add_ln55_13_reg_1430[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[11]_i_8 
       (.I0(add_ln55_7_reg_1415[9]),
        .I1(add_ln55_8_reg_1420[9]),
        .I2(add_ln55_12_reg_1425[9]),
        .I3(\add_ln55_13_reg_1430[11]_i_4_n_0 ),
        .O(\add_ln55_13_reg_1430[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[11]_i_9 
       (.I0(add_ln55_7_reg_1415[8]),
        .I1(add_ln55_8_reg_1420[8]),
        .I2(add_ln55_12_reg_1425[8]),
        .I3(\add_ln55_13_reg_1430[11]_i_5_n_0 ),
        .O(\add_ln55_13_reg_1430[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[15]_i_2 
       (.I0(add_ln55_7_reg_1415[14]),
        .I1(add_ln55_8_reg_1420[14]),
        .I2(add_ln55_12_reg_1425[14]),
        .O(\add_ln55_13_reg_1430[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[15]_i_3 
       (.I0(add_ln55_7_reg_1415[13]),
        .I1(add_ln55_8_reg_1420[13]),
        .I2(add_ln55_12_reg_1425[13]),
        .O(\add_ln55_13_reg_1430[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[15]_i_4 
       (.I0(add_ln55_7_reg_1415[12]),
        .I1(add_ln55_8_reg_1420[12]),
        .I2(add_ln55_12_reg_1425[12]),
        .O(\add_ln55_13_reg_1430[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[15]_i_5 
       (.I0(add_ln55_7_reg_1415[11]),
        .I1(add_ln55_8_reg_1420[11]),
        .I2(add_ln55_12_reg_1425[11]),
        .O(\add_ln55_13_reg_1430[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[15]_i_6 
       (.I0(add_ln55_7_reg_1415[15]),
        .I1(add_ln55_8_reg_1420[15]),
        .I2(add_ln55_12_reg_1425[15]),
        .I3(\add_ln55_13_reg_1430[15]_i_2_n_0 ),
        .O(\add_ln55_13_reg_1430[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[15]_i_7 
       (.I0(add_ln55_7_reg_1415[14]),
        .I1(add_ln55_8_reg_1420[14]),
        .I2(add_ln55_12_reg_1425[14]),
        .I3(\add_ln55_13_reg_1430[15]_i_3_n_0 ),
        .O(\add_ln55_13_reg_1430[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[15]_i_8 
       (.I0(add_ln55_7_reg_1415[13]),
        .I1(add_ln55_8_reg_1420[13]),
        .I2(add_ln55_12_reg_1425[13]),
        .I3(\add_ln55_13_reg_1430[15]_i_4_n_0 ),
        .O(\add_ln55_13_reg_1430[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[15]_i_9 
       (.I0(add_ln55_7_reg_1415[12]),
        .I1(add_ln55_8_reg_1420[12]),
        .I2(add_ln55_12_reg_1425[12]),
        .I3(\add_ln55_13_reg_1430[15]_i_5_n_0 ),
        .O(\add_ln55_13_reg_1430[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[19]_i_2 
       (.I0(add_ln55_7_reg_1415[18]),
        .I1(add_ln55_8_reg_1420[18]),
        .I2(add_ln55_12_reg_1425[18]),
        .O(\add_ln55_13_reg_1430[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[19]_i_3 
       (.I0(add_ln55_7_reg_1415[17]),
        .I1(add_ln55_8_reg_1420[17]),
        .I2(add_ln55_12_reg_1425[17]),
        .O(\add_ln55_13_reg_1430[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[19]_i_4 
       (.I0(add_ln55_7_reg_1415[16]),
        .I1(add_ln55_8_reg_1420[16]),
        .I2(add_ln55_12_reg_1425[16]),
        .O(\add_ln55_13_reg_1430[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[19]_i_5 
       (.I0(add_ln55_7_reg_1415[15]),
        .I1(add_ln55_8_reg_1420[15]),
        .I2(add_ln55_12_reg_1425[15]),
        .O(\add_ln55_13_reg_1430[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[19]_i_6 
       (.I0(add_ln55_7_reg_1415[19]),
        .I1(add_ln55_8_reg_1420[19]),
        .I2(add_ln55_12_reg_1425[19]),
        .I3(\add_ln55_13_reg_1430[19]_i_2_n_0 ),
        .O(\add_ln55_13_reg_1430[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[19]_i_7 
       (.I0(add_ln55_7_reg_1415[18]),
        .I1(add_ln55_8_reg_1420[18]),
        .I2(add_ln55_12_reg_1425[18]),
        .I3(\add_ln55_13_reg_1430[19]_i_3_n_0 ),
        .O(\add_ln55_13_reg_1430[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[19]_i_8 
       (.I0(add_ln55_7_reg_1415[17]),
        .I1(add_ln55_8_reg_1420[17]),
        .I2(add_ln55_12_reg_1425[17]),
        .I3(\add_ln55_13_reg_1430[19]_i_4_n_0 ),
        .O(\add_ln55_13_reg_1430[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[19]_i_9 
       (.I0(add_ln55_7_reg_1415[16]),
        .I1(add_ln55_8_reg_1420[16]),
        .I2(add_ln55_12_reg_1425[16]),
        .I3(\add_ln55_13_reg_1430[19]_i_5_n_0 ),
        .O(\add_ln55_13_reg_1430[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[23]_i_2 
       (.I0(add_ln55_7_reg_1415[22]),
        .I1(add_ln55_8_reg_1420[22]),
        .I2(add_ln55_12_reg_1425[22]),
        .O(\add_ln55_13_reg_1430[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[23]_i_3 
       (.I0(add_ln55_7_reg_1415[21]),
        .I1(add_ln55_8_reg_1420[21]),
        .I2(add_ln55_12_reg_1425[21]),
        .O(\add_ln55_13_reg_1430[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[23]_i_4 
       (.I0(add_ln55_7_reg_1415[20]),
        .I1(add_ln55_8_reg_1420[20]),
        .I2(add_ln55_12_reg_1425[20]),
        .O(\add_ln55_13_reg_1430[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[23]_i_5 
       (.I0(add_ln55_7_reg_1415[19]),
        .I1(add_ln55_8_reg_1420[19]),
        .I2(add_ln55_12_reg_1425[19]),
        .O(\add_ln55_13_reg_1430[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[23]_i_6 
       (.I0(add_ln55_7_reg_1415[23]),
        .I1(add_ln55_8_reg_1420[23]),
        .I2(add_ln55_12_reg_1425[23]),
        .I3(\add_ln55_13_reg_1430[23]_i_2_n_0 ),
        .O(\add_ln55_13_reg_1430[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[23]_i_7 
       (.I0(add_ln55_7_reg_1415[22]),
        .I1(add_ln55_8_reg_1420[22]),
        .I2(add_ln55_12_reg_1425[22]),
        .I3(\add_ln55_13_reg_1430[23]_i_3_n_0 ),
        .O(\add_ln55_13_reg_1430[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[23]_i_8 
       (.I0(add_ln55_7_reg_1415[21]),
        .I1(add_ln55_8_reg_1420[21]),
        .I2(add_ln55_12_reg_1425[21]),
        .I3(\add_ln55_13_reg_1430[23]_i_4_n_0 ),
        .O(\add_ln55_13_reg_1430[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[23]_i_9 
       (.I0(add_ln55_7_reg_1415[20]),
        .I1(add_ln55_8_reg_1420[20]),
        .I2(add_ln55_12_reg_1425[20]),
        .I3(\add_ln55_13_reg_1430[23]_i_5_n_0 ),
        .O(\add_ln55_13_reg_1430[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[27]_i_2 
       (.I0(add_ln55_7_reg_1415[26]),
        .I1(add_ln55_8_reg_1420[26]),
        .I2(add_ln55_12_reg_1425[26]),
        .O(\add_ln55_13_reg_1430[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[27]_i_3 
       (.I0(add_ln55_7_reg_1415[25]),
        .I1(add_ln55_8_reg_1420[25]),
        .I2(add_ln55_12_reg_1425[25]),
        .O(\add_ln55_13_reg_1430[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[27]_i_4 
       (.I0(add_ln55_7_reg_1415[24]),
        .I1(add_ln55_8_reg_1420[24]),
        .I2(add_ln55_12_reg_1425[24]),
        .O(\add_ln55_13_reg_1430[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[27]_i_5 
       (.I0(add_ln55_7_reg_1415[23]),
        .I1(add_ln55_8_reg_1420[23]),
        .I2(add_ln55_12_reg_1425[23]),
        .O(\add_ln55_13_reg_1430[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[27]_i_6 
       (.I0(add_ln55_7_reg_1415[27]),
        .I1(add_ln55_8_reg_1420[27]),
        .I2(add_ln55_12_reg_1425[27]),
        .I3(\add_ln55_13_reg_1430[27]_i_2_n_0 ),
        .O(\add_ln55_13_reg_1430[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[27]_i_7 
       (.I0(add_ln55_7_reg_1415[26]),
        .I1(add_ln55_8_reg_1420[26]),
        .I2(add_ln55_12_reg_1425[26]),
        .I3(\add_ln55_13_reg_1430[27]_i_3_n_0 ),
        .O(\add_ln55_13_reg_1430[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[27]_i_8 
       (.I0(add_ln55_7_reg_1415[25]),
        .I1(add_ln55_8_reg_1420[25]),
        .I2(add_ln55_12_reg_1425[25]),
        .I3(\add_ln55_13_reg_1430[27]_i_4_n_0 ),
        .O(\add_ln55_13_reg_1430[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[27]_i_9 
       (.I0(add_ln55_7_reg_1415[24]),
        .I1(add_ln55_8_reg_1420[24]),
        .I2(add_ln55_12_reg_1425[24]),
        .I3(\add_ln55_13_reg_1430[27]_i_5_n_0 ),
        .O(\add_ln55_13_reg_1430[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[31]_i_2 
       (.I0(add_ln55_7_reg_1415[29]),
        .I1(add_ln55_8_reg_1420[29]),
        .I2(add_ln55_12_reg_1425[29]),
        .O(\add_ln55_13_reg_1430[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[31]_i_3 
       (.I0(add_ln55_7_reg_1415[28]),
        .I1(add_ln55_8_reg_1420[28]),
        .I2(add_ln55_12_reg_1425[28]),
        .O(\add_ln55_13_reg_1430[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[31]_i_4 
       (.I0(add_ln55_7_reg_1415[27]),
        .I1(add_ln55_8_reg_1420[27]),
        .I2(add_ln55_12_reg_1425[27]),
        .O(\add_ln55_13_reg_1430[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln55_13_reg_1430[31]_i_5 
       (.I0(add_ln55_12_reg_1425[30]),
        .I1(add_ln55_8_reg_1420[30]),
        .I2(add_ln55_7_reg_1415[30]),
        .I3(add_ln55_8_reg_1420[31]),
        .I4(add_ln55_7_reg_1415[31]),
        .I5(add_ln55_12_reg_1425[31]),
        .O(\add_ln55_13_reg_1430[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[31]_i_6 
       (.I0(\add_ln55_13_reg_1430[31]_i_2_n_0 ),
        .I1(add_ln55_8_reg_1420[30]),
        .I2(add_ln55_7_reg_1415[30]),
        .I3(add_ln55_12_reg_1425[30]),
        .O(\add_ln55_13_reg_1430[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[31]_i_7 
       (.I0(add_ln55_7_reg_1415[29]),
        .I1(add_ln55_8_reg_1420[29]),
        .I2(add_ln55_12_reg_1425[29]),
        .I3(\add_ln55_13_reg_1430[31]_i_3_n_0 ),
        .O(\add_ln55_13_reg_1430[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[31]_i_8 
       (.I0(add_ln55_7_reg_1415[28]),
        .I1(add_ln55_8_reg_1420[28]),
        .I2(add_ln55_12_reg_1425[28]),
        .I3(\add_ln55_13_reg_1430[31]_i_4_n_0 ),
        .O(\add_ln55_13_reg_1430[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[3]_i_2 
       (.I0(add_ln55_7_reg_1415[2]),
        .I1(add_ln55_8_reg_1420[2]),
        .I2(add_ln55_12_reg_1425[2]),
        .O(\add_ln55_13_reg_1430[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[3]_i_3 
       (.I0(add_ln55_7_reg_1415[1]),
        .I1(add_ln55_8_reg_1420[1]),
        .I2(add_ln55_12_reg_1425[1]),
        .O(\add_ln55_13_reg_1430[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[3]_i_4 
       (.I0(add_ln55_7_reg_1415[0]),
        .I1(add_ln55_8_reg_1420[0]),
        .I2(add_ln55_12_reg_1425[0]),
        .O(\add_ln55_13_reg_1430[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[3]_i_5 
       (.I0(add_ln55_7_reg_1415[3]),
        .I1(add_ln55_8_reg_1420[3]),
        .I2(add_ln55_12_reg_1425[3]),
        .I3(\add_ln55_13_reg_1430[3]_i_2_n_0 ),
        .O(\add_ln55_13_reg_1430[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[3]_i_6 
       (.I0(add_ln55_7_reg_1415[2]),
        .I1(add_ln55_8_reg_1420[2]),
        .I2(add_ln55_12_reg_1425[2]),
        .I3(\add_ln55_13_reg_1430[3]_i_3_n_0 ),
        .O(\add_ln55_13_reg_1430[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[3]_i_7 
       (.I0(add_ln55_7_reg_1415[1]),
        .I1(add_ln55_8_reg_1420[1]),
        .I2(add_ln55_12_reg_1425[1]),
        .I3(\add_ln55_13_reg_1430[3]_i_4_n_0 ),
        .O(\add_ln55_13_reg_1430[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_13_reg_1430[3]_i_8 
       (.I0(add_ln55_7_reg_1415[0]),
        .I1(add_ln55_8_reg_1420[0]),
        .I2(add_ln55_12_reg_1425[0]),
        .O(\add_ln55_13_reg_1430[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[7]_i_2 
       (.I0(add_ln55_7_reg_1415[6]),
        .I1(add_ln55_8_reg_1420[6]),
        .I2(add_ln55_12_reg_1425[6]),
        .O(\add_ln55_13_reg_1430[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[7]_i_3 
       (.I0(add_ln55_7_reg_1415[5]),
        .I1(add_ln55_8_reg_1420[5]),
        .I2(add_ln55_12_reg_1425[5]),
        .O(\add_ln55_13_reg_1430[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[7]_i_4 
       (.I0(add_ln55_7_reg_1415[4]),
        .I1(add_ln55_8_reg_1420[4]),
        .I2(add_ln55_12_reg_1425[4]),
        .O(\add_ln55_13_reg_1430[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_13_reg_1430[7]_i_5 
       (.I0(add_ln55_7_reg_1415[3]),
        .I1(add_ln55_8_reg_1420[3]),
        .I2(add_ln55_12_reg_1425[3]),
        .O(\add_ln55_13_reg_1430[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[7]_i_6 
       (.I0(add_ln55_7_reg_1415[7]),
        .I1(add_ln55_8_reg_1420[7]),
        .I2(add_ln55_12_reg_1425[7]),
        .I3(\add_ln55_13_reg_1430[7]_i_2_n_0 ),
        .O(\add_ln55_13_reg_1430[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[7]_i_7 
       (.I0(add_ln55_7_reg_1415[6]),
        .I1(add_ln55_8_reg_1420[6]),
        .I2(add_ln55_12_reg_1425[6]),
        .I3(\add_ln55_13_reg_1430[7]_i_3_n_0 ),
        .O(\add_ln55_13_reg_1430[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[7]_i_8 
       (.I0(add_ln55_7_reg_1415[5]),
        .I1(add_ln55_8_reg_1420[5]),
        .I2(add_ln55_12_reg_1425[5]),
        .I3(\add_ln55_13_reg_1430[7]_i_4_n_0 ),
        .O(\add_ln55_13_reg_1430[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_13_reg_1430[7]_i_9 
       (.I0(add_ln55_7_reg_1415[4]),
        .I1(add_ln55_8_reg_1420[4]),
        .I2(add_ln55_12_reg_1425[4]),
        .I3(\add_ln55_13_reg_1430[7]_i_5_n_0 ),
        .O(\add_ln55_13_reg_1430[7]_i_9_n_0 ));
  FDRE \add_ln55_13_reg_1430_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[0]),
        .Q(add_ln55_13_reg_1430[0]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[10]),
        .Q(add_ln55_13_reg_1430[10]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[11]),
        .Q(add_ln55_13_reg_1430[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_13_reg_1430_reg[11]_i_1 
       (.CI(\add_ln55_13_reg_1430_reg[7]_i_1_n_0 ),
        .CO({\add_ln55_13_reg_1430_reg[11]_i_1_n_0 ,\add_ln55_13_reg_1430_reg[11]_i_1_n_1 ,\add_ln55_13_reg_1430_reg[11]_i_1_n_2 ,\add_ln55_13_reg_1430_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_13_reg_1430[11]_i_2_n_0 ,\add_ln55_13_reg_1430[11]_i_3_n_0 ,\add_ln55_13_reg_1430[11]_i_4_n_0 ,\add_ln55_13_reg_1430[11]_i_5_n_0 }),
        .O(add_ln55_13_fu_952_p2[11:8]),
        .S({\add_ln55_13_reg_1430[11]_i_6_n_0 ,\add_ln55_13_reg_1430[11]_i_7_n_0 ,\add_ln55_13_reg_1430[11]_i_8_n_0 ,\add_ln55_13_reg_1430[11]_i_9_n_0 }));
  FDRE \add_ln55_13_reg_1430_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[12]),
        .Q(add_ln55_13_reg_1430[12]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[13]),
        .Q(add_ln55_13_reg_1430[13]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[14]),
        .Q(add_ln55_13_reg_1430[14]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[15]),
        .Q(add_ln55_13_reg_1430[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_13_reg_1430_reg[15]_i_1 
       (.CI(\add_ln55_13_reg_1430_reg[11]_i_1_n_0 ),
        .CO({\add_ln55_13_reg_1430_reg[15]_i_1_n_0 ,\add_ln55_13_reg_1430_reg[15]_i_1_n_1 ,\add_ln55_13_reg_1430_reg[15]_i_1_n_2 ,\add_ln55_13_reg_1430_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_13_reg_1430[15]_i_2_n_0 ,\add_ln55_13_reg_1430[15]_i_3_n_0 ,\add_ln55_13_reg_1430[15]_i_4_n_0 ,\add_ln55_13_reg_1430[15]_i_5_n_0 }),
        .O(add_ln55_13_fu_952_p2[15:12]),
        .S({\add_ln55_13_reg_1430[15]_i_6_n_0 ,\add_ln55_13_reg_1430[15]_i_7_n_0 ,\add_ln55_13_reg_1430[15]_i_8_n_0 ,\add_ln55_13_reg_1430[15]_i_9_n_0 }));
  FDRE \add_ln55_13_reg_1430_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[16]),
        .Q(add_ln55_13_reg_1430[16]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[17]),
        .Q(add_ln55_13_reg_1430[17]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[18]),
        .Q(add_ln55_13_reg_1430[18]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[19]),
        .Q(add_ln55_13_reg_1430[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_13_reg_1430_reg[19]_i_1 
       (.CI(\add_ln55_13_reg_1430_reg[15]_i_1_n_0 ),
        .CO({\add_ln55_13_reg_1430_reg[19]_i_1_n_0 ,\add_ln55_13_reg_1430_reg[19]_i_1_n_1 ,\add_ln55_13_reg_1430_reg[19]_i_1_n_2 ,\add_ln55_13_reg_1430_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_13_reg_1430[19]_i_2_n_0 ,\add_ln55_13_reg_1430[19]_i_3_n_0 ,\add_ln55_13_reg_1430[19]_i_4_n_0 ,\add_ln55_13_reg_1430[19]_i_5_n_0 }),
        .O(add_ln55_13_fu_952_p2[19:16]),
        .S({\add_ln55_13_reg_1430[19]_i_6_n_0 ,\add_ln55_13_reg_1430[19]_i_7_n_0 ,\add_ln55_13_reg_1430[19]_i_8_n_0 ,\add_ln55_13_reg_1430[19]_i_9_n_0 }));
  FDRE \add_ln55_13_reg_1430_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[1]),
        .Q(add_ln55_13_reg_1430[1]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[20]),
        .Q(add_ln55_13_reg_1430[20]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[21]),
        .Q(add_ln55_13_reg_1430[21]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[22]),
        .Q(add_ln55_13_reg_1430[22]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[23]),
        .Q(add_ln55_13_reg_1430[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_13_reg_1430_reg[23]_i_1 
       (.CI(\add_ln55_13_reg_1430_reg[19]_i_1_n_0 ),
        .CO({\add_ln55_13_reg_1430_reg[23]_i_1_n_0 ,\add_ln55_13_reg_1430_reg[23]_i_1_n_1 ,\add_ln55_13_reg_1430_reg[23]_i_1_n_2 ,\add_ln55_13_reg_1430_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_13_reg_1430[23]_i_2_n_0 ,\add_ln55_13_reg_1430[23]_i_3_n_0 ,\add_ln55_13_reg_1430[23]_i_4_n_0 ,\add_ln55_13_reg_1430[23]_i_5_n_0 }),
        .O(add_ln55_13_fu_952_p2[23:20]),
        .S({\add_ln55_13_reg_1430[23]_i_6_n_0 ,\add_ln55_13_reg_1430[23]_i_7_n_0 ,\add_ln55_13_reg_1430[23]_i_8_n_0 ,\add_ln55_13_reg_1430[23]_i_9_n_0 }));
  FDRE \add_ln55_13_reg_1430_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[24]),
        .Q(add_ln55_13_reg_1430[24]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[25]),
        .Q(add_ln55_13_reg_1430[25]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[26]),
        .Q(add_ln55_13_reg_1430[26]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[27]),
        .Q(add_ln55_13_reg_1430[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_13_reg_1430_reg[27]_i_1 
       (.CI(\add_ln55_13_reg_1430_reg[23]_i_1_n_0 ),
        .CO({\add_ln55_13_reg_1430_reg[27]_i_1_n_0 ,\add_ln55_13_reg_1430_reg[27]_i_1_n_1 ,\add_ln55_13_reg_1430_reg[27]_i_1_n_2 ,\add_ln55_13_reg_1430_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_13_reg_1430[27]_i_2_n_0 ,\add_ln55_13_reg_1430[27]_i_3_n_0 ,\add_ln55_13_reg_1430[27]_i_4_n_0 ,\add_ln55_13_reg_1430[27]_i_5_n_0 }),
        .O(add_ln55_13_fu_952_p2[27:24]),
        .S({\add_ln55_13_reg_1430[27]_i_6_n_0 ,\add_ln55_13_reg_1430[27]_i_7_n_0 ,\add_ln55_13_reg_1430[27]_i_8_n_0 ,\add_ln55_13_reg_1430[27]_i_9_n_0 }));
  FDRE \add_ln55_13_reg_1430_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[28]),
        .Q(add_ln55_13_reg_1430[28]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[29]),
        .Q(add_ln55_13_reg_1430[29]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[2]),
        .Q(add_ln55_13_reg_1430[2]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[30]),
        .Q(add_ln55_13_reg_1430[30]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[31]),
        .Q(add_ln55_13_reg_1430[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_13_reg_1430_reg[31]_i_1 
       (.CI(\add_ln55_13_reg_1430_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln55_13_reg_1430_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln55_13_reg_1430_reg[31]_i_1_n_1 ,\add_ln55_13_reg_1430_reg[31]_i_1_n_2 ,\add_ln55_13_reg_1430_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln55_13_reg_1430[31]_i_2_n_0 ,\add_ln55_13_reg_1430[31]_i_3_n_0 ,\add_ln55_13_reg_1430[31]_i_4_n_0 }),
        .O(add_ln55_13_fu_952_p2[31:28]),
        .S({\add_ln55_13_reg_1430[31]_i_5_n_0 ,\add_ln55_13_reg_1430[31]_i_6_n_0 ,\add_ln55_13_reg_1430[31]_i_7_n_0 ,\add_ln55_13_reg_1430[31]_i_8_n_0 }));
  FDRE \add_ln55_13_reg_1430_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[3]),
        .Q(add_ln55_13_reg_1430[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_13_reg_1430_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_13_reg_1430_reg[3]_i_1_n_0 ,\add_ln55_13_reg_1430_reg[3]_i_1_n_1 ,\add_ln55_13_reg_1430_reg[3]_i_1_n_2 ,\add_ln55_13_reg_1430_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_13_reg_1430[3]_i_2_n_0 ,\add_ln55_13_reg_1430[3]_i_3_n_0 ,\add_ln55_13_reg_1430[3]_i_4_n_0 ,1'b0}),
        .O(add_ln55_13_fu_952_p2[3:0]),
        .S({\add_ln55_13_reg_1430[3]_i_5_n_0 ,\add_ln55_13_reg_1430[3]_i_6_n_0 ,\add_ln55_13_reg_1430[3]_i_7_n_0 ,\add_ln55_13_reg_1430[3]_i_8_n_0 }));
  FDRE \add_ln55_13_reg_1430_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[4]),
        .Q(add_ln55_13_reg_1430[4]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[5]),
        .Q(add_ln55_13_reg_1430[5]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[6]),
        .Q(add_ln55_13_reg_1430[6]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[7]),
        .Q(add_ln55_13_reg_1430[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_13_reg_1430_reg[7]_i_1 
       (.CI(\add_ln55_13_reg_1430_reg[3]_i_1_n_0 ),
        .CO({\add_ln55_13_reg_1430_reg[7]_i_1_n_0 ,\add_ln55_13_reg_1430_reg[7]_i_1_n_1 ,\add_ln55_13_reg_1430_reg[7]_i_1_n_2 ,\add_ln55_13_reg_1430_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_13_reg_1430[7]_i_2_n_0 ,\add_ln55_13_reg_1430[7]_i_3_n_0 ,\add_ln55_13_reg_1430[7]_i_4_n_0 ,\add_ln55_13_reg_1430[7]_i_5_n_0 }),
        .O(add_ln55_13_fu_952_p2[7:4]),
        .S({\add_ln55_13_reg_1430[7]_i_6_n_0 ,\add_ln55_13_reg_1430[7]_i_7_n_0 ,\add_ln55_13_reg_1430[7]_i_8_n_0 ,\add_ln55_13_reg_1430[7]_i_9_n_0 }));
  FDRE \add_ln55_13_reg_1430_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[8]),
        .Q(add_ln55_13_reg_1430[8]),
        .R(1'b0));
  FDRE \add_ln55_13_reg_1430_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_13_fu_952_p2[9]),
        .Q(add_ln55_13_reg_1430[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[11]_i_10 
       (.I0(mul_ln55_reg_1330[10]),
        .I1(sum_reg_1325[10]),
        .I2(mul_ln55_2_reg_1340[10]),
        .O(\add_ln55_2_reg_1405[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[11]_i_11 
       (.I0(mul_ln55_reg_1330[9]),
        .I1(sum_reg_1325[9]),
        .I2(mul_ln55_2_reg_1340[9]),
        .O(\add_ln55_2_reg_1405[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[11]_i_12 
       (.I0(mul_ln55_reg_1330[8]),
        .I1(sum_reg_1325[8]),
        .I2(mul_ln55_2_reg_1340[8]),
        .O(\add_ln55_2_reg_1405[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[11]_i_13 
       (.I0(mul_ln55_reg_1330[7]),
        .I1(sum_reg_1325[7]),
        .I2(mul_ln55_2_reg_1340[7]),
        .O(\add_ln55_2_reg_1405[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[11]_i_2 
       (.I0(mul_ln55_1_reg_1335[10]),
        .I1(\add_ln55_2_reg_1405[11]_i_10_n_0 ),
        .I2(mul_ln55_reg_1330[9]),
        .I3(mul_ln55_2_reg_1340[9]),
        .I4(sum_reg_1325[9]),
        .O(\add_ln55_2_reg_1405[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[11]_i_3 
       (.I0(mul_ln55_1_reg_1335[9]),
        .I1(\add_ln55_2_reg_1405[11]_i_11_n_0 ),
        .I2(mul_ln55_reg_1330[8]),
        .I3(mul_ln55_2_reg_1340[8]),
        .I4(sum_reg_1325[8]),
        .O(\add_ln55_2_reg_1405[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[11]_i_4 
       (.I0(mul_ln55_1_reg_1335[8]),
        .I1(\add_ln55_2_reg_1405[11]_i_12_n_0 ),
        .I2(mul_ln55_reg_1330[7]),
        .I3(mul_ln55_2_reg_1340[7]),
        .I4(sum_reg_1325[7]),
        .O(\add_ln55_2_reg_1405[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[11]_i_5 
       (.I0(mul_ln55_1_reg_1335[7]),
        .I1(\add_ln55_2_reg_1405[11]_i_13_n_0 ),
        .I2(mul_ln55_reg_1330[6]),
        .I3(mul_ln55_2_reg_1340[6]),
        .I4(sum_reg_1325[6]),
        .O(\add_ln55_2_reg_1405[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[11]_i_6 
       (.I0(\add_ln55_2_reg_1405[11]_i_2_n_0 ),
        .I1(\add_ln55_2_reg_1405[15]_i_13_n_0 ),
        .I2(mul_ln55_1_reg_1335[11]),
        .I3(sum_reg_1325[10]),
        .I4(mul_ln55_2_reg_1340[10]),
        .I5(mul_ln55_reg_1330[10]),
        .O(\add_ln55_2_reg_1405[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[11]_i_7 
       (.I0(\add_ln55_2_reg_1405[11]_i_3_n_0 ),
        .I1(\add_ln55_2_reg_1405[11]_i_10_n_0 ),
        .I2(mul_ln55_1_reg_1335[10]),
        .I3(sum_reg_1325[9]),
        .I4(mul_ln55_2_reg_1340[9]),
        .I5(mul_ln55_reg_1330[9]),
        .O(\add_ln55_2_reg_1405[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[11]_i_8 
       (.I0(\add_ln55_2_reg_1405[11]_i_4_n_0 ),
        .I1(\add_ln55_2_reg_1405[11]_i_11_n_0 ),
        .I2(mul_ln55_1_reg_1335[9]),
        .I3(sum_reg_1325[8]),
        .I4(mul_ln55_2_reg_1340[8]),
        .I5(mul_ln55_reg_1330[8]),
        .O(\add_ln55_2_reg_1405[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[11]_i_9 
       (.I0(\add_ln55_2_reg_1405[11]_i_5_n_0 ),
        .I1(\add_ln55_2_reg_1405[11]_i_12_n_0 ),
        .I2(mul_ln55_1_reg_1335[8]),
        .I3(sum_reg_1325[7]),
        .I4(mul_ln55_2_reg_1340[7]),
        .I5(mul_ln55_reg_1330[7]),
        .O(\add_ln55_2_reg_1405[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[15]_i_10 
       (.I0(mul_ln55_reg_1330[14]),
        .I1(sum_reg_1325[14]),
        .I2(mul_ln55_2_reg_1340[14]),
        .O(\add_ln55_2_reg_1405[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[15]_i_11 
       (.I0(mul_ln55_reg_1330[13]),
        .I1(sum_reg_1325[13]),
        .I2(mul_ln55_2_reg_1340[13]),
        .O(\add_ln55_2_reg_1405[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[15]_i_12 
       (.I0(mul_ln55_reg_1330[12]),
        .I1(sum_reg_1325[12]),
        .I2(mul_ln55_2_reg_1340[12]),
        .O(\add_ln55_2_reg_1405[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[15]_i_13 
       (.I0(mul_ln55_reg_1330[11]),
        .I1(sum_reg_1325[11]),
        .I2(mul_ln55_2_reg_1340[11]),
        .O(\add_ln55_2_reg_1405[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[15]_i_2 
       (.I0(mul_ln55_1_reg_1335[14]),
        .I1(\add_ln55_2_reg_1405[15]_i_10_n_0 ),
        .I2(mul_ln55_reg_1330[13]),
        .I3(mul_ln55_2_reg_1340[13]),
        .I4(sum_reg_1325[13]),
        .O(\add_ln55_2_reg_1405[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[15]_i_3 
       (.I0(mul_ln55_1_reg_1335[13]),
        .I1(\add_ln55_2_reg_1405[15]_i_11_n_0 ),
        .I2(mul_ln55_reg_1330[12]),
        .I3(mul_ln55_2_reg_1340[12]),
        .I4(sum_reg_1325[12]),
        .O(\add_ln55_2_reg_1405[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[15]_i_4 
       (.I0(mul_ln55_1_reg_1335[12]),
        .I1(\add_ln55_2_reg_1405[15]_i_12_n_0 ),
        .I2(mul_ln55_reg_1330[11]),
        .I3(mul_ln55_2_reg_1340[11]),
        .I4(sum_reg_1325[11]),
        .O(\add_ln55_2_reg_1405[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[15]_i_5 
       (.I0(mul_ln55_1_reg_1335[11]),
        .I1(\add_ln55_2_reg_1405[15]_i_13_n_0 ),
        .I2(mul_ln55_reg_1330[10]),
        .I3(mul_ln55_2_reg_1340[10]),
        .I4(sum_reg_1325[10]),
        .O(\add_ln55_2_reg_1405[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[15]_i_6 
       (.I0(\add_ln55_2_reg_1405[15]_i_2_n_0 ),
        .I1(\add_ln55_2_reg_1405[19]_i_13_n_0 ),
        .I2(mul_ln55_1_reg_1335[15]),
        .I3(sum_reg_1325[14]),
        .I4(mul_ln55_2_reg_1340[14]),
        .I5(mul_ln55_reg_1330[14]),
        .O(\add_ln55_2_reg_1405[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[15]_i_7 
       (.I0(\add_ln55_2_reg_1405[15]_i_3_n_0 ),
        .I1(\add_ln55_2_reg_1405[15]_i_10_n_0 ),
        .I2(mul_ln55_1_reg_1335[14]),
        .I3(sum_reg_1325[13]),
        .I4(mul_ln55_2_reg_1340[13]),
        .I5(mul_ln55_reg_1330[13]),
        .O(\add_ln55_2_reg_1405[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[15]_i_8 
       (.I0(\add_ln55_2_reg_1405[15]_i_4_n_0 ),
        .I1(\add_ln55_2_reg_1405[15]_i_11_n_0 ),
        .I2(mul_ln55_1_reg_1335[13]),
        .I3(sum_reg_1325[12]),
        .I4(mul_ln55_2_reg_1340[12]),
        .I5(mul_ln55_reg_1330[12]),
        .O(\add_ln55_2_reg_1405[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[15]_i_9 
       (.I0(\add_ln55_2_reg_1405[15]_i_5_n_0 ),
        .I1(\add_ln55_2_reg_1405[15]_i_12_n_0 ),
        .I2(mul_ln55_1_reg_1335[12]),
        .I3(sum_reg_1325[11]),
        .I4(mul_ln55_2_reg_1340[11]),
        .I5(mul_ln55_reg_1330[11]),
        .O(\add_ln55_2_reg_1405[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[19]_i_10 
       (.I0(mul_ln55_reg_1330[18]),
        .I1(sum_reg_1325[18]),
        .I2(mul_ln55_2_reg_1340[18]),
        .O(\add_ln55_2_reg_1405[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[19]_i_11 
       (.I0(mul_ln55_reg_1330[17]),
        .I1(sum_reg_1325[17]),
        .I2(mul_ln55_2_reg_1340[17]),
        .O(\add_ln55_2_reg_1405[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[19]_i_12 
       (.I0(mul_ln55_reg_1330[16]),
        .I1(sum_reg_1325[16]),
        .I2(mul_ln55_2_reg_1340[16]),
        .O(\add_ln55_2_reg_1405[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[19]_i_13 
       (.I0(mul_ln55_reg_1330[15]),
        .I1(sum_reg_1325[15]),
        .I2(mul_ln55_2_reg_1340[15]),
        .O(\add_ln55_2_reg_1405[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[19]_i_2 
       (.I0(mul_ln55_1_reg_1335[18]),
        .I1(\add_ln55_2_reg_1405[19]_i_10_n_0 ),
        .I2(mul_ln55_reg_1330[17]),
        .I3(mul_ln55_2_reg_1340[17]),
        .I4(sum_reg_1325[17]),
        .O(\add_ln55_2_reg_1405[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[19]_i_3 
       (.I0(mul_ln55_1_reg_1335[17]),
        .I1(\add_ln55_2_reg_1405[19]_i_11_n_0 ),
        .I2(mul_ln55_reg_1330[16]),
        .I3(mul_ln55_2_reg_1340[16]),
        .I4(sum_reg_1325[16]),
        .O(\add_ln55_2_reg_1405[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[19]_i_4 
       (.I0(mul_ln55_1_reg_1335[16]),
        .I1(\add_ln55_2_reg_1405[19]_i_12_n_0 ),
        .I2(mul_ln55_reg_1330[15]),
        .I3(mul_ln55_2_reg_1340[15]),
        .I4(sum_reg_1325[15]),
        .O(\add_ln55_2_reg_1405[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[19]_i_5 
       (.I0(mul_ln55_1_reg_1335[15]),
        .I1(\add_ln55_2_reg_1405[19]_i_13_n_0 ),
        .I2(mul_ln55_reg_1330[14]),
        .I3(mul_ln55_2_reg_1340[14]),
        .I4(sum_reg_1325[14]),
        .O(\add_ln55_2_reg_1405[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[19]_i_6 
       (.I0(\add_ln55_2_reg_1405[19]_i_2_n_0 ),
        .I1(\add_ln55_2_reg_1405[23]_i_13_n_0 ),
        .I2(mul_ln55_1_reg_1335[19]),
        .I3(sum_reg_1325[18]),
        .I4(mul_ln55_2_reg_1340[18]),
        .I5(mul_ln55_reg_1330[18]),
        .O(\add_ln55_2_reg_1405[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[19]_i_7 
       (.I0(\add_ln55_2_reg_1405[19]_i_3_n_0 ),
        .I1(\add_ln55_2_reg_1405[19]_i_10_n_0 ),
        .I2(mul_ln55_1_reg_1335[18]),
        .I3(sum_reg_1325[17]),
        .I4(mul_ln55_2_reg_1340[17]),
        .I5(mul_ln55_reg_1330[17]),
        .O(\add_ln55_2_reg_1405[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[19]_i_8 
       (.I0(\add_ln55_2_reg_1405[19]_i_4_n_0 ),
        .I1(\add_ln55_2_reg_1405[19]_i_11_n_0 ),
        .I2(mul_ln55_1_reg_1335[17]),
        .I3(sum_reg_1325[16]),
        .I4(mul_ln55_2_reg_1340[16]),
        .I5(mul_ln55_reg_1330[16]),
        .O(\add_ln55_2_reg_1405[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[19]_i_9 
       (.I0(\add_ln55_2_reg_1405[19]_i_5_n_0 ),
        .I1(\add_ln55_2_reg_1405[19]_i_12_n_0 ),
        .I2(mul_ln55_1_reg_1335[16]),
        .I3(sum_reg_1325[15]),
        .I4(mul_ln55_2_reg_1340[15]),
        .I5(mul_ln55_reg_1330[15]),
        .O(\add_ln55_2_reg_1405[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[23]_i_10 
       (.I0(mul_ln55_reg_1330[22]),
        .I1(sum_reg_1325[22]),
        .I2(mul_ln55_2_reg_1340[22]),
        .O(\add_ln55_2_reg_1405[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[23]_i_11 
       (.I0(mul_ln55_reg_1330[21]),
        .I1(sum_reg_1325[21]),
        .I2(mul_ln55_2_reg_1340[21]),
        .O(\add_ln55_2_reg_1405[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[23]_i_12 
       (.I0(mul_ln55_reg_1330[20]),
        .I1(sum_reg_1325[20]),
        .I2(mul_ln55_2_reg_1340[20]),
        .O(\add_ln55_2_reg_1405[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[23]_i_13 
       (.I0(mul_ln55_reg_1330[19]),
        .I1(sum_reg_1325[19]),
        .I2(mul_ln55_2_reg_1340[19]),
        .O(\add_ln55_2_reg_1405[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[23]_i_2 
       (.I0(mul_ln55_1_reg_1335[22]),
        .I1(\add_ln55_2_reg_1405[23]_i_10_n_0 ),
        .I2(mul_ln55_reg_1330[21]),
        .I3(mul_ln55_2_reg_1340[21]),
        .I4(sum_reg_1325[21]),
        .O(\add_ln55_2_reg_1405[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[23]_i_3 
       (.I0(mul_ln55_1_reg_1335[21]),
        .I1(\add_ln55_2_reg_1405[23]_i_11_n_0 ),
        .I2(mul_ln55_reg_1330[20]),
        .I3(mul_ln55_2_reg_1340[20]),
        .I4(sum_reg_1325[20]),
        .O(\add_ln55_2_reg_1405[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[23]_i_4 
       (.I0(mul_ln55_1_reg_1335[20]),
        .I1(\add_ln55_2_reg_1405[23]_i_12_n_0 ),
        .I2(mul_ln55_reg_1330[19]),
        .I3(mul_ln55_2_reg_1340[19]),
        .I4(sum_reg_1325[19]),
        .O(\add_ln55_2_reg_1405[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[23]_i_5 
       (.I0(mul_ln55_1_reg_1335[19]),
        .I1(\add_ln55_2_reg_1405[23]_i_13_n_0 ),
        .I2(mul_ln55_reg_1330[18]),
        .I3(mul_ln55_2_reg_1340[18]),
        .I4(sum_reg_1325[18]),
        .O(\add_ln55_2_reg_1405[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[23]_i_6 
       (.I0(\add_ln55_2_reg_1405[23]_i_2_n_0 ),
        .I1(\add_ln55_2_reg_1405[27]_i_13_n_0 ),
        .I2(mul_ln55_1_reg_1335[23]),
        .I3(sum_reg_1325[22]),
        .I4(mul_ln55_2_reg_1340[22]),
        .I5(mul_ln55_reg_1330[22]),
        .O(\add_ln55_2_reg_1405[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[23]_i_7 
       (.I0(\add_ln55_2_reg_1405[23]_i_3_n_0 ),
        .I1(\add_ln55_2_reg_1405[23]_i_10_n_0 ),
        .I2(mul_ln55_1_reg_1335[22]),
        .I3(sum_reg_1325[21]),
        .I4(mul_ln55_2_reg_1340[21]),
        .I5(mul_ln55_reg_1330[21]),
        .O(\add_ln55_2_reg_1405[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[23]_i_8 
       (.I0(\add_ln55_2_reg_1405[23]_i_4_n_0 ),
        .I1(\add_ln55_2_reg_1405[23]_i_11_n_0 ),
        .I2(mul_ln55_1_reg_1335[21]),
        .I3(sum_reg_1325[20]),
        .I4(mul_ln55_2_reg_1340[20]),
        .I5(mul_ln55_reg_1330[20]),
        .O(\add_ln55_2_reg_1405[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[23]_i_9 
       (.I0(\add_ln55_2_reg_1405[23]_i_5_n_0 ),
        .I1(\add_ln55_2_reg_1405[23]_i_12_n_0 ),
        .I2(mul_ln55_1_reg_1335[20]),
        .I3(sum_reg_1325[19]),
        .I4(mul_ln55_2_reg_1340[19]),
        .I5(mul_ln55_reg_1330[19]),
        .O(\add_ln55_2_reg_1405[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[27]_i_10 
       (.I0(mul_ln55_reg_1330[26]),
        .I1(sum_reg_1325[26]),
        .I2(mul_ln55_2_reg_1340[26]),
        .O(\add_ln55_2_reg_1405[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[27]_i_11 
       (.I0(mul_ln55_reg_1330[25]),
        .I1(sum_reg_1325[25]),
        .I2(mul_ln55_2_reg_1340[25]),
        .O(\add_ln55_2_reg_1405[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[27]_i_12 
       (.I0(mul_ln55_reg_1330[24]),
        .I1(sum_reg_1325[24]),
        .I2(mul_ln55_2_reg_1340[24]),
        .O(\add_ln55_2_reg_1405[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[27]_i_13 
       (.I0(mul_ln55_reg_1330[23]),
        .I1(sum_reg_1325[23]),
        .I2(mul_ln55_2_reg_1340[23]),
        .O(\add_ln55_2_reg_1405[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[27]_i_2 
       (.I0(mul_ln55_1_reg_1335[26]),
        .I1(\add_ln55_2_reg_1405[27]_i_10_n_0 ),
        .I2(mul_ln55_reg_1330[25]),
        .I3(mul_ln55_2_reg_1340[25]),
        .I4(sum_reg_1325[25]),
        .O(\add_ln55_2_reg_1405[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[27]_i_3 
       (.I0(mul_ln55_1_reg_1335[25]),
        .I1(\add_ln55_2_reg_1405[27]_i_11_n_0 ),
        .I2(mul_ln55_reg_1330[24]),
        .I3(mul_ln55_2_reg_1340[24]),
        .I4(sum_reg_1325[24]),
        .O(\add_ln55_2_reg_1405[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[27]_i_4 
       (.I0(mul_ln55_1_reg_1335[24]),
        .I1(\add_ln55_2_reg_1405[27]_i_12_n_0 ),
        .I2(mul_ln55_reg_1330[23]),
        .I3(mul_ln55_2_reg_1340[23]),
        .I4(sum_reg_1325[23]),
        .O(\add_ln55_2_reg_1405[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[27]_i_5 
       (.I0(mul_ln55_1_reg_1335[23]),
        .I1(\add_ln55_2_reg_1405[27]_i_13_n_0 ),
        .I2(mul_ln55_reg_1330[22]),
        .I3(mul_ln55_2_reg_1340[22]),
        .I4(sum_reg_1325[22]),
        .O(\add_ln55_2_reg_1405[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[27]_i_6 
       (.I0(\add_ln55_2_reg_1405[27]_i_2_n_0 ),
        .I1(\add_ln55_2_reg_1405[31]_i_11_n_0 ),
        .I2(mul_ln55_1_reg_1335[27]),
        .I3(sum_reg_1325[26]),
        .I4(mul_ln55_2_reg_1340[26]),
        .I5(mul_ln55_reg_1330[26]),
        .O(\add_ln55_2_reg_1405[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[27]_i_7 
       (.I0(\add_ln55_2_reg_1405[27]_i_3_n_0 ),
        .I1(\add_ln55_2_reg_1405[27]_i_10_n_0 ),
        .I2(mul_ln55_1_reg_1335[26]),
        .I3(sum_reg_1325[25]),
        .I4(mul_ln55_2_reg_1340[25]),
        .I5(mul_ln55_reg_1330[25]),
        .O(\add_ln55_2_reg_1405[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[27]_i_8 
       (.I0(\add_ln55_2_reg_1405[27]_i_4_n_0 ),
        .I1(\add_ln55_2_reg_1405[27]_i_11_n_0 ),
        .I2(mul_ln55_1_reg_1335[25]),
        .I3(sum_reg_1325[24]),
        .I4(mul_ln55_2_reg_1340[24]),
        .I5(mul_ln55_reg_1330[24]),
        .O(\add_ln55_2_reg_1405[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[27]_i_9 
       (.I0(\add_ln55_2_reg_1405[27]_i_5_n_0 ),
        .I1(\add_ln55_2_reg_1405[27]_i_12_n_0 ),
        .I2(mul_ln55_1_reg_1335[24]),
        .I3(sum_reg_1325[23]),
        .I4(mul_ln55_2_reg_1340[23]),
        .I5(mul_ln55_reg_1330[23]),
        .O(\add_ln55_2_reg_1405[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[31]_i_10 
       (.I0(mul_ln55_reg_1330[28]),
        .I1(sum_reg_1325[28]),
        .I2(mul_ln55_2_reg_1340[28]),
        .O(\add_ln55_2_reg_1405[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[31]_i_11 
       (.I0(mul_ln55_reg_1330[27]),
        .I1(sum_reg_1325[27]),
        .I2(mul_ln55_2_reg_1340[27]),
        .O(\add_ln55_2_reg_1405[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_2_reg_1405[31]_i_12 
       (.I0(sum_reg_1325[29]),
        .I1(mul_ln55_2_reg_1340[29]),
        .I2(mul_ln55_reg_1330[29]),
        .O(\add_ln55_2_reg_1405[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_2_reg_1405[31]_i_13 
       (.I0(mul_ln55_2_reg_1340[31]),
        .I1(sum_reg_1325[31]),
        .I2(mul_ln55_reg_1330[31]),
        .I3(mul_ln55_1_reg_1335[31]),
        .O(\add_ln55_2_reg_1405[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[31]_i_14 
       (.I0(mul_ln55_reg_1330[30]),
        .I1(sum_reg_1325[30]),
        .I2(mul_ln55_2_reg_1340[30]),
        .O(\add_ln55_2_reg_1405[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[31]_i_2 
       (.I0(mul_ln55_1_reg_1335[29]),
        .I1(\add_ln55_2_reg_1405[31]_i_9_n_0 ),
        .I2(mul_ln55_reg_1330[28]),
        .I3(mul_ln55_2_reg_1340[28]),
        .I4(sum_reg_1325[28]),
        .O(\add_ln55_2_reg_1405[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[31]_i_3 
       (.I0(mul_ln55_1_reg_1335[28]),
        .I1(\add_ln55_2_reg_1405[31]_i_10_n_0 ),
        .I2(mul_ln55_reg_1330[27]),
        .I3(mul_ln55_2_reg_1340[27]),
        .I4(sum_reg_1325[27]),
        .O(\add_ln55_2_reg_1405[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[31]_i_4 
       (.I0(mul_ln55_1_reg_1335[27]),
        .I1(\add_ln55_2_reg_1405[31]_i_11_n_0 ),
        .I2(mul_ln55_reg_1330[26]),
        .I3(mul_ln55_2_reg_1340[26]),
        .I4(sum_reg_1325[26]),
        .O(\add_ln55_2_reg_1405[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln55_2_reg_1405[31]_i_5 
       (.I0(\add_ln55_2_reg_1405[31]_i_12_n_0 ),
        .I1(mul_ln55_1_reg_1335[30]),
        .I2(\add_ln55_2_reg_1405[31]_i_13_n_0 ),
        .I3(sum_reg_1325[30]),
        .I4(mul_ln55_2_reg_1340[30]),
        .I5(mul_ln55_reg_1330[30]),
        .O(\add_ln55_2_reg_1405[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[31]_i_6 
       (.I0(\add_ln55_2_reg_1405[31]_i_2_n_0 ),
        .I1(\add_ln55_2_reg_1405[31]_i_14_n_0 ),
        .I2(mul_ln55_1_reg_1335[30]),
        .I3(sum_reg_1325[29]),
        .I4(mul_ln55_2_reg_1340[29]),
        .I5(mul_ln55_reg_1330[29]),
        .O(\add_ln55_2_reg_1405[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[31]_i_7 
       (.I0(\add_ln55_2_reg_1405[31]_i_3_n_0 ),
        .I1(\add_ln55_2_reg_1405[31]_i_9_n_0 ),
        .I2(mul_ln55_1_reg_1335[29]),
        .I3(sum_reg_1325[28]),
        .I4(mul_ln55_2_reg_1340[28]),
        .I5(mul_ln55_reg_1330[28]),
        .O(\add_ln55_2_reg_1405[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[31]_i_8 
       (.I0(\add_ln55_2_reg_1405[31]_i_4_n_0 ),
        .I1(\add_ln55_2_reg_1405[31]_i_10_n_0 ),
        .I2(mul_ln55_1_reg_1335[28]),
        .I3(sum_reg_1325[27]),
        .I4(mul_ln55_2_reg_1340[27]),
        .I5(mul_ln55_reg_1330[27]),
        .O(\add_ln55_2_reg_1405[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[31]_i_9 
       (.I0(mul_ln55_reg_1330[29]),
        .I1(sum_reg_1325[29]),
        .I2(mul_ln55_2_reg_1340[29]),
        .O(\add_ln55_2_reg_1405[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[3]_i_2 
       (.I0(mul_ln55_1_reg_1335[2]),
        .I1(\add_ln55_2_reg_1405[3]_i_9_n_0 ),
        .I2(mul_ln55_reg_1330[1]),
        .I3(mul_ln55_2_reg_1340[1]),
        .I4(sum_reg_1325[1]),
        .O(\add_ln55_2_reg_1405[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln55_2_reg_1405[3]_i_3 
       (.I0(mul_ln55_reg_1330[1]),
        .I1(mul_ln55_2_reg_1340[1]),
        .I2(sum_reg_1325[1]),
        .I3(mul_ln55_1_reg_1335[2]),
        .I4(\add_ln55_2_reg_1405[3]_i_9_n_0 ),
        .O(\add_ln55_2_reg_1405[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_2_reg_1405[3]_i_4 
       (.I0(mul_ln55_2_reg_1340[1]),
        .I1(sum_reg_1325[1]),
        .I2(mul_ln55_reg_1330[1]),
        .I3(mul_ln55_1_reg_1335[1]),
        .O(\add_ln55_2_reg_1405[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[3]_i_5 
       (.I0(\add_ln55_2_reg_1405[3]_i_2_n_0 ),
        .I1(\add_ln55_2_reg_1405[7]_i_13_n_0 ),
        .I2(mul_ln55_1_reg_1335[3]),
        .I3(sum_reg_1325[2]),
        .I4(mul_ln55_2_reg_1340[2]),
        .I5(mul_ln55_reg_1330[2]),
        .O(\add_ln55_2_reg_1405[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln55_2_reg_1405[3]_i_6 
       (.I0(\add_ln55_2_reg_1405[3]_i_9_n_0 ),
        .I1(mul_ln55_1_reg_1335[2]),
        .I2(mul_ln55_reg_1330[1]),
        .I3(sum_reg_1325[1]),
        .I4(mul_ln55_2_reg_1340[1]),
        .I5(mul_ln55_1_reg_1335[1]),
        .O(\add_ln55_2_reg_1405[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln55_2_reg_1405[3]_i_7 
       (.I0(\add_ln55_2_reg_1405[3]_i_4_n_0 ),
        .I1(mul_ln55_reg_1330[0]),
        .I2(mul_ln55_2_reg_1340[0]),
        .I3(sum_reg_1325[0]),
        .O(\add_ln55_2_reg_1405[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_2_reg_1405[3]_i_8 
       (.I0(mul_ln55_2_reg_1340[0]),
        .I1(sum_reg_1325[0]),
        .I2(mul_ln55_reg_1330[0]),
        .I3(mul_ln55_1_reg_1335[0]),
        .O(\add_ln55_2_reg_1405[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[3]_i_9 
       (.I0(mul_ln55_reg_1330[2]),
        .I1(sum_reg_1325[2]),
        .I2(mul_ln55_2_reg_1340[2]),
        .O(\add_ln55_2_reg_1405[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[7]_i_10 
       (.I0(mul_ln55_reg_1330[6]),
        .I1(sum_reg_1325[6]),
        .I2(mul_ln55_2_reg_1340[6]),
        .O(\add_ln55_2_reg_1405[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[7]_i_11 
       (.I0(mul_ln55_reg_1330[5]),
        .I1(sum_reg_1325[5]),
        .I2(mul_ln55_2_reg_1340[5]),
        .O(\add_ln55_2_reg_1405[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[7]_i_12 
       (.I0(mul_ln55_reg_1330[4]),
        .I1(sum_reg_1325[4]),
        .I2(mul_ln55_2_reg_1340[4]),
        .O(\add_ln55_2_reg_1405[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_2_reg_1405[7]_i_13 
       (.I0(mul_ln55_reg_1330[3]),
        .I1(sum_reg_1325[3]),
        .I2(mul_ln55_2_reg_1340[3]),
        .O(\add_ln55_2_reg_1405[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[7]_i_2 
       (.I0(mul_ln55_1_reg_1335[6]),
        .I1(\add_ln55_2_reg_1405[7]_i_10_n_0 ),
        .I2(mul_ln55_reg_1330[5]),
        .I3(mul_ln55_2_reg_1340[5]),
        .I4(sum_reg_1325[5]),
        .O(\add_ln55_2_reg_1405[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[7]_i_3 
       (.I0(mul_ln55_1_reg_1335[5]),
        .I1(\add_ln55_2_reg_1405[7]_i_11_n_0 ),
        .I2(mul_ln55_reg_1330[4]),
        .I3(mul_ln55_2_reg_1340[4]),
        .I4(sum_reg_1325[4]),
        .O(\add_ln55_2_reg_1405[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[7]_i_4 
       (.I0(mul_ln55_1_reg_1335[4]),
        .I1(\add_ln55_2_reg_1405[7]_i_12_n_0 ),
        .I2(mul_ln55_reg_1330[3]),
        .I3(mul_ln55_2_reg_1340[3]),
        .I4(sum_reg_1325[3]),
        .O(\add_ln55_2_reg_1405[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_2_reg_1405[7]_i_5 
       (.I0(mul_ln55_1_reg_1335[3]),
        .I1(\add_ln55_2_reg_1405[7]_i_13_n_0 ),
        .I2(mul_ln55_reg_1330[2]),
        .I3(mul_ln55_2_reg_1340[2]),
        .I4(sum_reg_1325[2]),
        .O(\add_ln55_2_reg_1405[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[7]_i_6 
       (.I0(\add_ln55_2_reg_1405[7]_i_2_n_0 ),
        .I1(\add_ln55_2_reg_1405[11]_i_13_n_0 ),
        .I2(mul_ln55_1_reg_1335[7]),
        .I3(sum_reg_1325[6]),
        .I4(mul_ln55_2_reg_1340[6]),
        .I5(mul_ln55_reg_1330[6]),
        .O(\add_ln55_2_reg_1405[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[7]_i_7 
       (.I0(\add_ln55_2_reg_1405[7]_i_3_n_0 ),
        .I1(\add_ln55_2_reg_1405[7]_i_10_n_0 ),
        .I2(mul_ln55_1_reg_1335[6]),
        .I3(sum_reg_1325[5]),
        .I4(mul_ln55_2_reg_1340[5]),
        .I5(mul_ln55_reg_1330[5]),
        .O(\add_ln55_2_reg_1405[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[7]_i_8 
       (.I0(\add_ln55_2_reg_1405[7]_i_4_n_0 ),
        .I1(\add_ln55_2_reg_1405[7]_i_11_n_0 ),
        .I2(mul_ln55_1_reg_1335[5]),
        .I3(sum_reg_1325[4]),
        .I4(mul_ln55_2_reg_1340[4]),
        .I5(mul_ln55_reg_1330[4]),
        .O(\add_ln55_2_reg_1405[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_2_reg_1405[7]_i_9 
       (.I0(\add_ln55_2_reg_1405[7]_i_5_n_0 ),
        .I1(\add_ln55_2_reg_1405[7]_i_12_n_0 ),
        .I2(mul_ln55_1_reg_1335[4]),
        .I3(sum_reg_1325[3]),
        .I4(mul_ln55_2_reg_1340[3]),
        .I5(mul_ln55_reg_1330[3]),
        .O(\add_ln55_2_reg_1405[7]_i_9_n_0 ));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[0]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[10]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[10]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[11]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[11]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[12]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[13]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[14]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[14]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[15]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[15]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[16]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[16]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[17]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[17]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[18]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[18]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[19]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[19]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[1]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[20]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[20]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[21]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[21]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[22]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[22]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[23]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[23]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[24]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[24]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[25]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[25]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[26]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[26]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[27]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[27]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[28]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[28]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[29]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[29]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[2]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[30]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[30]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[31]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[31]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[3]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[4]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[5]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[6]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[7]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[8]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_pp0_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_reg_1405[9]),
        .Q(add_ln55_2_reg_1405_pp0_iter5_reg[9]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[0]),
        .Q(add_ln55_2_reg_1405[0]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[10]),
        .Q(add_ln55_2_reg_1405[10]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[11]),
        .Q(add_ln55_2_reg_1405[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_1405_reg[11]_i_1 
       (.CI(\add_ln55_2_reg_1405_reg[7]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_1405_reg[11]_i_1_n_0 ,\add_ln55_2_reg_1405_reg[11]_i_1_n_1 ,\add_ln55_2_reg_1405_reg[11]_i_1_n_2 ,\add_ln55_2_reg_1405_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_2_reg_1405[11]_i_2_n_0 ,\add_ln55_2_reg_1405[11]_i_3_n_0 ,\add_ln55_2_reg_1405[11]_i_4_n_0 ,\add_ln55_2_reg_1405[11]_i_5_n_0 }),
        .O(add_ln55_2_fu_906_p2[11:8]),
        .S({\add_ln55_2_reg_1405[11]_i_6_n_0 ,\add_ln55_2_reg_1405[11]_i_7_n_0 ,\add_ln55_2_reg_1405[11]_i_8_n_0 ,\add_ln55_2_reg_1405[11]_i_9_n_0 }));
  FDRE \add_ln55_2_reg_1405_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[12]),
        .Q(add_ln55_2_reg_1405[12]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[13]),
        .Q(add_ln55_2_reg_1405[13]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[14]),
        .Q(add_ln55_2_reg_1405[14]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[15]),
        .Q(add_ln55_2_reg_1405[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_1405_reg[15]_i_1 
       (.CI(\add_ln55_2_reg_1405_reg[11]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_1405_reg[15]_i_1_n_0 ,\add_ln55_2_reg_1405_reg[15]_i_1_n_1 ,\add_ln55_2_reg_1405_reg[15]_i_1_n_2 ,\add_ln55_2_reg_1405_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_2_reg_1405[15]_i_2_n_0 ,\add_ln55_2_reg_1405[15]_i_3_n_0 ,\add_ln55_2_reg_1405[15]_i_4_n_0 ,\add_ln55_2_reg_1405[15]_i_5_n_0 }),
        .O(add_ln55_2_fu_906_p2[15:12]),
        .S({\add_ln55_2_reg_1405[15]_i_6_n_0 ,\add_ln55_2_reg_1405[15]_i_7_n_0 ,\add_ln55_2_reg_1405[15]_i_8_n_0 ,\add_ln55_2_reg_1405[15]_i_9_n_0 }));
  FDRE \add_ln55_2_reg_1405_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[16]),
        .Q(add_ln55_2_reg_1405[16]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[17]),
        .Q(add_ln55_2_reg_1405[17]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[18]),
        .Q(add_ln55_2_reg_1405[18]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[19]),
        .Q(add_ln55_2_reg_1405[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_1405_reg[19]_i_1 
       (.CI(\add_ln55_2_reg_1405_reg[15]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_1405_reg[19]_i_1_n_0 ,\add_ln55_2_reg_1405_reg[19]_i_1_n_1 ,\add_ln55_2_reg_1405_reg[19]_i_1_n_2 ,\add_ln55_2_reg_1405_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_2_reg_1405[19]_i_2_n_0 ,\add_ln55_2_reg_1405[19]_i_3_n_0 ,\add_ln55_2_reg_1405[19]_i_4_n_0 ,\add_ln55_2_reg_1405[19]_i_5_n_0 }),
        .O(add_ln55_2_fu_906_p2[19:16]),
        .S({\add_ln55_2_reg_1405[19]_i_6_n_0 ,\add_ln55_2_reg_1405[19]_i_7_n_0 ,\add_ln55_2_reg_1405[19]_i_8_n_0 ,\add_ln55_2_reg_1405[19]_i_9_n_0 }));
  FDRE \add_ln55_2_reg_1405_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[1]),
        .Q(add_ln55_2_reg_1405[1]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[20]),
        .Q(add_ln55_2_reg_1405[20]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[21]),
        .Q(add_ln55_2_reg_1405[21]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[22]),
        .Q(add_ln55_2_reg_1405[22]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[23]),
        .Q(add_ln55_2_reg_1405[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_1405_reg[23]_i_1 
       (.CI(\add_ln55_2_reg_1405_reg[19]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_1405_reg[23]_i_1_n_0 ,\add_ln55_2_reg_1405_reg[23]_i_1_n_1 ,\add_ln55_2_reg_1405_reg[23]_i_1_n_2 ,\add_ln55_2_reg_1405_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_2_reg_1405[23]_i_2_n_0 ,\add_ln55_2_reg_1405[23]_i_3_n_0 ,\add_ln55_2_reg_1405[23]_i_4_n_0 ,\add_ln55_2_reg_1405[23]_i_5_n_0 }),
        .O(add_ln55_2_fu_906_p2[23:20]),
        .S({\add_ln55_2_reg_1405[23]_i_6_n_0 ,\add_ln55_2_reg_1405[23]_i_7_n_0 ,\add_ln55_2_reg_1405[23]_i_8_n_0 ,\add_ln55_2_reg_1405[23]_i_9_n_0 }));
  FDRE \add_ln55_2_reg_1405_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[24]),
        .Q(add_ln55_2_reg_1405[24]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[25]),
        .Q(add_ln55_2_reg_1405[25]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[26]),
        .Q(add_ln55_2_reg_1405[26]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[27]),
        .Q(add_ln55_2_reg_1405[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_1405_reg[27]_i_1 
       (.CI(\add_ln55_2_reg_1405_reg[23]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_1405_reg[27]_i_1_n_0 ,\add_ln55_2_reg_1405_reg[27]_i_1_n_1 ,\add_ln55_2_reg_1405_reg[27]_i_1_n_2 ,\add_ln55_2_reg_1405_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_2_reg_1405[27]_i_2_n_0 ,\add_ln55_2_reg_1405[27]_i_3_n_0 ,\add_ln55_2_reg_1405[27]_i_4_n_0 ,\add_ln55_2_reg_1405[27]_i_5_n_0 }),
        .O(add_ln55_2_fu_906_p2[27:24]),
        .S({\add_ln55_2_reg_1405[27]_i_6_n_0 ,\add_ln55_2_reg_1405[27]_i_7_n_0 ,\add_ln55_2_reg_1405[27]_i_8_n_0 ,\add_ln55_2_reg_1405[27]_i_9_n_0 }));
  FDRE \add_ln55_2_reg_1405_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[28]),
        .Q(add_ln55_2_reg_1405[28]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[29]),
        .Q(add_ln55_2_reg_1405[29]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[2]),
        .Q(add_ln55_2_reg_1405[2]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[30]),
        .Q(add_ln55_2_reg_1405[30]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[31]),
        .Q(add_ln55_2_reg_1405[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_1405_reg[31]_i_1 
       (.CI(\add_ln55_2_reg_1405_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln55_2_reg_1405_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln55_2_reg_1405_reg[31]_i_1_n_1 ,\add_ln55_2_reg_1405_reg[31]_i_1_n_2 ,\add_ln55_2_reg_1405_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln55_2_reg_1405[31]_i_2_n_0 ,\add_ln55_2_reg_1405[31]_i_3_n_0 ,\add_ln55_2_reg_1405[31]_i_4_n_0 }),
        .O(add_ln55_2_fu_906_p2[31:28]),
        .S({\add_ln55_2_reg_1405[31]_i_5_n_0 ,\add_ln55_2_reg_1405[31]_i_6_n_0 ,\add_ln55_2_reg_1405[31]_i_7_n_0 ,\add_ln55_2_reg_1405[31]_i_8_n_0 }));
  FDRE \add_ln55_2_reg_1405_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[3]),
        .Q(add_ln55_2_reg_1405[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_1405_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_2_reg_1405_reg[3]_i_1_n_0 ,\add_ln55_2_reg_1405_reg[3]_i_1_n_1 ,\add_ln55_2_reg_1405_reg[3]_i_1_n_2 ,\add_ln55_2_reg_1405_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_2_reg_1405[3]_i_2_n_0 ,\add_ln55_2_reg_1405[3]_i_3_n_0 ,\add_ln55_2_reg_1405[3]_i_4_n_0 ,mul_ln55_1_reg_1335[0]}),
        .O(add_ln55_2_fu_906_p2[3:0]),
        .S({\add_ln55_2_reg_1405[3]_i_5_n_0 ,\add_ln55_2_reg_1405[3]_i_6_n_0 ,\add_ln55_2_reg_1405[3]_i_7_n_0 ,\add_ln55_2_reg_1405[3]_i_8_n_0 }));
  FDRE \add_ln55_2_reg_1405_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[4]),
        .Q(add_ln55_2_reg_1405[4]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[5]),
        .Q(add_ln55_2_reg_1405[5]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[6]),
        .Q(add_ln55_2_reg_1405[6]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[7]),
        .Q(add_ln55_2_reg_1405[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_1405_reg[7]_i_1 
       (.CI(\add_ln55_2_reg_1405_reg[3]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_1405_reg[7]_i_1_n_0 ,\add_ln55_2_reg_1405_reg[7]_i_1_n_1 ,\add_ln55_2_reg_1405_reg[7]_i_1_n_2 ,\add_ln55_2_reg_1405_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_2_reg_1405[7]_i_2_n_0 ,\add_ln55_2_reg_1405[7]_i_3_n_0 ,\add_ln55_2_reg_1405[7]_i_4_n_0 ,\add_ln55_2_reg_1405[7]_i_5_n_0 }),
        .O(add_ln55_2_fu_906_p2[7:4]),
        .S({\add_ln55_2_reg_1405[7]_i_6_n_0 ,\add_ln55_2_reg_1405[7]_i_7_n_0 ,\add_ln55_2_reg_1405[7]_i_8_n_0 ,\add_ln55_2_reg_1405[7]_i_9_n_0 }));
  FDRE \add_ln55_2_reg_1405_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[8]),
        .Q(add_ln55_2_reg_1405[8]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1405_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_2_fu_906_p2[9]),
        .Q(add_ln55_2_reg_1405[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[11]_i_10 
       (.I0(mul_ln55_3_reg_1345[10]),
        .I1(mul_ln55_4_reg_1350[10]),
        .I2(mul_ln55_6_reg_1360[10]),
        .O(\add_ln55_5_reg_1410[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[11]_i_11 
       (.I0(mul_ln55_3_reg_1345[9]),
        .I1(mul_ln55_4_reg_1350[9]),
        .I2(mul_ln55_6_reg_1360[9]),
        .O(\add_ln55_5_reg_1410[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[11]_i_12 
       (.I0(mul_ln55_3_reg_1345[8]),
        .I1(mul_ln55_4_reg_1350[8]),
        .I2(mul_ln55_6_reg_1360[8]),
        .O(\add_ln55_5_reg_1410[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[11]_i_13 
       (.I0(mul_ln55_3_reg_1345[7]),
        .I1(mul_ln55_4_reg_1350[7]),
        .I2(mul_ln55_6_reg_1360[7]),
        .O(\add_ln55_5_reg_1410[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[11]_i_2 
       (.I0(mul_ln55_5_reg_1355[10]),
        .I1(\add_ln55_5_reg_1410[11]_i_10_n_0 ),
        .I2(mul_ln55_3_reg_1345[9]),
        .I3(mul_ln55_6_reg_1360[9]),
        .I4(mul_ln55_4_reg_1350[9]),
        .O(\add_ln55_5_reg_1410[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[11]_i_3 
       (.I0(mul_ln55_5_reg_1355[9]),
        .I1(\add_ln55_5_reg_1410[11]_i_11_n_0 ),
        .I2(mul_ln55_3_reg_1345[8]),
        .I3(mul_ln55_6_reg_1360[8]),
        .I4(mul_ln55_4_reg_1350[8]),
        .O(\add_ln55_5_reg_1410[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[11]_i_4 
       (.I0(mul_ln55_5_reg_1355[8]),
        .I1(\add_ln55_5_reg_1410[11]_i_12_n_0 ),
        .I2(mul_ln55_3_reg_1345[7]),
        .I3(mul_ln55_6_reg_1360[7]),
        .I4(mul_ln55_4_reg_1350[7]),
        .O(\add_ln55_5_reg_1410[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[11]_i_5 
       (.I0(mul_ln55_5_reg_1355[7]),
        .I1(\add_ln55_5_reg_1410[11]_i_13_n_0 ),
        .I2(mul_ln55_3_reg_1345[6]),
        .I3(mul_ln55_6_reg_1360[6]),
        .I4(mul_ln55_4_reg_1350[6]),
        .O(\add_ln55_5_reg_1410[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[11]_i_6 
       (.I0(\add_ln55_5_reg_1410[11]_i_2_n_0 ),
        .I1(\add_ln55_5_reg_1410[15]_i_13_n_0 ),
        .I2(mul_ln55_5_reg_1355[11]),
        .I3(mul_ln55_4_reg_1350[10]),
        .I4(mul_ln55_6_reg_1360[10]),
        .I5(mul_ln55_3_reg_1345[10]),
        .O(\add_ln55_5_reg_1410[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[11]_i_7 
       (.I0(\add_ln55_5_reg_1410[11]_i_3_n_0 ),
        .I1(\add_ln55_5_reg_1410[11]_i_10_n_0 ),
        .I2(mul_ln55_5_reg_1355[10]),
        .I3(mul_ln55_4_reg_1350[9]),
        .I4(mul_ln55_6_reg_1360[9]),
        .I5(mul_ln55_3_reg_1345[9]),
        .O(\add_ln55_5_reg_1410[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[11]_i_8 
       (.I0(\add_ln55_5_reg_1410[11]_i_4_n_0 ),
        .I1(\add_ln55_5_reg_1410[11]_i_11_n_0 ),
        .I2(mul_ln55_5_reg_1355[9]),
        .I3(mul_ln55_4_reg_1350[8]),
        .I4(mul_ln55_6_reg_1360[8]),
        .I5(mul_ln55_3_reg_1345[8]),
        .O(\add_ln55_5_reg_1410[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[11]_i_9 
       (.I0(\add_ln55_5_reg_1410[11]_i_5_n_0 ),
        .I1(\add_ln55_5_reg_1410[11]_i_12_n_0 ),
        .I2(mul_ln55_5_reg_1355[8]),
        .I3(mul_ln55_4_reg_1350[7]),
        .I4(mul_ln55_6_reg_1360[7]),
        .I5(mul_ln55_3_reg_1345[7]),
        .O(\add_ln55_5_reg_1410[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[15]_i_10 
       (.I0(mul_ln55_3_reg_1345[14]),
        .I1(mul_ln55_4_reg_1350[14]),
        .I2(mul_ln55_6_reg_1360[14]),
        .O(\add_ln55_5_reg_1410[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[15]_i_11 
       (.I0(mul_ln55_3_reg_1345[13]),
        .I1(mul_ln55_4_reg_1350[13]),
        .I2(mul_ln55_6_reg_1360[13]),
        .O(\add_ln55_5_reg_1410[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[15]_i_12 
       (.I0(mul_ln55_3_reg_1345[12]),
        .I1(mul_ln55_4_reg_1350[12]),
        .I2(mul_ln55_6_reg_1360[12]),
        .O(\add_ln55_5_reg_1410[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[15]_i_13 
       (.I0(mul_ln55_3_reg_1345[11]),
        .I1(mul_ln55_4_reg_1350[11]),
        .I2(mul_ln55_6_reg_1360[11]),
        .O(\add_ln55_5_reg_1410[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[15]_i_2 
       (.I0(mul_ln55_5_reg_1355[14]),
        .I1(\add_ln55_5_reg_1410[15]_i_10_n_0 ),
        .I2(mul_ln55_3_reg_1345[13]),
        .I3(mul_ln55_6_reg_1360[13]),
        .I4(mul_ln55_4_reg_1350[13]),
        .O(\add_ln55_5_reg_1410[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[15]_i_3 
       (.I0(mul_ln55_5_reg_1355[13]),
        .I1(\add_ln55_5_reg_1410[15]_i_11_n_0 ),
        .I2(mul_ln55_3_reg_1345[12]),
        .I3(mul_ln55_6_reg_1360[12]),
        .I4(mul_ln55_4_reg_1350[12]),
        .O(\add_ln55_5_reg_1410[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[15]_i_4 
       (.I0(mul_ln55_5_reg_1355[12]),
        .I1(\add_ln55_5_reg_1410[15]_i_12_n_0 ),
        .I2(mul_ln55_3_reg_1345[11]),
        .I3(mul_ln55_6_reg_1360[11]),
        .I4(mul_ln55_4_reg_1350[11]),
        .O(\add_ln55_5_reg_1410[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[15]_i_5 
       (.I0(mul_ln55_5_reg_1355[11]),
        .I1(\add_ln55_5_reg_1410[15]_i_13_n_0 ),
        .I2(mul_ln55_3_reg_1345[10]),
        .I3(mul_ln55_6_reg_1360[10]),
        .I4(mul_ln55_4_reg_1350[10]),
        .O(\add_ln55_5_reg_1410[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[15]_i_6 
       (.I0(\add_ln55_5_reg_1410[15]_i_2_n_0 ),
        .I1(\add_ln55_5_reg_1410[19]_i_13_n_0 ),
        .I2(mul_ln55_5_reg_1355[15]),
        .I3(mul_ln55_4_reg_1350[14]),
        .I4(mul_ln55_6_reg_1360[14]),
        .I5(mul_ln55_3_reg_1345[14]),
        .O(\add_ln55_5_reg_1410[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[15]_i_7 
       (.I0(\add_ln55_5_reg_1410[15]_i_3_n_0 ),
        .I1(\add_ln55_5_reg_1410[15]_i_10_n_0 ),
        .I2(mul_ln55_5_reg_1355[14]),
        .I3(mul_ln55_4_reg_1350[13]),
        .I4(mul_ln55_6_reg_1360[13]),
        .I5(mul_ln55_3_reg_1345[13]),
        .O(\add_ln55_5_reg_1410[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[15]_i_8 
       (.I0(\add_ln55_5_reg_1410[15]_i_4_n_0 ),
        .I1(\add_ln55_5_reg_1410[15]_i_11_n_0 ),
        .I2(mul_ln55_5_reg_1355[13]),
        .I3(mul_ln55_4_reg_1350[12]),
        .I4(mul_ln55_6_reg_1360[12]),
        .I5(mul_ln55_3_reg_1345[12]),
        .O(\add_ln55_5_reg_1410[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[15]_i_9 
       (.I0(\add_ln55_5_reg_1410[15]_i_5_n_0 ),
        .I1(\add_ln55_5_reg_1410[15]_i_12_n_0 ),
        .I2(mul_ln55_5_reg_1355[12]),
        .I3(mul_ln55_4_reg_1350[11]),
        .I4(mul_ln55_6_reg_1360[11]),
        .I5(mul_ln55_3_reg_1345[11]),
        .O(\add_ln55_5_reg_1410[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[19]_i_10 
       (.I0(mul_ln55_3_reg_1345[18]),
        .I1(mul_ln55_4_reg_1350[18]),
        .I2(mul_ln55_6_reg_1360[18]),
        .O(\add_ln55_5_reg_1410[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[19]_i_11 
       (.I0(mul_ln55_3_reg_1345[17]),
        .I1(mul_ln55_4_reg_1350[17]),
        .I2(mul_ln55_6_reg_1360[17]),
        .O(\add_ln55_5_reg_1410[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[19]_i_12 
       (.I0(mul_ln55_3_reg_1345[16]),
        .I1(mul_ln55_4_reg_1350[16]),
        .I2(mul_ln55_6_reg_1360[16]),
        .O(\add_ln55_5_reg_1410[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[19]_i_13 
       (.I0(mul_ln55_3_reg_1345[15]),
        .I1(mul_ln55_4_reg_1350[15]),
        .I2(mul_ln55_6_reg_1360[15]),
        .O(\add_ln55_5_reg_1410[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[19]_i_2 
       (.I0(mul_ln55_5_reg_1355[18]),
        .I1(\add_ln55_5_reg_1410[19]_i_10_n_0 ),
        .I2(mul_ln55_3_reg_1345[17]),
        .I3(mul_ln55_6_reg_1360[17]),
        .I4(mul_ln55_4_reg_1350[17]),
        .O(\add_ln55_5_reg_1410[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[19]_i_3 
       (.I0(mul_ln55_5_reg_1355[17]),
        .I1(\add_ln55_5_reg_1410[19]_i_11_n_0 ),
        .I2(mul_ln55_3_reg_1345[16]),
        .I3(mul_ln55_6_reg_1360[16]),
        .I4(mul_ln55_4_reg_1350[16]),
        .O(\add_ln55_5_reg_1410[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[19]_i_4 
       (.I0(mul_ln55_5_reg_1355[16]),
        .I1(\add_ln55_5_reg_1410[19]_i_12_n_0 ),
        .I2(mul_ln55_3_reg_1345[15]),
        .I3(mul_ln55_6_reg_1360[15]),
        .I4(mul_ln55_4_reg_1350[15]),
        .O(\add_ln55_5_reg_1410[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[19]_i_5 
       (.I0(mul_ln55_5_reg_1355[15]),
        .I1(\add_ln55_5_reg_1410[19]_i_13_n_0 ),
        .I2(mul_ln55_3_reg_1345[14]),
        .I3(mul_ln55_6_reg_1360[14]),
        .I4(mul_ln55_4_reg_1350[14]),
        .O(\add_ln55_5_reg_1410[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[19]_i_6 
       (.I0(\add_ln55_5_reg_1410[19]_i_2_n_0 ),
        .I1(\add_ln55_5_reg_1410[23]_i_13_n_0 ),
        .I2(mul_ln55_5_reg_1355[19]),
        .I3(mul_ln55_4_reg_1350[18]),
        .I4(mul_ln55_6_reg_1360[18]),
        .I5(mul_ln55_3_reg_1345[18]),
        .O(\add_ln55_5_reg_1410[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[19]_i_7 
       (.I0(\add_ln55_5_reg_1410[19]_i_3_n_0 ),
        .I1(\add_ln55_5_reg_1410[19]_i_10_n_0 ),
        .I2(mul_ln55_5_reg_1355[18]),
        .I3(mul_ln55_4_reg_1350[17]),
        .I4(mul_ln55_6_reg_1360[17]),
        .I5(mul_ln55_3_reg_1345[17]),
        .O(\add_ln55_5_reg_1410[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[19]_i_8 
       (.I0(\add_ln55_5_reg_1410[19]_i_4_n_0 ),
        .I1(\add_ln55_5_reg_1410[19]_i_11_n_0 ),
        .I2(mul_ln55_5_reg_1355[17]),
        .I3(mul_ln55_4_reg_1350[16]),
        .I4(mul_ln55_6_reg_1360[16]),
        .I5(mul_ln55_3_reg_1345[16]),
        .O(\add_ln55_5_reg_1410[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[19]_i_9 
       (.I0(\add_ln55_5_reg_1410[19]_i_5_n_0 ),
        .I1(\add_ln55_5_reg_1410[19]_i_12_n_0 ),
        .I2(mul_ln55_5_reg_1355[16]),
        .I3(mul_ln55_4_reg_1350[15]),
        .I4(mul_ln55_6_reg_1360[15]),
        .I5(mul_ln55_3_reg_1345[15]),
        .O(\add_ln55_5_reg_1410[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[23]_i_10 
       (.I0(mul_ln55_3_reg_1345[22]),
        .I1(mul_ln55_4_reg_1350[22]),
        .I2(mul_ln55_6_reg_1360[22]),
        .O(\add_ln55_5_reg_1410[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[23]_i_11 
       (.I0(mul_ln55_3_reg_1345[21]),
        .I1(mul_ln55_4_reg_1350[21]),
        .I2(mul_ln55_6_reg_1360[21]),
        .O(\add_ln55_5_reg_1410[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[23]_i_12 
       (.I0(mul_ln55_3_reg_1345[20]),
        .I1(mul_ln55_4_reg_1350[20]),
        .I2(mul_ln55_6_reg_1360[20]),
        .O(\add_ln55_5_reg_1410[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[23]_i_13 
       (.I0(mul_ln55_3_reg_1345[19]),
        .I1(mul_ln55_4_reg_1350[19]),
        .I2(mul_ln55_6_reg_1360[19]),
        .O(\add_ln55_5_reg_1410[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[23]_i_2 
       (.I0(mul_ln55_5_reg_1355[22]),
        .I1(\add_ln55_5_reg_1410[23]_i_10_n_0 ),
        .I2(mul_ln55_3_reg_1345[21]),
        .I3(mul_ln55_6_reg_1360[21]),
        .I4(mul_ln55_4_reg_1350[21]),
        .O(\add_ln55_5_reg_1410[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[23]_i_3 
       (.I0(mul_ln55_5_reg_1355[21]),
        .I1(\add_ln55_5_reg_1410[23]_i_11_n_0 ),
        .I2(mul_ln55_3_reg_1345[20]),
        .I3(mul_ln55_6_reg_1360[20]),
        .I4(mul_ln55_4_reg_1350[20]),
        .O(\add_ln55_5_reg_1410[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[23]_i_4 
       (.I0(mul_ln55_5_reg_1355[20]),
        .I1(\add_ln55_5_reg_1410[23]_i_12_n_0 ),
        .I2(mul_ln55_3_reg_1345[19]),
        .I3(mul_ln55_6_reg_1360[19]),
        .I4(mul_ln55_4_reg_1350[19]),
        .O(\add_ln55_5_reg_1410[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[23]_i_5 
       (.I0(mul_ln55_5_reg_1355[19]),
        .I1(\add_ln55_5_reg_1410[23]_i_13_n_0 ),
        .I2(mul_ln55_3_reg_1345[18]),
        .I3(mul_ln55_6_reg_1360[18]),
        .I4(mul_ln55_4_reg_1350[18]),
        .O(\add_ln55_5_reg_1410[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[23]_i_6 
       (.I0(\add_ln55_5_reg_1410[23]_i_2_n_0 ),
        .I1(\add_ln55_5_reg_1410[27]_i_13_n_0 ),
        .I2(mul_ln55_5_reg_1355[23]),
        .I3(mul_ln55_4_reg_1350[22]),
        .I4(mul_ln55_6_reg_1360[22]),
        .I5(mul_ln55_3_reg_1345[22]),
        .O(\add_ln55_5_reg_1410[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[23]_i_7 
       (.I0(\add_ln55_5_reg_1410[23]_i_3_n_0 ),
        .I1(\add_ln55_5_reg_1410[23]_i_10_n_0 ),
        .I2(mul_ln55_5_reg_1355[22]),
        .I3(mul_ln55_4_reg_1350[21]),
        .I4(mul_ln55_6_reg_1360[21]),
        .I5(mul_ln55_3_reg_1345[21]),
        .O(\add_ln55_5_reg_1410[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[23]_i_8 
       (.I0(\add_ln55_5_reg_1410[23]_i_4_n_0 ),
        .I1(\add_ln55_5_reg_1410[23]_i_11_n_0 ),
        .I2(mul_ln55_5_reg_1355[21]),
        .I3(mul_ln55_4_reg_1350[20]),
        .I4(mul_ln55_6_reg_1360[20]),
        .I5(mul_ln55_3_reg_1345[20]),
        .O(\add_ln55_5_reg_1410[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[23]_i_9 
       (.I0(\add_ln55_5_reg_1410[23]_i_5_n_0 ),
        .I1(\add_ln55_5_reg_1410[23]_i_12_n_0 ),
        .I2(mul_ln55_5_reg_1355[20]),
        .I3(mul_ln55_4_reg_1350[19]),
        .I4(mul_ln55_6_reg_1360[19]),
        .I5(mul_ln55_3_reg_1345[19]),
        .O(\add_ln55_5_reg_1410[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[27]_i_10 
       (.I0(mul_ln55_3_reg_1345[26]),
        .I1(mul_ln55_4_reg_1350[26]),
        .I2(mul_ln55_6_reg_1360[26]),
        .O(\add_ln55_5_reg_1410[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[27]_i_11 
       (.I0(mul_ln55_3_reg_1345[25]),
        .I1(mul_ln55_4_reg_1350[25]),
        .I2(mul_ln55_6_reg_1360[25]),
        .O(\add_ln55_5_reg_1410[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[27]_i_12 
       (.I0(mul_ln55_3_reg_1345[24]),
        .I1(mul_ln55_4_reg_1350[24]),
        .I2(mul_ln55_6_reg_1360[24]),
        .O(\add_ln55_5_reg_1410[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[27]_i_13 
       (.I0(mul_ln55_3_reg_1345[23]),
        .I1(mul_ln55_4_reg_1350[23]),
        .I2(mul_ln55_6_reg_1360[23]),
        .O(\add_ln55_5_reg_1410[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[27]_i_2 
       (.I0(mul_ln55_5_reg_1355[26]),
        .I1(\add_ln55_5_reg_1410[27]_i_10_n_0 ),
        .I2(mul_ln55_3_reg_1345[25]),
        .I3(mul_ln55_6_reg_1360[25]),
        .I4(mul_ln55_4_reg_1350[25]),
        .O(\add_ln55_5_reg_1410[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[27]_i_3 
       (.I0(mul_ln55_5_reg_1355[25]),
        .I1(\add_ln55_5_reg_1410[27]_i_11_n_0 ),
        .I2(mul_ln55_3_reg_1345[24]),
        .I3(mul_ln55_6_reg_1360[24]),
        .I4(mul_ln55_4_reg_1350[24]),
        .O(\add_ln55_5_reg_1410[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[27]_i_4 
       (.I0(mul_ln55_5_reg_1355[24]),
        .I1(\add_ln55_5_reg_1410[27]_i_12_n_0 ),
        .I2(mul_ln55_3_reg_1345[23]),
        .I3(mul_ln55_6_reg_1360[23]),
        .I4(mul_ln55_4_reg_1350[23]),
        .O(\add_ln55_5_reg_1410[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[27]_i_5 
       (.I0(mul_ln55_5_reg_1355[23]),
        .I1(\add_ln55_5_reg_1410[27]_i_13_n_0 ),
        .I2(mul_ln55_3_reg_1345[22]),
        .I3(mul_ln55_6_reg_1360[22]),
        .I4(mul_ln55_4_reg_1350[22]),
        .O(\add_ln55_5_reg_1410[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[27]_i_6 
       (.I0(\add_ln55_5_reg_1410[27]_i_2_n_0 ),
        .I1(\add_ln55_5_reg_1410[31]_i_11_n_0 ),
        .I2(mul_ln55_5_reg_1355[27]),
        .I3(mul_ln55_4_reg_1350[26]),
        .I4(mul_ln55_6_reg_1360[26]),
        .I5(mul_ln55_3_reg_1345[26]),
        .O(\add_ln55_5_reg_1410[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[27]_i_7 
       (.I0(\add_ln55_5_reg_1410[27]_i_3_n_0 ),
        .I1(\add_ln55_5_reg_1410[27]_i_10_n_0 ),
        .I2(mul_ln55_5_reg_1355[26]),
        .I3(mul_ln55_4_reg_1350[25]),
        .I4(mul_ln55_6_reg_1360[25]),
        .I5(mul_ln55_3_reg_1345[25]),
        .O(\add_ln55_5_reg_1410[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[27]_i_8 
       (.I0(\add_ln55_5_reg_1410[27]_i_4_n_0 ),
        .I1(\add_ln55_5_reg_1410[27]_i_11_n_0 ),
        .I2(mul_ln55_5_reg_1355[25]),
        .I3(mul_ln55_4_reg_1350[24]),
        .I4(mul_ln55_6_reg_1360[24]),
        .I5(mul_ln55_3_reg_1345[24]),
        .O(\add_ln55_5_reg_1410[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[27]_i_9 
       (.I0(\add_ln55_5_reg_1410[27]_i_5_n_0 ),
        .I1(\add_ln55_5_reg_1410[27]_i_12_n_0 ),
        .I2(mul_ln55_5_reg_1355[24]),
        .I3(mul_ln55_4_reg_1350[23]),
        .I4(mul_ln55_6_reg_1360[23]),
        .I5(mul_ln55_3_reg_1345[23]),
        .O(\add_ln55_5_reg_1410[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[31]_i_10 
       (.I0(mul_ln55_3_reg_1345[28]),
        .I1(mul_ln55_4_reg_1350[28]),
        .I2(mul_ln55_6_reg_1360[28]),
        .O(\add_ln55_5_reg_1410[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[31]_i_11 
       (.I0(mul_ln55_3_reg_1345[27]),
        .I1(mul_ln55_4_reg_1350[27]),
        .I2(mul_ln55_6_reg_1360[27]),
        .O(\add_ln55_5_reg_1410[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_5_reg_1410[31]_i_12 
       (.I0(mul_ln55_4_reg_1350[29]),
        .I1(mul_ln55_6_reg_1360[29]),
        .I2(mul_ln55_3_reg_1345[29]),
        .O(\add_ln55_5_reg_1410[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_5_reg_1410[31]_i_13 
       (.I0(mul_ln55_6_reg_1360[31]),
        .I1(mul_ln55_4_reg_1350[31]),
        .I2(mul_ln55_3_reg_1345[31]),
        .I3(mul_ln55_5_reg_1355[31]),
        .O(\add_ln55_5_reg_1410[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[31]_i_14 
       (.I0(mul_ln55_3_reg_1345[30]),
        .I1(mul_ln55_4_reg_1350[30]),
        .I2(mul_ln55_6_reg_1360[30]),
        .O(\add_ln55_5_reg_1410[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[31]_i_2 
       (.I0(mul_ln55_5_reg_1355[29]),
        .I1(\add_ln55_5_reg_1410[31]_i_9_n_0 ),
        .I2(mul_ln55_3_reg_1345[28]),
        .I3(mul_ln55_6_reg_1360[28]),
        .I4(mul_ln55_4_reg_1350[28]),
        .O(\add_ln55_5_reg_1410[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[31]_i_3 
       (.I0(mul_ln55_5_reg_1355[28]),
        .I1(\add_ln55_5_reg_1410[31]_i_10_n_0 ),
        .I2(mul_ln55_3_reg_1345[27]),
        .I3(mul_ln55_6_reg_1360[27]),
        .I4(mul_ln55_4_reg_1350[27]),
        .O(\add_ln55_5_reg_1410[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[31]_i_4 
       (.I0(mul_ln55_5_reg_1355[27]),
        .I1(\add_ln55_5_reg_1410[31]_i_11_n_0 ),
        .I2(mul_ln55_3_reg_1345[26]),
        .I3(mul_ln55_6_reg_1360[26]),
        .I4(mul_ln55_4_reg_1350[26]),
        .O(\add_ln55_5_reg_1410[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln55_5_reg_1410[31]_i_5 
       (.I0(\add_ln55_5_reg_1410[31]_i_12_n_0 ),
        .I1(mul_ln55_5_reg_1355[30]),
        .I2(\add_ln55_5_reg_1410[31]_i_13_n_0 ),
        .I3(mul_ln55_4_reg_1350[30]),
        .I4(mul_ln55_6_reg_1360[30]),
        .I5(mul_ln55_3_reg_1345[30]),
        .O(\add_ln55_5_reg_1410[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[31]_i_6 
       (.I0(\add_ln55_5_reg_1410[31]_i_2_n_0 ),
        .I1(\add_ln55_5_reg_1410[31]_i_14_n_0 ),
        .I2(mul_ln55_5_reg_1355[30]),
        .I3(mul_ln55_4_reg_1350[29]),
        .I4(mul_ln55_6_reg_1360[29]),
        .I5(mul_ln55_3_reg_1345[29]),
        .O(\add_ln55_5_reg_1410[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[31]_i_7 
       (.I0(\add_ln55_5_reg_1410[31]_i_3_n_0 ),
        .I1(\add_ln55_5_reg_1410[31]_i_9_n_0 ),
        .I2(mul_ln55_5_reg_1355[29]),
        .I3(mul_ln55_4_reg_1350[28]),
        .I4(mul_ln55_6_reg_1360[28]),
        .I5(mul_ln55_3_reg_1345[28]),
        .O(\add_ln55_5_reg_1410[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[31]_i_8 
       (.I0(\add_ln55_5_reg_1410[31]_i_4_n_0 ),
        .I1(\add_ln55_5_reg_1410[31]_i_10_n_0 ),
        .I2(mul_ln55_5_reg_1355[28]),
        .I3(mul_ln55_4_reg_1350[27]),
        .I4(mul_ln55_6_reg_1360[27]),
        .I5(mul_ln55_3_reg_1345[27]),
        .O(\add_ln55_5_reg_1410[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[31]_i_9 
       (.I0(mul_ln55_3_reg_1345[29]),
        .I1(mul_ln55_4_reg_1350[29]),
        .I2(mul_ln55_6_reg_1360[29]),
        .O(\add_ln55_5_reg_1410[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[3]_i_2 
       (.I0(mul_ln55_5_reg_1355[2]),
        .I1(\add_ln55_5_reg_1410[3]_i_9_n_0 ),
        .I2(mul_ln55_3_reg_1345[1]),
        .I3(mul_ln55_6_reg_1360[1]),
        .I4(mul_ln55_4_reg_1350[1]),
        .O(\add_ln55_5_reg_1410[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln55_5_reg_1410[3]_i_3 
       (.I0(mul_ln55_3_reg_1345[1]),
        .I1(mul_ln55_6_reg_1360[1]),
        .I2(mul_ln55_4_reg_1350[1]),
        .I3(mul_ln55_5_reg_1355[2]),
        .I4(\add_ln55_5_reg_1410[3]_i_9_n_0 ),
        .O(\add_ln55_5_reg_1410[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_5_reg_1410[3]_i_4 
       (.I0(mul_ln55_6_reg_1360[1]),
        .I1(mul_ln55_4_reg_1350[1]),
        .I2(mul_ln55_3_reg_1345[1]),
        .I3(mul_ln55_5_reg_1355[1]),
        .O(\add_ln55_5_reg_1410[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[3]_i_5 
       (.I0(\add_ln55_5_reg_1410[3]_i_2_n_0 ),
        .I1(\add_ln55_5_reg_1410[7]_i_13_n_0 ),
        .I2(mul_ln55_5_reg_1355[3]),
        .I3(mul_ln55_4_reg_1350[2]),
        .I4(mul_ln55_6_reg_1360[2]),
        .I5(mul_ln55_3_reg_1345[2]),
        .O(\add_ln55_5_reg_1410[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln55_5_reg_1410[3]_i_6 
       (.I0(\add_ln55_5_reg_1410[3]_i_9_n_0 ),
        .I1(mul_ln55_5_reg_1355[2]),
        .I2(mul_ln55_3_reg_1345[1]),
        .I3(mul_ln55_4_reg_1350[1]),
        .I4(mul_ln55_6_reg_1360[1]),
        .I5(mul_ln55_5_reg_1355[1]),
        .O(\add_ln55_5_reg_1410[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln55_5_reg_1410[3]_i_7 
       (.I0(\add_ln55_5_reg_1410[3]_i_4_n_0 ),
        .I1(mul_ln55_3_reg_1345[0]),
        .I2(mul_ln55_6_reg_1360[0]),
        .I3(mul_ln55_4_reg_1350[0]),
        .O(\add_ln55_5_reg_1410[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_5_reg_1410[3]_i_8 
       (.I0(mul_ln55_6_reg_1360[0]),
        .I1(mul_ln55_4_reg_1350[0]),
        .I2(mul_ln55_3_reg_1345[0]),
        .I3(mul_ln55_5_reg_1355[0]),
        .O(\add_ln55_5_reg_1410[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[3]_i_9 
       (.I0(mul_ln55_3_reg_1345[2]),
        .I1(mul_ln55_4_reg_1350[2]),
        .I2(mul_ln55_6_reg_1360[2]),
        .O(\add_ln55_5_reg_1410[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[7]_i_10 
       (.I0(mul_ln55_3_reg_1345[6]),
        .I1(mul_ln55_4_reg_1350[6]),
        .I2(mul_ln55_6_reg_1360[6]),
        .O(\add_ln55_5_reg_1410[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[7]_i_11 
       (.I0(mul_ln55_3_reg_1345[5]),
        .I1(mul_ln55_4_reg_1350[5]),
        .I2(mul_ln55_6_reg_1360[5]),
        .O(\add_ln55_5_reg_1410[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[7]_i_12 
       (.I0(mul_ln55_3_reg_1345[4]),
        .I1(mul_ln55_4_reg_1350[4]),
        .I2(mul_ln55_6_reg_1360[4]),
        .O(\add_ln55_5_reg_1410[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_5_reg_1410[7]_i_13 
       (.I0(mul_ln55_3_reg_1345[3]),
        .I1(mul_ln55_4_reg_1350[3]),
        .I2(mul_ln55_6_reg_1360[3]),
        .O(\add_ln55_5_reg_1410[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[7]_i_2 
       (.I0(mul_ln55_5_reg_1355[6]),
        .I1(\add_ln55_5_reg_1410[7]_i_10_n_0 ),
        .I2(mul_ln55_3_reg_1345[5]),
        .I3(mul_ln55_6_reg_1360[5]),
        .I4(mul_ln55_4_reg_1350[5]),
        .O(\add_ln55_5_reg_1410[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[7]_i_3 
       (.I0(mul_ln55_5_reg_1355[5]),
        .I1(\add_ln55_5_reg_1410[7]_i_11_n_0 ),
        .I2(mul_ln55_3_reg_1345[4]),
        .I3(mul_ln55_6_reg_1360[4]),
        .I4(mul_ln55_4_reg_1350[4]),
        .O(\add_ln55_5_reg_1410[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[7]_i_4 
       (.I0(mul_ln55_5_reg_1355[4]),
        .I1(\add_ln55_5_reg_1410[7]_i_12_n_0 ),
        .I2(mul_ln55_3_reg_1345[3]),
        .I3(mul_ln55_6_reg_1360[3]),
        .I4(mul_ln55_4_reg_1350[3]),
        .O(\add_ln55_5_reg_1410[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln55_5_reg_1410[7]_i_5 
       (.I0(mul_ln55_5_reg_1355[3]),
        .I1(\add_ln55_5_reg_1410[7]_i_13_n_0 ),
        .I2(mul_ln55_3_reg_1345[2]),
        .I3(mul_ln55_6_reg_1360[2]),
        .I4(mul_ln55_4_reg_1350[2]),
        .O(\add_ln55_5_reg_1410[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[7]_i_6 
       (.I0(\add_ln55_5_reg_1410[7]_i_2_n_0 ),
        .I1(\add_ln55_5_reg_1410[11]_i_13_n_0 ),
        .I2(mul_ln55_5_reg_1355[7]),
        .I3(mul_ln55_4_reg_1350[6]),
        .I4(mul_ln55_6_reg_1360[6]),
        .I5(mul_ln55_3_reg_1345[6]),
        .O(\add_ln55_5_reg_1410[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[7]_i_7 
       (.I0(\add_ln55_5_reg_1410[7]_i_3_n_0 ),
        .I1(\add_ln55_5_reg_1410[7]_i_10_n_0 ),
        .I2(mul_ln55_5_reg_1355[6]),
        .I3(mul_ln55_4_reg_1350[5]),
        .I4(mul_ln55_6_reg_1360[5]),
        .I5(mul_ln55_3_reg_1345[5]),
        .O(\add_ln55_5_reg_1410[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[7]_i_8 
       (.I0(\add_ln55_5_reg_1410[7]_i_4_n_0 ),
        .I1(\add_ln55_5_reg_1410[7]_i_11_n_0 ),
        .I2(mul_ln55_5_reg_1355[5]),
        .I3(mul_ln55_4_reg_1350[4]),
        .I4(mul_ln55_6_reg_1360[4]),
        .I5(mul_ln55_3_reg_1345[4]),
        .O(\add_ln55_5_reg_1410[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln55_5_reg_1410[7]_i_9 
       (.I0(\add_ln55_5_reg_1410[7]_i_5_n_0 ),
        .I1(\add_ln55_5_reg_1410[7]_i_12_n_0 ),
        .I2(mul_ln55_5_reg_1355[4]),
        .I3(mul_ln55_4_reg_1350[3]),
        .I4(mul_ln55_6_reg_1360[3]),
        .I5(mul_ln55_3_reg_1345[3]),
        .O(\add_ln55_5_reg_1410[7]_i_9_n_0 ));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[0]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[10]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[10]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[11]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[11]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[12]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[12]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[13]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[13]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[14]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[14]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[15]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[15]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[16]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[16]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[17]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[17]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[18]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[18]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[19]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[19]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[1]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[20]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[20]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[21]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[21]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[22]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[22]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[23]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[23]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[24]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[24]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[25]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[25]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[26]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[26]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[27]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[27]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[28]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[28]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[29]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[29]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[2]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[30]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[30]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[31]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[31]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[3]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[4]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[5]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[6]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[7]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[8]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_pp0_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_reg_1410[9]),
        .Q(add_ln55_5_reg_1410_pp0_iter5_reg[9]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[0]),
        .Q(add_ln55_5_reg_1410[0]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[10]),
        .Q(add_ln55_5_reg_1410[10]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[11]),
        .Q(add_ln55_5_reg_1410[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_5_reg_1410_reg[11]_i_1 
       (.CI(\add_ln55_5_reg_1410_reg[7]_i_1_n_0 ),
        .CO({\add_ln55_5_reg_1410_reg[11]_i_1_n_0 ,\add_ln55_5_reg_1410_reg[11]_i_1_n_1 ,\add_ln55_5_reg_1410_reg[11]_i_1_n_2 ,\add_ln55_5_reg_1410_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_5_reg_1410[11]_i_2_n_0 ,\add_ln55_5_reg_1410[11]_i_3_n_0 ,\add_ln55_5_reg_1410[11]_i_4_n_0 ,\add_ln55_5_reg_1410[11]_i_5_n_0 }),
        .O(add_ln55_5_fu_920_p2[11:8]),
        .S({\add_ln55_5_reg_1410[11]_i_6_n_0 ,\add_ln55_5_reg_1410[11]_i_7_n_0 ,\add_ln55_5_reg_1410[11]_i_8_n_0 ,\add_ln55_5_reg_1410[11]_i_9_n_0 }));
  FDRE \add_ln55_5_reg_1410_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[12]),
        .Q(add_ln55_5_reg_1410[12]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[13]),
        .Q(add_ln55_5_reg_1410[13]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[14]),
        .Q(add_ln55_5_reg_1410[14]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[15]),
        .Q(add_ln55_5_reg_1410[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_5_reg_1410_reg[15]_i_1 
       (.CI(\add_ln55_5_reg_1410_reg[11]_i_1_n_0 ),
        .CO({\add_ln55_5_reg_1410_reg[15]_i_1_n_0 ,\add_ln55_5_reg_1410_reg[15]_i_1_n_1 ,\add_ln55_5_reg_1410_reg[15]_i_1_n_2 ,\add_ln55_5_reg_1410_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_5_reg_1410[15]_i_2_n_0 ,\add_ln55_5_reg_1410[15]_i_3_n_0 ,\add_ln55_5_reg_1410[15]_i_4_n_0 ,\add_ln55_5_reg_1410[15]_i_5_n_0 }),
        .O(add_ln55_5_fu_920_p2[15:12]),
        .S({\add_ln55_5_reg_1410[15]_i_6_n_0 ,\add_ln55_5_reg_1410[15]_i_7_n_0 ,\add_ln55_5_reg_1410[15]_i_8_n_0 ,\add_ln55_5_reg_1410[15]_i_9_n_0 }));
  FDRE \add_ln55_5_reg_1410_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[16]),
        .Q(add_ln55_5_reg_1410[16]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[17]),
        .Q(add_ln55_5_reg_1410[17]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[18]),
        .Q(add_ln55_5_reg_1410[18]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[19]),
        .Q(add_ln55_5_reg_1410[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_5_reg_1410_reg[19]_i_1 
       (.CI(\add_ln55_5_reg_1410_reg[15]_i_1_n_0 ),
        .CO({\add_ln55_5_reg_1410_reg[19]_i_1_n_0 ,\add_ln55_5_reg_1410_reg[19]_i_1_n_1 ,\add_ln55_5_reg_1410_reg[19]_i_1_n_2 ,\add_ln55_5_reg_1410_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_5_reg_1410[19]_i_2_n_0 ,\add_ln55_5_reg_1410[19]_i_3_n_0 ,\add_ln55_5_reg_1410[19]_i_4_n_0 ,\add_ln55_5_reg_1410[19]_i_5_n_0 }),
        .O(add_ln55_5_fu_920_p2[19:16]),
        .S({\add_ln55_5_reg_1410[19]_i_6_n_0 ,\add_ln55_5_reg_1410[19]_i_7_n_0 ,\add_ln55_5_reg_1410[19]_i_8_n_0 ,\add_ln55_5_reg_1410[19]_i_9_n_0 }));
  FDRE \add_ln55_5_reg_1410_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[1]),
        .Q(add_ln55_5_reg_1410[1]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[20]),
        .Q(add_ln55_5_reg_1410[20]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[21]),
        .Q(add_ln55_5_reg_1410[21]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[22]),
        .Q(add_ln55_5_reg_1410[22]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[23]),
        .Q(add_ln55_5_reg_1410[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_5_reg_1410_reg[23]_i_1 
       (.CI(\add_ln55_5_reg_1410_reg[19]_i_1_n_0 ),
        .CO({\add_ln55_5_reg_1410_reg[23]_i_1_n_0 ,\add_ln55_5_reg_1410_reg[23]_i_1_n_1 ,\add_ln55_5_reg_1410_reg[23]_i_1_n_2 ,\add_ln55_5_reg_1410_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_5_reg_1410[23]_i_2_n_0 ,\add_ln55_5_reg_1410[23]_i_3_n_0 ,\add_ln55_5_reg_1410[23]_i_4_n_0 ,\add_ln55_5_reg_1410[23]_i_5_n_0 }),
        .O(add_ln55_5_fu_920_p2[23:20]),
        .S({\add_ln55_5_reg_1410[23]_i_6_n_0 ,\add_ln55_5_reg_1410[23]_i_7_n_0 ,\add_ln55_5_reg_1410[23]_i_8_n_0 ,\add_ln55_5_reg_1410[23]_i_9_n_0 }));
  FDRE \add_ln55_5_reg_1410_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[24]),
        .Q(add_ln55_5_reg_1410[24]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[25]),
        .Q(add_ln55_5_reg_1410[25]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[26]),
        .Q(add_ln55_5_reg_1410[26]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[27]),
        .Q(add_ln55_5_reg_1410[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_5_reg_1410_reg[27]_i_1 
       (.CI(\add_ln55_5_reg_1410_reg[23]_i_1_n_0 ),
        .CO({\add_ln55_5_reg_1410_reg[27]_i_1_n_0 ,\add_ln55_5_reg_1410_reg[27]_i_1_n_1 ,\add_ln55_5_reg_1410_reg[27]_i_1_n_2 ,\add_ln55_5_reg_1410_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_5_reg_1410[27]_i_2_n_0 ,\add_ln55_5_reg_1410[27]_i_3_n_0 ,\add_ln55_5_reg_1410[27]_i_4_n_0 ,\add_ln55_5_reg_1410[27]_i_5_n_0 }),
        .O(add_ln55_5_fu_920_p2[27:24]),
        .S({\add_ln55_5_reg_1410[27]_i_6_n_0 ,\add_ln55_5_reg_1410[27]_i_7_n_0 ,\add_ln55_5_reg_1410[27]_i_8_n_0 ,\add_ln55_5_reg_1410[27]_i_9_n_0 }));
  FDRE \add_ln55_5_reg_1410_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[28]),
        .Q(add_ln55_5_reg_1410[28]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[29]),
        .Q(add_ln55_5_reg_1410[29]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[2]),
        .Q(add_ln55_5_reg_1410[2]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[30]),
        .Q(add_ln55_5_reg_1410[30]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[31]),
        .Q(add_ln55_5_reg_1410[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_5_reg_1410_reg[31]_i_1 
       (.CI(\add_ln55_5_reg_1410_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln55_5_reg_1410_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln55_5_reg_1410_reg[31]_i_1_n_1 ,\add_ln55_5_reg_1410_reg[31]_i_1_n_2 ,\add_ln55_5_reg_1410_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln55_5_reg_1410[31]_i_2_n_0 ,\add_ln55_5_reg_1410[31]_i_3_n_0 ,\add_ln55_5_reg_1410[31]_i_4_n_0 }),
        .O(add_ln55_5_fu_920_p2[31:28]),
        .S({\add_ln55_5_reg_1410[31]_i_5_n_0 ,\add_ln55_5_reg_1410[31]_i_6_n_0 ,\add_ln55_5_reg_1410[31]_i_7_n_0 ,\add_ln55_5_reg_1410[31]_i_8_n_0 }));
  FDRE \add_ln55_5_reg_1410_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[3]),
        .Q(add_ln55_5_reg_1410[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_5_reg_1410_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_5_reg_1410_reg[3]_i_1_n_0 ,\add_ln55_5_reg_1410_reg[3]_i_1_n_1 ,\add_ln55_5_reg_1410_reg[3]_i_1_n_2 ,\add_ln55_5_reg_1410_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_5_reg_1410[3]_i_2_n_0 ,\add_ln55_5_reg_1410[3]_i_3_n_0 ,\add_ln55_5_reg_1410[3]_i_4_n_0 ,mul_ln55_5_reg_1355[0]}),
        .O(add_ln55_5_fu_920_p2[3:0]),
        .S({\add_ln55_5_reg_1410[3]_i_5_n_0 ,\add_ln55_5_reg_1410[3]_i_6_n_0 ,\add_ln55_5_reg_1410[3]_i_7_n_0 ,\add_ln55_5_reg_1410[3]_i_8_n_0 }));
  FDRE \add_ln55_5_reg_1410_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[4]),
        .Q(add_ln55_5_reg_1410[4]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[5]),
        .Q(add_ln55_5_reg_1410[5]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[6]),
        .Q(add_ln55_5_reg_1410[6]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[7]),
        .Q(add_ln55_5_reg_1410[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_5_reg_1410_reg[7]_i_1 
       (.CI(\add_ln55_5_reg_1410_reg[3]_i_1_n_0 ),
        .CO({\add_ln55_5_reg_1410_reg[7]_i_1_n_0 ,\add_ln55_5_reg_1410_reg[7]_i_1_n_1 ,\add_ln55_5_reg_1410_reg[7]_i_1_n_2 ,\add_ln55_5_reg_1410_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_5_reg_1410[7]_i_2_n_0 ,\add_ln55_5_reg_1410[7]_i_3_n_0 ,\add_ln55_5_reg_1410[7]_i_4_n_0 ,\add_ln55_5_reg_1410[7]_i_5_n_0 }),
        .O(add_ln55_5_fu_920_p2[7:4]),
        .S({\add_ln55_5_reg_1410[7]_i_6_n_0 ,\add_ln55_5_reg_1410[7]_i_7_n_0 ,\add_ln55_5_reg_1410[7]_i_8_n_0 ,\add_ln55_5_reg_1410[7]_i_9_n_0 }));
  FDRE \add_ln55_5_reg_1410_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[8]),
        .Q(add_ln55_5_reg_1410[8]),
        .R(1'b0));
  FDRE \add_ln55_5_reg_1410_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_5_fu_920_p2[9]),
        .Q(add_ln55_5_reg_1410[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[11]_i_2 
       (.I0(mul_ln55_7_reg_1365[11]),
        .I1(mul_ln55_8_reg_1370[11]),
        .O(\add_ln55_7_reg_1415[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[11]_i_3 
       (.I0(mul_ln55_7_reg_1365[10]),
        .I1(mul_ln55_8_reg_1370[10]),
        .O(\add_ln55_7_reg_1415[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[11]_i_4 
       (.I0(mul_ln55_7_reg_1365[9]),
        .I1(mul_ln55_8_reg_1370[9]),
        .O(\add_ln55_7_reg_1415[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[11]_i_5 
       (.I0(mul_ln55_7_reg_1365[8]),
        .I1(mul_ln55_8_reg_1370[8]),
        .O(\add_ln55_7_reg_1415[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[15]_i_2 
       (.I0(mul_ln55_7_reg_1365[15]),
        .I1(mul_ln55_8_reg_1370[15]),
        .O(\add_ln55_7_reg_1415[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[15]_i_3 
       (.I0(mul_ln55_7_reg_1365[14]),
        .I1(mul_ln55_8_reg_1370[14]),
        .O(\add_ln55_7_reg_1415[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[15]_i_4 
       (.I0(mul_ln55_7_reg_1365[13]),
        .I1(mul_ln55_8_reg_1370[13]),
        .O(\add_ln55_7_reg_1415[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[15]_i_5 
       (.I0(mul_ln55_7_reg_1365[12]),
        .I1(mul_ln55_8_reg_1370[12]),
        .O(\add_ln55_7_reg_1415[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[19]_i_2 
       (.I0(mul_ln55_7_reg_1365[19]),
        .I1(mul_ln55_8_reg_1370[19]),
        .O(\add_ln55_7_reg_1415[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[19]_i_3 
       (.I0(mul_ln55_7_reg_1365[18]),
        .I1(mul_ln55_8_reg_1370[18]),
        .O(\add_ln55_7_reg_1415[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[19]_i_4 
       (.I0(mul_ln55_7_reg_1365[17]),
        .I1(mul_ln55_8_reg_1370[17]),
        .O(\add_ln55_7_reg_1415[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[19]_i_5 
       (.I0(mul_ln55_7_reg_1365[16]),
        .I1(mul_ln55_8_reg_1370[16]),
        .O(\add_ln55_7_reg_1415[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[23]_i_2 
       (.I0(mul_ln55_7_reg_1365[23]),
        .I1(mul_ln55_8_reg_1370[23]),
        .O(\add_ln55_7_reg_1415[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[23]_i_3 
       (.I0(mul_ln55_7_reg_1365[22]),
        .I1(mul_ln55_8_reg_1370[22]),
        .O(\add_ln55_7_reg_1415[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[23]_i_4 
       (.I0(mul_ln55_7_reg_1365[21]),
        .I1(mul_ln55_8_reg_1370[21]),
        .O(\add_ln55_7_reg_1415[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[23]_i_5 
       (.I0(mul_ln55_7_reg_1365[20]),
        .I1(mul_ln55_8_reg_1370[20]),
        .O(\add_ln55_7_reg_1415[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[27]_i_2 
       (.I0(mul_ln55_7_reg_1365[27]),
        .I1(mul_ln55_8_reg_1370[27]),
        .O(\add_ln55_7_reg_1415[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[27]_i_3 
       (.I0(mul_ln55_7_reg_1365[26]),
        .I1(mul_ln55_8_reg_1370[26]),
        .O(\add_ln55_7_reg_1415[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[27]_i_4 
       (.I0(mul_ln55_7_reg_1365[25]),
        .I1(mul_ln55_8_reg_1370[25]),
        .O(\add_ln55_7_reg_1415[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[27]_i_5 
       (.I0(mul_ln55_7_reg_1365[24]),
        .I1(mul_ln55_8_reg_1370[24]),
        .O(\add_ln55_7_reg_1415[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[31]_i_2 
       (.I0(mul_ln55_7_reg_1365[31]),
        .I1(mul_ln55_8_reg_1370[31]),
        .O(\add_ln55_7_reg_1415[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[31]_i_3 
       (.I0(mul_ln55_7_reg_1365[30]),
        .I1(mul_ln55_8_reg_1370[30]),
        .O(\add_ln55_7_reg_1415[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[31]_i_4 
       (.I0(mul_ln55_7_reg_1365[29]),
        .I1(mul_ln55_8_reg_1370[29]),
        .O(\add_ln55_7_reg_1415[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[31]_i_5 
       (.I0(mul_ln55_7_reg_1365[28]),
        .I1(mul_ln55_8_reg_1370[28]),
        .O(\add_ln55_7_reg_1415[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[3]_i_2 
       (.I0(mul_ln55_7_reg_1365[3]),
        .I1(mul_ln55_8_reg_1370[3]),
        .O(\add_ln55_7_reg_1415[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[3]_i_3 
       (.I0(mul_ln55_7_reg_1365[2]),
        .I1(mul_ln55_8_reg_1370[2]),
        .O(\add_ln55_7_reg_1415[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[3]_i_4 
       (.I0(mul_ln55_7_reg_1365[1]),
        .I1(mul_ln55_8_reg_1370[1]),
        .O(\add_ln55_7_reg_1415[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[3]_i_5 
       (.I0(mul_ln55_7_reg_1365[0]),
        .I1(mul_ln55_8_reg_1370[0]),
        .O(\add_ln55_7_reg_1415[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[7]_i_2 
       (.I0(mul_ln55_7_reg_1365[7]),
        .I1(mul_ln55_8_reg_1370[7]),
        .O(\add_ln55_7_reg_1415[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[7]_i_3 
       (.I0(mul_ln55_7_reg_1365[6]),
        .I1(mul_ln55_8_reg_1370[6]),
        .O(\add_ln55_7_reg_1415[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[7]_i_4 
       (.I0(mul_ln55_7_reg_1365[5]),
        .I1(mul_ln55_8_reg_1370[5]),
        .O(\add_ln55_7_reg_1415[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_7_reg_1415[7]_i_5 
       (.I0(mul_ln55_7_reg_1365[4]),
        .I1(mul_ln55_8_reg_1370[4]),
        .O(\add_ln55_7_reg_1415[7]_i_5_n_0 ));
  FDRE \add_ln55_7_reg_1415_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[0]),
        .Q(add_ln55_7_reg_1415[0]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[10]),
        .Q(add_ln55_7_reg_1415[10]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[11]),
        .Q(add_ln55_7_reg_1415[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_7_reg_1415_reg[11]_i_1 
       (.CI(\add_ln55_7_reg_1415_reg[7]_i_1_n_0 ),
        .CO({\add_ln55_7_reg_1415_reg[11]_i_1_n_0 ,\add_ln55_7_reg_1415_reg[11]_i_1_n_1 ,\add_ln55_7_reg_1415_reg[11]_i_1_n_2 ,\add_ln55_7_reg_1415_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_7_reg_1365[11:8]),
        .O(add_ln55_7_fu_926_p2[11:8]),
        .S({\add_ln55_7_reg_1415[11]_i_2_n_0 ,\add_ln55_7_reg_1415[11]_i_3_n_0 ,\add_ln55_7_reg_1415[11]_i_4_n_0 ,\add_ln55_7_reg_1415[11]_i_5_n_0 }));
  FDRE \add_ln55_7_reg_1415_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[12]),
        .Q(add_ln55_7_reg_1415[12]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[13]),
        .Q(add_ln55_7_reg_1415[13]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[14]),
        .Q(add_ln55_7_reg_1415[14]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[15]),
        .Q(add_ln55_7_reg_1415[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_7_reg_1415_reg[15]_i_1 
       (.CI(\add_ln55_7_reg_1415_reg[11]_i_1_n_0 ),
        .CO({\add_ln55_7_reg_1415_reg[15]_i_1_n_0 ,\add_ln55_7_reg_1415_reg[15]_i_1_n_1 ,\add_ln55_7_reg_1415_reg[15]_i_1_n_2 ,\add_ln55_7_reg_1415_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_7_reg_1365[15:12]),
        .O(add_ln55_7_fu_926_p2[15:12]),
        .S({\add_ln55_7_reg_1415[15]_i_2_n_0 ,\add_ln55_7_reg_1415[15]_i_3_n_0 ,\add_ln55_7_reg_1415[15]_i_4_n_0 ,\add_ln55_7_reg_1415[15]_i_5_n_0 }));
  FDRE \add_ln55_7_reg_1415_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[16]),
        .Q(add_ln55_7_reg_1415[16]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[17]),
        .Q(add_ln55_7_reg_1415[17]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[18]),
        .Q(add_ln55_7_reg_1415[18]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[19]),
        .Q(add_ln55_7_reg_1415[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_7_reg_1415_reg[19]_i_1 
       (.CI(\add_ln55_7_reg_1415_reg[15]_i_1_n_0 ),
        .CO({\add_ln55_7_reg_1415_reg[19]_i_1_n_0 ,\add_ln55_7_reg_1415_reg[19]_i_1_n_1 ,\add_ln55_7_reg_1415_reg[19]_i_1_n_2 ,\add_ln55_7_reg_1415_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_7_reg_1365[19:16]),
        .O(add_ln55_7_fu_926_p2[19:16]),
        .S({\add_ln55_7_reg_1415[19]_i_2_n_0 ,\add_ln55_7_reg_1415[19]_i_3_n_0 ,\add_ln55_7_reg_1415[19]_i_4_n_0 ,\add_ln55_7_reg_1415[19]_i_5_n_0 }));
  FDRE \add_ln55_7_reg_1415_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[1]),
        .Q(add_ln55_7_reg_1415[1]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[20]),
        .Q(add_ln55_7_reg_1415[20]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[21]),
        .Q(add_ln55_7_reg_1415[21]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[22]),
        .Q(add_ln55_7_reg_1415[22]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[23]),
        .Q(add_ln55_7_reg_1415[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_7_reg_1415_reg[23]_i_1 
       (.CI(\add_ln55_7_reg_1415_reg[19]_i_1_n_0 ),
        .CO({\add_ln55_7_reg_1415_reg[23]_i_1_n_0 ,\add_ln55_7_reg_1415_reg[23]_i_1_n_1 ,\add_ln55_7_reg_1415_reg[23]_i_1_n_2 ,\add_ln55_7_reg_1415_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_7_reg_1365[23:20]),
        .O(add_ln55_7_fu_926_p2[23:20]),
        .S({\add_ln55_7_reg_1415[23]_i_2_n_0 ,\add_ln55_7_reg_1415[23]_i_3_n_0 ,\add_ln55_7_reg_1415[23]_i_4_n_0 ,\add_ln55_7_reg_1415[23]_i_5_n_0 }));
  FDRE \add_ln55_7_reg_1415_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[24]),
        .Q(add_ln55_7_reg_1415[24]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[25]),
        .Q(add_ln55_7_reg_1415[25]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[26]),
        .Q(add_ln55_7_reg_1415[26]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[27]),
        .Q(add_ln55_7_reg_1415[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_7_reg_1415_reg[27]_i_1 
       (.CI(\add_ln55_7_reg_1415_reg[23]_i_1_n_0 ),
        .CO({\add_ln55_7_reg_1415_reg[27]_i_1_n_0 ,\add_ln55_7_reg_1415_reg[27]_i_1_n_1 ,\add_ln55_7_reg_1415_reg[27]_i_1_n_2 ,\add_ln55_7_reg_1415_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_7_reg_1365[27:24]),
        .O(add_ln55_7_fu_926_p2[27:24]),
        .S({\add_ln55_7_reg_1415[27]_i_2_n_0 ,\add_ln55_7_reg_1415[27]_i_3_n_0 ,\add_ln55_7_reg_1415[27]_i_4_n_0 ,\add_ln55_7_reg_1415[27]_i_5_n_0 }));
  FDRE \add_ln55_7_reg_1415_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[28]),
        .Q(add_ln55_7_reg_1415[28]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[29]),
        .Q(add_ln55_7_reg_1415[29]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[2]),
        .Q(add_ln55_7_reg_1415[2]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[30]),
        .Q(add_ln55_7_reg_1415[30]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[31]),
        .Q(add_ln55_7_reg_1415[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_7_reg_1415_reg[31]_i_1 
       (.CI(\add_ln55_7_reg_1415_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln55_7_reg_1415_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln55_7_reg_1415_reg[31]_i_1_n_1 ,\add_ln55_7_reg_1415_reg[31]_i_1_n_2 ,\add_ln55_7_reg_1415_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln55_7_reg_1365[30:28]}),
        .O(add_ln55_7_fu_926_p2[31:28]),
        .S({\add_ln55_7_reg_1415[31]_i_2_n_0 ,\add_ln55_7_reg_1415[31]_i_3_n_0 ,\add_ln55_7_reg_1415[31]_i_4_n_0 ,\add_ln55_7_reg_1415[31]_i_5_n_0 }));
  FDRE \add_ln55_7_reg_1415_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[3]),
        .Q(add_ln55_7_reg_1415[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_7_reg_1415_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_7_reg_1415_reg[3]_i_1_n_0 ,\add_ln55_7_reg_1415_reg[3]_i_1_n_1 ,\add_ln55_7_reg_1415_reg[3]_i_1_n_2 ,\add_ln55_7_reg_1415_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_7_reg_1365[3:0]),
        .O(add_ln55_7_fu_926_p2[3:0]),
        .S({\add_ln55_7_reg_1415[3]_i_2_n_0 ,\add_ln55_7_reg_1415[3]_i_3_n_0 ,\add_ln55_7_reg_1415[3]_i_4_n_0 ,\add_ln55_7_reg_1415[3]_i_5_n_0 }));
  FDRE \add_ln55_7_reg_1415_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[4]),
        .Q(add_ln55_7_reg_1415[4]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[5]),
        .Q(add_ln55_7_reg_1415[5]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[6]),
        .Q(add_ln55_7_reg_1415[6]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[7]),
        .Q(add_ln55_7_reg_1415[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_7_reg_1415_reg[7]_i_1 
       (.CI(\add_ln55_7_reg_1415_reg[3]_i_1_n_0 ),
        .CO({\add_ln55_7_reg_1415_reg[7]_i_1_n_0 ,\add_ln55_7_reg_1415_reg[7]_i_1_n_1 ,\add_ln55_7_reg_1415_reg[7]_i_1_n_2 ,\add_ln55_7_reg_1415_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_7_reg_1365[7:4]),
        .O(add_ln55_7_fu_926_p2[7:4]),
        .S({\add_ln55_7_reg_1415[7]_i_2_n_0 ,\add_ln55_7_reg_1415[7]_i_3_n_0 ,\add_ln55_7_reg_1415[7]_i_4_n_0 ,\add_ln55_7_reg_1415[7]_i_5_n_0 }));
  FDRE \add_ln55_7_reg_1415_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[8]),
        .Q(add_ln55_7_reg_1415[8]),
        .R(1'b0));
  FDRE \add_ln55_7_reg_1415_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_7_fu_926_p2[9]),
        .Q(add_ln55_7_reg_1415[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[11]_i_2 
       (.I0(mul_ln55_9_reg_1375[11]),
        .I1(mul_ln55_10_reg_1380[11]),
        .O(\add_ln55_8_reg_1420[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[11]_i_3 
       (.I0(mul_ln55_9_reg_1375[10]),
        .I1(mul_ln55_10_reg_1380[10]),
        .O(\add_ln55_8_reg_1420[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[11]_i_4 
       (.I0(mul_ln55_9_reg_1375[9]),
        .I1(mul_ln55_10_reg_1380[9]),
        .O(\add_ln55_8_reg_1420[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[11]_i_5 
       (.I0(mul_ln55_9_reg_1375[8]),
        .I1(mul_ln55_10_reg_1380[8]),
        .O(\add_ln55_8_reg_1420[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[15]_i_2 
       (.I0(mul_ln55_9_reg_1375[15]),
        .I1(mul_ln55_10_reg_1380[15]),
        .O(\add_ln55_8_reg_1420[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[15]_i_3 
       (.I0(mul_ln55_9_reg_1375[14]),
        .I1(mul_ln55_10_reg_1380[14]),
        .O(\add_ln55_8_reg_1420[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[15]_i_4 
       (.I0(mul_ln55_9_reg_1375[13]),
        .I1(mul_ln55_10_reg_1380[13]),
        .O(\add_ln55_8_reg_1420[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[15]_i_5 
       (.I0(mul_ln55_9_reg_1375[12]),
        .I1(mul_ln55_10_reg_1380[12]),
        .O(\add_ln55_8_reg_1420[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[19]_i_2 
       (.I0(mul_ln55_9_reg_1375[19]),
        .I1(mul_ln55_10_reg_1380[19]),
        .O(\add_ln55_8_reg_1420[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[19]_i_3 
       (.I0(mul_ln55_9_reg_1375[18]),
        .I1(mul_ln55_10_reg_1380[18]),
        .O(\add_ln55_8_reg_1420[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[19]_i_4 
       (.I0(mul_ln55_9_reg_1375[17]),
        .I1(mul_ln55_10_reg_1380[17]),
        .O(\add_ln55_8_reg_1420[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[19]_i_5 
       (.I0(mul_ln55_9_reg_1375[16]),
        .I1(mul_ln55_10_reg_1380[16]),
        .O(\add_ln55_8_reg_1420[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[23]_i_2 
       (.I0(mul_ln55_9_reg_1375[23]),
        .I1(mul_ln55_10_reg_1380[23]),
        .O(\add_ln55_8_reg_1420[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[23]_i_3 
       (.I0(mul_ln55_9_reg_1375[22]),
        .I1(mul_ln55_10_reg_1380[22]),
        .O(\add_ln55_8_reg_1420[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[23]_i_4 
       (.I0(mul_ln55_9_reg_1375[21]),
        .I1(mul_ln55_10_reg_1380[21]),
        .O(\add_ln55_8_reg_1420[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[23]_i_5 
       (.I0(mul_ln55_9_reg_1375[20]),
        .I1(mul_ln55_10_reg_1380[20]),
        .O(\add_ln55_8_reg_1420[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[27]_i_2 
       (.I0(mul_ln55_9_reg_1375[27]),
        .I1(mul_ln55_10_reg_1380[27]),
        .O(\add_ln55_8_reg_1420[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[27]_i_3 
       (.I0(mul_ln55_9_reg_1375[26]),
        .I1(mul_ln55_10_reg_1380[26]),
        .O(\add_ln55_8_reg_1420[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[27]_i_4 
       (.I0(mul_ln55_9_reg_1375[25]),
        .I1(mul_ln55_10_reg_1380[25]),
        .O(\add_ln55_8_reg_1420[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[27]_i_5 
       (.I0(mul_ln55_9_reg_1375[24]),
        .I1(mul_ln55_10_reg_1380[24]),
        .O(\add_ln55_8_reg_1420[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[31]_i_2 
       (.I0(mul_ln55_9_reg_1375[31]),
        .I1(mul_ln55_10_reg_1380[31]),
        .O(\add_ln55_8_reg_1420[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[31]_i_3 
       (.I0(mul_ln55_9_reg_1375[30]),
        .I1(mul_ln55_10_reg_1380[30]),
        .O(\add_ln55_8_reg_1420[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[31]_i_4 
       (.I0(mul_ln55_9_reg_1375[29]),
        .I1(mul_ln55_10_reg_1380[29]),
        .O(\add_ln55_8_reg_1420[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[31]_i_5 
       (.I0(mul_ln55_9_reg_1375[28]),
        .I1(mul_ln55_10_reg_1380[28]),
        .O(\add_ln55_8_reg_1420[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[3]_i_2 
       (.I0(mul_ln55_9_reg_1375[3]),
        .I1(mul_ln55_10_reg_1380[3]),
        .O(\add_ln55_8_reg_1420[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[3]_i_3 
       (.I0(mul_ln55_9_reg_1375[2]),
        .I1(mul_ln55_10_reg_1380[2]),
        .O(\add_ln55_8_reg_1420[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[3]_i_4 
       (.I0(mul_ln55_9_reg_1375[1]),
        .I1(mul_ln55_10_reg_1380[1]),
        .O(\add_ln55_8_reg_1420[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[3]_i_5 
       (.I0(mul_ln55_9_reg_1375[0]),
        .I1(mul_ln55_10_reg_1380[0]),
        .O(\add_ln55_8_reg_1420[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[7]_i_2 
       (.I0(mul_ln55_9_reg_1375[7]),
        .I1(mul_ln55_10_reg_1380[7]),
        .O(\add_ln55_8_reg_1420[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[7]_i_3 
       (.I0(mul_ln55_9_reg_1375[6]),
        .I1(mul_ln55_10_reg_1380[6]),
        .O(\add_ln55_8_reg_1420[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[7]_i_4 
       (.I0(mul_ln55_9_reg_1375[5]),
        .I1(mul_ln55_10_reg_1380[5]),
        .O(\add_ln55_8_reg_1420[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln55_8_reg_1420[7]_i_5 
       (.I0(mul_ln55_9_reg_1375[4]),
        .I1(mul_ln55_10_reg_1380[4]),
        .O(\add_ln55_8_reg_1420[7]_i_5_n_0 ));
  FDRE \add_ln55_8_reg_1420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[0]),
        .Q(add_ln55_8_reg_1420[0]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[10]),
        .Q(add_ln55_8_reg_1420[10]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[11]),
        .Q(add_ln55_8_reg_1420[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_8_reg_1420_reg[11]_i_1 
       (.CI(\add_ln55_8_reg_1420_reg[7]_i_1_n_0 ),
        .CO({\add_ln55_8_reg_1420_reg[11]_i_1_n_0 ,\add_ln55_8_reg_1420_reg[11]_i_1_n_1 ,\add_ln55_8_reg_1420_reg[11]_i_1_n_2 ,\add_ln55_8_reg_1420_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_9_reg_1375[11:8]),
        .O(add_ln55_8_fu_930_p2[11:8]),
        .S({\add_ln55_8_reg_1420[11]_i_2_n_0 ,\add_ln55_8_reg_1420[11]_i_3_n_0 ,\add_ln55_8_reg_1420[11]_i_4_n_0 ,\add_ln55_8_reg_1420[11]_i_5_n_0 }));
  FDRE \add_ln55_8_reg_1420_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[12]),
        .Q(add_ln55_8_reg_1420[12]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[13]),
        .Q(add_ln55_8_reg_1420[13]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[14]),
        .Q(add_ln55_8_reg_1420[14]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[15]),
        .Q(add_ln55_8_reg_1420[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_8_reg_1420_reg[15]_i_1 
       (.CI(\add_ln55_8_reg_1420_reg[11]_i_1_n_0 ),
        .CO({\add_ln55_8_reg_1420_reg[15]_i_1_n_0 ,\add_ln55_8_reg_1420_reg[15]_i_1_n_1 ,\add_ln55_8_reg_1420_reg[15]_i_1_n_2 ,\add_ln55_8_reg_1420_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_9_reg_1375[15:12]),
        .O(add_ln55_8_fu_930_p2[15:12]),
        .S({\add_ln55_8_reg_1420[15]_i_2_n_0 ,\add_ln55_8_reg_1420[15]_i_3_n_0 ,\add_ln55_8_reg_1420[15]_i_4_n_0 ,\add_ln55_8_reg_1420[15]_i_5_n_0 }));
  FDRE \add_ln55_8_reg_1420_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[16]),
        .Q(add_ln55_8_reg_1420[16]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[17]),
        .Q(add_ln55_8_reg_1420[17]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[18]),
        .Q(add_ln55_8_reg_1420[18]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[19]),
        .Q(add_ln55_8_reg_1420[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_8_reg_1420_reg[19]_i_1 
       (.CI(\add_ln55_8_reg_1420_reg[15]_i_1_n_0 ),
        .CO({\add_ln55_8_reg_1420_reg[19]_i_1_n_0 ,\add_ln55_8_reg_1420_reg[19]_i_1_n_1 ,\add_ln55_8_reg_1420_reg[19]_i_1_n_2 ,\add_ln55_8_reg_1420_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_9_reg_1375[19:16]),
        .O(add_ln55_8_fu_930_p2[19:16]),
        .S({\add_ln55_8_reg_1420[19]_i_2_n_0 ,\add_ln55_8_reg_1420[19]_i_3_n_0 ,\add_ln55_8_reg_1420[19]_i_4_n_0 ,\add_ln55_8_reg_1420[19]_i_5_n_0 }));
  FDRE \add_ln55_8_reg_1420_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[1]),
        .Q(add_ln55_8_reg_1420[1]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[20]),
        .Q(add_ln55_8_reg_1420[20]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[21]),
        .Q(add_ln55_8_reg_1420[21]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[22]),
        .Q(add_ln55_8_reg_1420[22]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[23]),
        .Q(add_ln55_8_reg_1420[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_8_reg_1420_reg[23]_i_1 
       (.CI(\add_ln55_8_reg_1420_reg[19]_i_1_n_0 ),
        .CO({\add_ln55_8_reg_1420_reg[23]_i_1_n_0 ,\add_ln55_8_reg_1420_reg[23]_i_1_n_1 ,\add_ln55_8_reg_1420_reg[23]_i_1_n_2 ,\add_ln55_8_reg_1420_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_9_reg_1375[23:20]),
        .O(add_ln55_8_fu_930_p2[23:20]),
        .S({\add_ln55_8_reg_1420[23]_i_2_n_0 ,\add_ln55_8_reg_1420[23]_i_3_n_0 ,\add_ln55_8_reg_1420[23]_i_4_n_0 ,\add_ln55_8_reg_1420[23]_i_5_n_0 }));
  FDRE \add_ln55_8_reg_1420_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[24]),
        .Q(add_ln55_8_reg_1420[24]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[25]),
        .Q(add_ln55_8_reg_1420[25]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[26]),
        .Q(add_ln55_8_reg_1420[26]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[27]),
        .Q(add_ln55_8_reg_1420[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_8_reg_1420_reg[27]_i_1 
       (.CI(\add_ln55_8_reg_1420_reg[23]_i_1_n_0 ),
        .CO({\add_ln55_8_reg_1420_reg[27]_i_1_n_0 ,\add_ln55_8_reg_1420_reg[27]_i_1_n_1 ,\add_ln55_8_reg_1420_reg[27]_i_1_n_2 ,\add_ln55_8_reg_1420_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_9_reg_1375[27:24]),
        .O(add_ln55_8_fu_930_p2[27:24]),
        .S({\add_ln55_8_reg_1420[27]_i_2_n_0 ,\add_ln55_8_reg_1420[27]_i_3_n_0 ,\add_ln55_8_reg_1420[27]_i_4_n_0 ,\add_ln55_8_reg_1420[27]_i_5_n_0 }));
  FDRE \add_ln55_8_reg_1420_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[28]),
        .Q(add_ln55_8_reg_1420[28]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[29]),
        .Q(add_ln55_8_reg_1420[29]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[2]),
        .Q(add_ln55_8_reg_1420[2]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[30]),
        .Q(add_ln55_8_reg_1420[30]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[31]),
        .Q(add_ln55_8_reg_1420[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_8_reg_1420_reg[31]_i_1 
       (.CI(\add_ln55_8_reg_1420_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln55_8_reg_1420_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln55_8_reg_1420_reg[31]_i_1_n_1 ,\add_ln55_8_reg_1420_reg[31]_i_1_n_2 ,\add_ln55_8_reg_1420_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln55_9_reg_1375[30:28]}),
        .O(add_ln55_8_fu_930_p2[31:28]),
        .S({\add_ln55_8_reg_1420[31]_i_2_n_0 ,\add_ln55_8_reg_1420[31]_i_3_n_0 ,\add_ln55_8_reg_1420[31]_i_4_n_0 ,\add_ln55_8_reg_1420[31]_i_5_n_0 }));
  FDRE \add_ln55_8_reg_1420_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[3]),
        .Q(add_ln55_8_reg_1420[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_8_reg_1420_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_8_reg_1420_reg[3]_i_1_n_0 ,\add_ln55_8_reg_1420_reg[3]_i_1_n_1 ,\add_ln55_8_reg_1420_reg[3]_i_1_n_2 ,\add_ln55_8_reg_1420_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_9_reg_1375[3:0]),
        .O(add_ln55_8_fu_930_p2[3:0]),
        .S({\add_ln55_8_reg_1420[3]_i_2_n_0 ,\add_ln55_8_reg_1420[3]_i_3_n_0 ,\add_ln55_8_reg_1420[3]_i_4_n_0 ,\add_ln55_8_reg_1420[3]_i_5_n_0 }));
  FDRE \add_ln55_8_reg_1420_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[4]),
        .Q(add_ln55_8_reg_1420[4]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[5]),
        .Q(add_ln55_8_reg_1420[5]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[6]),
        .Q(add_ln55_8_reg_1420[6]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[7]),
        .Q(add_ln55_8_reg_1420[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_8_reg_1420_reg[7]_i_1 
       (.CI(\add_ln55_8_reg_1420_reg[3]_i_1_n_0 ),
        .CO({\add_ln55_8_reg_1420_reg[7]_i_1_n_0 ,\add_ln55_8_reg_1420_reg[7]_i_1_n_1 ,\add_ln55_8_reg_1420_reg[7]_i_1_n_2 ,\add_ln55_8_reg_1420_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln55_9_reg_1375[7:4]),
        .O(add_ln55_8_fu_930_p2[7:4]),
        .S({\add_ln55_8_reg_1420[7]_i_2_n_0 ,\add_ln55_8_reg_1420[7]_i_3_n_0 ,\add_ln55_8_reg_1420[7]_i_4_n_0 ,\add_ln55_8_reg_1420[7]_i_5_n_0 }));
  FDRE \add_ln55_8_reg_1420_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[8]),
        .Q(add_ln55_8_reg_1420[8]),
        .R(1'b0));
  FDRE \add_ln55_8_reg_1420_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln55_8_fu_930_p2[9]),
        .Q(add_ln55_8_reg_1420[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5 " *) 
  SRL16E \add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln57_reg_1071[0]),
        .Q(\add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5 " *) 
  SRL16E \add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln57_reg_1071[1]),
        .Q(\add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5 " *) 
  SRL16E \add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln57_reg_1071[2]),
        .Q(\add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5 " *) 
  SRL16E \add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln57_reg_1071[3]),
        .Q(\add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6 " *) 
  SRL16E \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln57_fu_853_p2[4]),
        .Q(\add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6 " *) 
  SRL16E \add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln57_fu_853_p2[5]),
        .Q(\add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6 " *) 
  SRL16E \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln57_fu_853_p2[6]),
        .Q(\add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6 " *) 
  SRL16E \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln57_fu_853_p2[7]),
        .Q(\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_n_0 ));
  FDRE \add_ln57_reg_1071_pp0_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5_n_0 ),
        .Q(add_ln57_reg_1071_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \add_ln57_reg_1071_pp0_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5_n_0 ),
        .Q(add_ln57_reg_1071_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \add_ln57_reg_1071_pp0_iter6_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5_n_0 ),
        .Q(add_ln57_reg_1071_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \add_ln57_reg_1071_pp0_iter6_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5_n_0 ),
        .Q(add_ln57_reg_1071_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \add_ln57_reg_1071_pp0_iter6_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_n_0 ),
        .Q(add_ln57_reg_1071_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \add_ln57_reg_1071_pp0_iter6_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6_n_0 ),
        .Q(add_ln57_reg_1071_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \add_ln57_reg_1071_pp0_iter6_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_n_0 ),
        .Q(add_ln57_reg_1071_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \add_ln57_reg_1071_pp0_iter6_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_n_0 ),
        .Q(add_ln57_reg_1071_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \add_ln57_reg_1071_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(j3_fu_244[0]),
        .Q(add_ln57_reg_1071[0]),
        .R(flow_control_loop_delay_pipe_U_n_1));
  FDRE \add_ln57_reg_1071_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(j3_fu_244[1]),
        .Q(add_ln57_reg_1071[1]),
        .R(flow_control_loop_delay_pipe_U_n_1));
  FDRE \add_ln57_reg_1071_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(j3_fu_244[2]),
        .Q(add_ln57_reg_1071[2]),
        .R(flow_control_loop_delay_pipe_U_n_1));
  FDRE \add_ln57_reg_1071_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(j3_fu_244[3]),
        .Q(add_ln57_reg_1071[3]),
        .R(flow_control_loop_delay_pipe_U_n_1));
  FDRE ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/ap_loop_exit_ready_pp0_iter7_reg_reg_srl6" *) 
  SRL16E ap_loop_exit_ready_pp0_iter7_reg_reg_srl6
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter7_reg_reg_srl6_n_0));
  FDRE ap_loop_exit_ready_pp0_iter8_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter7_reg_reg_srl6_n_0),
        .Q(ap_loop_exit_ready_pp0_iter8_reg),
        .R(1'b0));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi control_s_axi_U
       (.E(ap_enable_reg_pp0_iter0),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .Q(i2_fu_240[2:0]),
        .address0(add_ln57_reg_1071_pp0_iter6_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter6_reg(control_s_axi_U_n_5),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_idle(ap_idle),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter8_reg(ap_loop_exit_ready_pp0_iter8_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .buff0_reg(flow_control_loop_delay_pipe_U_n_33),
        .buff0_reg_0(flow_control_loop_delay_pipe_U_n_38),
        .buff0_reg_1(flow_control_loop_delay_pipe_U_n_32),
        .buff0_reg_2(flow_control_loop_delay_pipe_U_n_37),
        .buff0_reg_3(flow_control_loop_delay_pipe_U_n_31),
        .buff0_reg_4(flow_control_loop_delay_pipe_U_n_36),
        .buff0_reg_5(flow_control_loop_delay_pipe_U_n_34),
        .buff0_reg_6(flow_control_loop_delay_pipe_U_n_39),
        .buff0_reg_7(flow_control_loop_delay_pipe_U_n_35),
        .buff0_reg_8(flow_control_loop_delay_pipe_U_n_40),
        .\i2_fu_240_reg[0] (control_s_axi_U_n_4),
        .\i2_fu_240_reg[1] (control_s_axi_U_n_3),
        .i_fu_789_p3(i_fu_789_p3),
        .int_ap_start_reg_0(control_s_axi_U_n_6),
        .int_ap_start_reg_1(control_s_axi_U_n_7),
        .int_ap_start_reg_10(control_s_axi_U_n_16),
        .int_ap_start_reg_2(control_s_axi_U_n_8),
        .int_ap_start_reg_3(control_s_axi_U_n_9),
        .int_ap_start_reg_4(control_s_axi_U_n_10),
        .int_ap_start_reg_5(control_s_axi_U_n_11),
        .int_ap_start_reg_6(control_s_axi_U_n_12),
        .int_ap_start_reg_7(control_s_axi_U_n_13),
        .int_ap_start_reg_8(control_s_axi_U_n_14),
        .int_ap_start_reg_9(control_s_axi_U_n_15),
        .interrupt(interrupt),
        .mem_reg(sum_1_reg_1435),
        .q00(\int_A_0/q00 ),
        .q00_0(\int_A_1/q00 ),
        .q00_1(\int_A_2/q00 ),
        .q00_10(\int_A_11/q00 ),
        .q00_11(\int_A_12/q00 ),
        .q00_12(\int_A_13/q00 ),
        .q00_13(\int_A_14/q00 ),
        .q00_14(\int_A_15/q00 ),
        .q00_15(\int_B_0/q00 ),
        .q00_16(\int_B_1/q00 ),
        .q00_17(\int_B_2/q00 ),
        .q00_18(\int_B_3/q00 ),
        .q00_19(\int_B_4/q00 ),
        .q00_2(\int_A_3/q00 ),
        .q00_20(\int_B_5/q00 ),
        .q00_21(\int_B_6/q00 ),
        .q00_22(\int_B_7/q00 ),
        .q00_23(\int_B_8/q00 ),
        .q00_24(\int_B_9/q00 ),
        .q00_25(\int_B_10/q00 ),
        .q00_26(\int_B_11/q00 ),
        .q00_27(\int_B_12/q00 ),
        .q00_28(\int_B_13/q00 ),
        .q00_29(\int_B_14/q00 ),
        .q00_3(\int_A_4/q00 ),
        .q00_30(\int_B_15/q00 ),
        .q00_4(\int_A_5/q00 ),
        .q00_5(\int_A_6/q00 ),
        .q00_6(\int_A_7/q00 ),
        .q00_7(\int_A_8/q00 ),
        .q00_8(\int_A_9/q00 ),
        .q00_9(\int_A_10/q00 ),
        .rewind_ap_ready_reg(rewind_ap_ready_reg),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[13:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .select_ln38_fu_781_p3(select_ln38_fu_781_p3),
        .tmp_product__0(flow_control_loop_delay_pipe_U_n_60),
        .tmp_product__0_0(flow_control_loop_delay_pipe_U_n_55),
        .tmp_product__0_1(flow_control_loop_delay_pipe_U_n_50),
        .tmp_product__0_10(flow_control_loop_delay_pipe_U_n_43),
        .tmp_product__0_11(flow_control_loop_delay_pipe_U_n_57),
        .tmp_product__0_12(flow_control_loop_delay_pipe_U_n_52),
        .tmp_product__0_13(flow_control_loop_delay_pipe_U_n_47),
        .tmp_product__0_14(flow_control_loop_delay_pipe_U_n_42),
        .tmp_product__0_15(flow_control_loop_delay_pipe_U_n_56),
        .tmp_product__0_16(flow_control_loop_delay_pipe_U_n_51),
        .tmp_product__0_17(flow_control_loop_delay_pipe_U_n_46),
        .tmp_product__0_18(flow_control_loop_delay_pipe_U_n_41),
        .tmp_product__0_2(flow_control_loop_delay_pipe_U_n_45),
        .tmp_product__0_3(flow_control_loop_delay_pipe_U_n_59),
        .tmp_product__0_4(flow_control_loop_delay_pipe_U_n_54),
        .tmp_product__0_5(flow_control_loop_delay_pipe_U_n_49),
        .tmp_product__0_6(flow_control_loop_delay_pipe_U_n_44),
        .tmp_product__0_7(flow_control_loop_delay_pipe_U_n_58),
        .tmp_product__0_8(flow_control_loop_delay_pipe_U_n_53),
        .tmp_product__0_9(flow_control_loop_delay_pipe_U_n_48));
  bd_0_hls_inst_0_matrix_mult_hw_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U
       (.D(add_ln38_1_fu_865_p2),
        .Q(indvar_flatten1_fu_236),
        .add_ln57_fu_853_p2(add_ln57_fu_853_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_idle(ap_idle),
        .ap_loop_exit_ready(ap_loop_exit_ready),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\i2_fu_240_reg[2] (control_s_axi_U_n_4),
        .\i2_fu_240_reg[3] (i2_fu_240),
        .\i2_fu_240_reg[3]_0 (control_s_axi_U_n_3),
        .icmp_ln38_fu_877_p2(icmp_ln38_fu_877_p2),
        .icmp_ln38_reg_1161(icmp_ln38_reg_1161),
        .\icmp_ln38_reg_1161_reg[0] (flow_control_loop_delay_pipe_U_n_1),
        .icmp_ln39_fu_871_p2(icmp_ln39_fu_871_p2),
        .icmp_ln39_reg_1156(icmp_ln39_reg_1156),
        .\icmp_ln39_reg_1156_reg[0] (i_fu_789_p3),
        .\icmp_ln39_reg_1156_reg[0]_0 (flow_control_loop_delay_pipe_U_n_31),
        .\icmp_ln39_reg_1156_reg[0]_1 (flow_control_loop_delay_pipe_U_n_32),
        .\icmp_ln39_reg_1156_reg[0]_2 (flow_control_loop_delay_pipe_U_n_33),
        .\icmp_ln39_reg_1156_reg[0]_3 (flow_control_loop_delay_pipe_U_n_34),
        .\icmp_ln39_reg_1156_reg[0]_4 (flow_control_loop_delay_pipe_U_n_35),
        .\icmp_ln39_reg_1156_reg[0]_5 (flow_control_loop_delay_pipe_U_n_36),
        .\icmp_ln39_reg_1156_reg[0]_6 (flow_control_loop_delay_pipe_U_n_37),
        .\icmp_ln39_reg_1156_reg[0]_7 (flow_control_loop_delay_pipe_U_n_38),
        .\icmp_ln39_reg_1156_reg[0]_8 (flow_control_loop_delay_pipe_U_n_39),
        .\icmp_ln39_reg_1156_reg[0]_9 (flow_control_loop_delay_pipe_U_n_40),
        .int_ap_idle_reg(control_s_axi_U_n_5),
        .\j3_fu_244_reg[0] (flow_control_loop_delay_pipe_U_n_56),
        .\j3_fu_244_reg[0]_0 (flow_control_loop_delay_pipe_U_n_57),
        .\j3_fu_244_reg[0]_1 (flow_control_loop_delay_pipe_U_n_58),
        .\j3_fu_244_reg[0]_2 (flow_control_loop_delay_pipe_U_n_59),
        .\j3_fu_244_reg[0]_3 (flow_control_loop_delay_pipe_U_n_60),
        .\j3_fu_244_reg[1] (flow_control_loop_delay_pipe_U_n_51),
        .\j3_fu_244_reg[1]_0 (flow_control_loop_delay_pipe_U_n_52),
        .\j3_fu_244_reg[1]_1 (flow_control_loop_delay_pipe_U_n_53),
        .\j3_fu_244_reg[1]_2 (flow_control_loop_delay_pipe_U_n_54),
        .\j3_fu_244_reg[1]_3 (flow_control_loop_delay_pipe_U_n_55),
        .\j3_fu_244_reg[2] (j_fu_859_p2),
        .\j3_fu_244_reg[2]_0 (flow_control_loop_delay_pipe_U_n_46),
        .\j3_fu_244_reg[2]_1 (flow_control_loop_delay_pipe_U_n_47),
        .\j3_fu_244_reg[2]_2 (flow_control_loop_delay_pipe_U_n_48),
        .\j3_fu_244_reg[2]_3 (flow_control_loop_delay_pipe_U_n_49),
        .\j3_fu_244_reg[2]_4 (flow_control_loop_delay_pipe_U_n_50),
        .\j3_fu_244_reg[3] (flow_control_loop_delay_pipe_U_n_41),
        .\j3_fu_244_reg[3]_0 (flow_control_loop_delay_pipe_U_n_42),
        .\j3_fu_244_reg[3]_1 (flow_control_loop_delay_pipe_U_n_43),
        .\j3_fu_244_reg[3]_2 (flow_control_loop_delay_pipe_U_n_44),
        .\j3_fu_244_reg[3]_3 (flow_control_loop_delay_pipe_U_n_45),
        .\j3_fu_244_reg[4] (j3_fu_244),
        .rewind_ap_ready_reg(rewind_ap_ready_reg),
        .select_ln38_fu_781_p3(select_ln38_fu_781_p3));
  FDRE #(
    .INIT(1'b0)) 
    \i2_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(i_fu_789_p3[0]),
        .Q(i2_fu_240[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i2_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(i_fu_789_p3[1]),
        .Q(i2_fu_240[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i2_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(i_fu_789_p3[2]),
        .Q(i2_fu_240[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i2_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(i_fu_789_p3[3]),
        .Q(i2_fu_240[3]),
        .R(1'b0));
  FDRE \icmp_ln38_reg_1161_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln38_fu_877_p2),
        .Q(icmp_ln38_reg_1161),
        .R(1'b0));
  FDRE \icmp_ln39_reg_1156_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(icmp_ln39_fu_871_p2),
        .Q(icmp_ln39_reg_1156),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten1_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(add_ln38_1_fu_865_p2[0]),
        .Q(indvar_flatten1_fu_236[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten1_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(add_ln38_1_fu_865_p2[1]),
        .Q(indvar_flatten1_fu_236[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten1_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(add_ln38_1_fu_865_p2[2]),
        .Q(indvar_flatten1_fu_236[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten1_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(add_ln38_1_fu_865_p2[3]),
        .Q(indvar_flatten1_fu_236[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten1_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(add_ln38_1_fu_865_p2[4]),
        .Q(indvar_flatten1_fu_236[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten1_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(add_ln38_1_fu_865_p2[5]),
        .Q(indvar_flatten1_fu_236[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten1_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(add_ln38_1_fu_865_p2[6]),
        .Q(indvar_flatten1_fu_236[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten1_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(add_ln38_1_fu_865_p2[7]),
        .Q(indvar_flatten1_fu_236[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j3_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(j_fu_859_p2[0]),
        .Q(j3_fu_244[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j3_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(j_fu_859_p2[1]),
        .Q(j3_fu_244[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j3_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(j_fu_859_p2[2]),
        .Q(j3_fu_244[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j3_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(j_fu_859_p2[3]),
        .Q(j3_fu_244[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j3_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter0),
        .D(j_fu_859_p2[4]),
        .Q(j3_fu_244[4]),
        .R(1'b0));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U1
       (.D({buff0_reg__1,mul_32s_32s_32_2_1_U1_n_16,mul_32s_32s_32_2_1_U1_n_17,mul_32s_32s_32_2_1_U1_n_18,mul_32s_32s_32_2_1_U1_n_19,mul_32s_32s_32_2_1_U1_n_20,mul_32s_32s_32_2_1_U1_n_21,mul_32s_32s_32_2_1_U1_n_22,mul_32s_32s_32_2_1_U1_n_23,mul_32s_32s_32_2_1_U1_n_24,mul_32s_32s_32_2_1_U1_n_25,mul_32s_32s_32_2_1_U1_n_26,mul_32s_32s_32_2_1_U1_n_27,mul_32s_32s_32_2_1_U1_n_28,mul_32s_32s_32_2_1_U1_n_29,mul_32s_32s_32_2_1_U1_n_30,mul_32s_32s_32_2_1_U1_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_16),
        .q00(\int_B_0/q00 ),
        .q00_0(\int_A_0/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_0 mul_32s_32s_32_2_1_U10
       (.D({buff0_reg__1_0,mul_32s_32s_32_2_1_U10_n_16,mul_32s_32s_32_2_1_U10_n_17,mul_32s_32s_32_2_1_U10_n_18,mul_32s_32s_32_2_1_U10_n_19,mul_32s_32s_32_2_1_U10_n_20,mul_32s_32s_32_2_1_U10_n_21,mul_32s_32s_32_2_1_U10_n_22,mul_32s_32s_32_2_1_U10_n_23,mul_32s_32s_32_2_1_U10_n_24,mul_32s_32s_32_2_1_U10_n_25,mul_32s_32s_32_2_1_U10_n_26,mul_32s_32s_32_2_1_U10_n_27,mul_32s_32s_32_2_1_U10_n_28,mul_32s_32s_32_2_1_U10_n_29,mul_32s_32s_32_2_1_U10_n_30,mul_32s_32s_32_2_1_U10_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_11),
        .q00(\int_B_9/q00 ),
        .q00_0(\int_A_9/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_1 mul_32s_32s_32_2_1_U11
       (.D({buff0_reg__1_1,mul_32s_32s_32_2_1_U11_n_16,mul_32s_32s_32_2_1_U11_n_17,mul_32s_32s_32_2_1_U11_n_18,mul_32s_32s_32_2_1_U11_n_19,mul_32s_32s_32_2_1_U11_n_20,mul_32s_32s_32_2_1_U11_n_21,mul_32s_32s_32_2_1_U11_n_22,mul_32s_32s_32_2_1_U11_n_23,mul_32s_32s_32_2_1_U11_n_24,mul_32s_32s_32_2_1_U11_n_25,mul_32s_32s_32_2_1_U11_n_26,mul_32s_32s_32_2_1_U11_n_27,mul_32s_32s_32_2_1_U11_n_28,mul_32s_32s_32_2_1_U11_n_29,mul_32s_32s_32_2_1_U11_n_30,mul_32s_32s_32_2_1_U11_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_9),
        .q00(\int_B_10/q00 ),
        .q00_0(\int_A_10/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_2 mul_32s_32s_32_2_1_U12
       (.D({buff0_reg__1_2,mul_32s_32s_32_2_1_U12_n_16,mul_32s_32s_32_2_1_U12_n_17,mul_32s_32s_32_2_1_U12_n_18,mul_32s_32s_32_2_1_U12_n_19,mul_32s_32s_32_2_1_U12_n_20,mul_32s_32s_32_2_1_U12_n_21,mul_32s_32s_32_2_1_U12_n_22,mul_32s_32s_32_2_1_U12_n_23,mul_32s_32s_32_2_1_U12_n_24,mul_32s_32s_32_2_1_U12_n_25,mul_32s_32s_32_2_1_U12_n_26,mul_32s_32s_32_2_1_U12_n_27,mul_32s_32s_32_2_1_U12_n_28,mul_32s_32s_32_2_1_U12_n_29,mul_32s_32s_32_2_1_U12_n_30,mul_32s_32s_32_2_1_U12_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_10),
        .q00(\int_B_11/q00 ),
        .q00_0(\int_A_11/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_3 mul_32s_32s_32_2_1_U13
       (.D({buff0_reg__1_3,mul_32s_32s_32_2_1_U13_n_16,mul_32s_32s_32_2_1_U13_n_17,mul_32s_32s_32_2_1_U13_n_18,mul_32s_32s_32_2_1_U13_n_19,mul_32s_32s_32_2_1_U13_n_20,mul_32s_32s_32_2_1_U13_n_21,mul_32s_32s_32_2_1_U13_n_22,mul_32s_32s_32_2_1_U13_n_23,mul_32s_32s_32_2_1_U13_n_24,mul_32s_32s_32_2_1_U13_n_25,mul_32s_32s_32_2_1_U13_n_26,mul_32s_32s_32_2_1_U13_n_27,mul_32s_32s_32_2_1_U13_n_28,mul_32s_32s_32_2_1_U13_n_29,mul_32s_32s_32_2_1_U13_n_30,mul_32s_32s_32_2_1_U13_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_7),
        .q00(\int_B_12/q00 ),
        .q00_0(\int_A_12/q00 ),
        .tmp_product_0(control_s_axi_U_n_8));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_4 mul_32s_32s_32_2_1_U14
       (.D({buff0_reg__1_4,mul_32s_32s_32_2_1_U14_n_16,mul_32s_32s_32_2_1_U14_n_17,mul_32s_32s_32_2_1_U14_n_18,mul_32s_32s_32_2_1_U14_n_19,mul_32s_32s_32_2_1_U14_n_20,mul_32s_32s_32_2_1_U14_n_21,mul_32s_32s_32_2_1_U14_n_22,mul_32s_32s_32_2_1_U14_n_23,mul_32s_32s_32_2_1_U14_n_24,mul_32s_32s_32_2_1_U14_n_25,mul_32s_32s_32_2_1_U14_n_26,mul_32s_32s_32_2_1_U14_n_27,mul_32s_32s_32_2_1_U14_n_28,mul_32s_32s_32_2_1_U14_n_29,mul_32s_32s_32_2_1_U14_n_30,mul_32s_32s_32_2_1_U14_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_8),
        .q00(\int_B_13/q00 ),
        .q00_0(\int_A_13/q00 ),
        .tmp_product__0_0(control_s_axi_U_n_9));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_5 mul_32s_32s_32_2_1_U15
       (.D({buff0_reg__1_5,mul_32s_32s_32_2_1_U15_n_16,mul_32s_32s_32_2_1_U15_n_17,mul_32s_32s_32_2_1_U15_n_18,mul_32s_32s_32_2_1_U15_n_19,mul_32s_32s_32_2_1_U15_n_20,mul_32s_32s_32_2_1_U15_n_21,mul_32s_32s_32_2_1_U15_n_22,mul_32s_32s_32_2_1_U15_n_23,mul_32s_32s_32_2_1_U15_n_24,mul_32s_32s_32_2_1_U15_n_25,mul_32s_32s_32_2_1_U15_n_26,mul_32s_32s_32_2_1_U15_n_27,mul_32s_32s_32_2_1_U15_n_28,mul_32s_32s_32_2_1_U15_n_29,mul_32s_32s_32_2_1_U15_n_30,mul_32s_32s_32_2_1_U15_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_7),
        .q00(\int_B_14/q00 ),
        .q00_0(\int_A_14/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_6 mul_32s_32s_32_2_1_U16
       (.D({buff0_reg__1_6,mul_32s_32s_32_2_1_U16_n_16,mul_32s_32s_32_2_1_U16_n_17,mul_32s_32s_32_2_1_U16_n_18,mul_32s_32s_32_2_1_U16_n_19,mul_32s_32s_32_2_1_U16_n_20,mul_32s_32s_32_2_1_U16_n_21,mul_32s_32s_32_2_1_U16_n_22,mul_32s_32s_32_2_1_U16_n_23,mul_32s_32s_32_2_1_U16_n_24,mul_32s_32s_32_2_1_U16_n_25,mul_32s_32s_32_2_1_U16_n_26,mul_32s_32s_32_2_1_U16_n_27,mul_32s_32s_32_2_1_U16_n_28,mul_32s_32s_32_2_1_U16_n_29,mul_32s_32s_32_2_1_U16_n_30,mul_32s_32s_32_2_1_U16_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_8),
        .q00(\int_B_15/q00 ),
        .q00_0(\int_A_15/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_7 mul_32s_32s_32_2_1_U2
       (.D({buff0_reg__1_7,mul_32s_32s_32_2_1_U2_n_16,mul_32s_32s_32_2_1_U2_n_17,mul_32s_32s_32_2_1_U2_n_18,mul_32s_32s_32_2_1_U2_n_19,mul_32s_32s_32_2_1_U2_n_20,mul_32s_32s_32_2_1_U2_n_21,mul_32s_32s_32_2_1_U2_n_22,mul_32s_32s_32_2_1_U2_n_23,mul_32s_32s_32_2_1_U2_n_24,mul_32s_32s_32_2_1_U2_n_25,mul_32s_32s_32_2_1_U2_n_26,mul_32s_32s_32_2_1_U2_n_27,mul_32s_32s_32_2_1_U2_n_28,mul_32s_32s_32_2_1_U2_n_29,mul_32s_32s_32_2_1_U2_n_30,mul_32s_32s_32_2_1_U2_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_14),
        .q00(\int_B_1/q00 ),
        .q00_0(\int_A_1/q00 ),
        .tmp_product__0_0(control_s_axi_U_n_15));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_8 mul_32s_32s_32_2_1_U3
       (.D({buff0_reg__1_8,mul_32s_32s_32_2_1_U3_n_16,mul_32s_32s_32_2_1_U3_n_17,mul_32s_32s_32_2_1_U3_n_18,mul_32s_32s_32_2_1_U3_n_19,mul_32s_32s_32_2_1_U3_n_20,mul_32s_32s_32_2_1_U3_n_21,mul_32s_32s_32_2_1_U3_n_22,mul_32s_32s_32_2_1_U3_n_23,mul_32s_32s_32_2_1_U3_n_24,mul_32s_32s_32_2_1_U3_n_25,mul_32s_32s_32_2_1_U3_n_26,mul_32s_32s_32_2_1_U3_n_27,mul_32s_32s_32_2_1_U3_n_28,mul_32s_32s_32_2_1_U3_n_29,mul_32s_32s_32_2_1_U3_n_30,mul_32s_32s_32_2_1_U3_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_14),
        .q00(\int_B_2/q00 ),
        .q00_0(\int_A_2/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_9 mul_32s_32s_32_2_1_U4
       (.D({buff0_reg__1_9,mul_32s_32s_32_2_1_U4_n_16,mul_32s_32s_32_2_1_U4_n_17,mul_32s_32s_32_2_1_U4_n_18,mul_32s_32s_32_2_1_U4_n_19,mul_32s_32s_32_2_1_U4_n_20,mul_32s_32s_32_2_1_U4_n_21,mul_32s_32s_32_2_1_U4_n_22,mul_32s_32s_32_2_1_U4_n_23,mul_32s_32s_32_2_1_U4_n_24,mul_32s_32s_32_2_1_U4_n_25,mul_32s_32s_32_2_1_U4_n_26,mul_32s_32s_32_2_1_U4_n_27,mul_32s_32s_32_2_1_U4_n_28,mul_32s_32s_32_2_1_U4_n_29,mul_32s_32s_32_2_1_U4_n_30,mul_32s_32s_32_2_1_U4_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_15),
        .q00(\int_B_3/q00 ),
        .q00_0(\int_A_3/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_10 mul_32s_32s_32_2_1_U5
       (.D({buff0_reg__1_10,mul_32s_32s_32_2_1_U5_n_16,mul_32s_32s_32_2_1_U5_n_17,mul_32s_32s_32_2_1_U5_n_18,mul_32s_32s_32_2_1_U5_n_19,mul_32s_32s_32_2_1_U5_n_20,mul_32s_32s_32_2_1_U5_n_21,mul_32s_32s_32_2_1_U5_n_22,mul_32s_32s_32_2_1_U5_n_23,mul_32s_32s_32_2_1_U5_n_24,mul_32s_32s_32_2_1_U5_n_25,mul_32s_32s_32_2_1_U5_n_26,mul_32s_32s_32_2_1_U5_n_27,mul_32s_32s_32_2_1_U5_n_28,mul_32s_32s_32_2_1_U5_n_29,mul_32s_32s_32_2_1_U5_n_30,mul_32s_32s_32_2_1_U5_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_12),
        .q00(\int_B_4/q00 ),
        .q00_0(\int_A_4/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_11 mul_32s_32s_32_2_1_U6
       (.D({buff0_reg__1_11,mul_32s_32s_32_2_1_U6_n_16,mul_32s_32s_32_2_1_U6_n_17,mul_32s_32s_32_2_1_U6_n_18,mul_32s_32s_32_2_1_U6_n_19,mul_32s_32s_32_2_1_U6_n_20,mul_32s_32s_32_2_1_U6_n_21,mul_32s_32s_32_2_1_U6_n_22,mul_32s_32s_32_2_1_U6_n_23,mul_32s_32s_32_2_1_U6_n_24,mul_32s_32s_32_2_1_U6_n_25,mul_32s_32s_32_2_1_U6_n_26,mul_32s_32s_32_2_1_U6_n_27,mul_32s_32s_32_2_1_U6_n_28,mul_32s_32s_32_2_1_U6_n_29,mul_32s_32s_32_2_1_U6_n_30,mul_32s_32s_32_2_1_U6_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_13),
        .q00(\int_B_5/q00 ),
        .q00_0(\int_A_5/q00 ),
        .tmp_product_0(control_s_axi_U_n_14));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_12 mul_32s_32s_32_2_1_U7
       (.D({buff0_reg__1_12,mul_32s_32s_32_2_1_U7_n_16,mul_32s_32s_32_2_1_U7_n_17,mul_32s_32s_32_2_1_U7_n_18,mul_32s_32s_32_2_1_U7_n_19,mul_32s_32s_32_2_1_U7_n_20,mul_32s_32s_32_2_1_U7_n_21,mul_32s_32s_32_2_1_U7_n_22,mul_32s_32s_32_2_1_U7_n_23,mul_32s_32s_32_2_1_U7_n_24,mul_32s_32s_32_2_1_U7_n_25,mul_32s_32s_32_2_1_U7_n_26,mul_32s_32s_32_2_1_U7_n_27,mul_32s_32s_32_2_1_U7_n_28,mul_32s_32s_32_2_1_U7_n_29,mul_32s_32s_32_2_1_U7_n_30,mul_32s_32s_32_2_1_U7_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_11),
        .q00(\int_B_6/q00 ),
        .q00_0(\int_A_6/q00 ),
        .tmp_product__0_0(control_s_axi_U_n_12));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_13 mul_32s_32s_32_2_1_U8
       (.D({buff0_reg__1_13,mul_32s_32s_32_2_1_U8_n_16,mul_32s_32s_32_2_1_U8_n_17,mul_32s_32s_32_2_1_U8_n_18,mul_32s_32s_32_2_1_U8_n_19,mul_32s_32s_32_2_1_U8_n_20,mul_32s_32s_32_2_1_U8_n_21,mul_32s_32s_32_2_1_U8_n_22,mul_32s_32s_32_2_1_U8_n_23,mul_32s_32s_32_2_1_U8_n_24,mul_32s_32s_32_2_1_U8_n_25,mul_32s_32s_32_2_1_U8_n_26,mul_32s_32s_32_2_1_U8_n_27,mul_32s_32s_32_2_1_U8_n_28,mul_32s_32s_32_2_1_U8_n_29,mul_32s_32s_32_2_1_U8_n_30,mul_32s_32s_32_2_1_U8_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_13),
        .q00(\int_B_7/q00 ),
        .q00_0(\int_A_7/q00 ));
  bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_14 mul_32s_32s_32_2_1_U9
       (.D({buff0_reg__1_14,mul_32s_32s_32_2_1_U9_n_16,mul_32s_32s_32_2_1_U9_n_17,mul_32s_32s_32_2_1_U9_n_18,mul_32s_32s_32_2_1_U9_n_19,mul_32s_32s_32_2_1_U9_n_20,mul_32s_32s_32_2_1_U9_n_21,mul_32s_32s_32_2_1_U9_n_22,mul_32s_32s_32_2_1_U9_n_23,mul_32s_32s_32_2_1_U9_n_24,mul_32s_32s_32_2_1_U9_n_25,mul_32s_32s_32_2_1_U9_n_26,mul_32s_32s_32_2_1_U9_n_27,mul_32s_32s_32_2_1_U9_n_28,mul_32s_32s_32_2_1_U9_n_29,mul_32s_32s_32_2_1_U9_n_30,mul_32s_32s_32_2_1_U9_n_31}),
        .ap_clk(ap_clk),
        .buff0_reg_0(control_s_axi_U_n_10),
        .q00(\int_B_8/q00 ),
        .q00_0(\int_A_8/q00 ),
        .tmp_product_0(control_s_axi_U_n_11));
  FDRE \mul_ln55_10_reg_1380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_31),
        .Q(mul_ln55_10_reg_1380[0]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_21),
        .Q(mul_ln55_10_reg_1380[10]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_20),
        .Q(mul_ln55_10_reg_1380[11]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_19),
        .Q(mul_ln55_10_reg_1380[12]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_18),
        .Q(mul_ln55_10_reg_1380[13]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_17),
        .Q(mul_ln55_10_reg_1380[14]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_16),
        .Q(mul_ln55_10_reg_1380[15]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[16]),
        .Q(mul_ln55_10_reg_1380[16]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[17]),
        .Q(mul_ln55_10_reg_1380[17]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[18]),
        .Q(mul_ln55_10_reg_1380[18]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[19]),
        .Q(mul_ln55_10_reg_1380[19]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_30),
        .Q(mul_ln55_10_reg_1380[1]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[20]),
        .Q(mul_ln55_10_reg_1380[20]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[21]),
        .Q(mul_ln55_10_reg_1380[21]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[22]),
        .Q(mul_ln55_10_reg_1380[22]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[23]),
        .Q(mul_ln55_10_reg_1380[23]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[24]),
        .Q(mul_ln55_10_reg_1380[24]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[25]),
        .Q(mul_ln55_10_reg_1380[25]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[26]),
        .Q(mul_ln55_10_reg_1380[26]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[27]),
        .Q(mul_ln55_10_reg_1380[27]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[28]),
        .Q(mul_ln55_10_reg_1380[28]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[29]),
        .Q(mul_ln55_10_reg_1380[29]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_29),
        .Q(mul_ln55_10_reg_1380[2]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[30]),
        .Q(mul_ln55_10_reg_1380[30]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_2[31]),
        .Q(mul_ln55_10_reg_1380[31]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_28),
        .Q(mul_ln55_10_reg_1380[3]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_27),
        .Q(mul_ln55_10_reg_1380[4]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_26),
        .Q(mul_ln55_10_reg_1380[5]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_25),
        .Q(mul_ln55_10_reg_1380[6]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_24),
        .Q(mul_ln55_10_reg_1380[7]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_23),
        .Q(mul_ln55_10_reg_1380[8]),
        .R(1'b0));
  FDRE \mul_ln55_10_reg_1380_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U12_n_22),
        .Q(mul_ln55_10_reg_1380[9]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_31),
        .Q(mul_ln55_11_reg_1385[0]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_21),
        .Q(mul_ln55_11_reg_1385[10]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_20),
        .Q(mul_ln55_11_reg_1385[11]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_19),
        .Q(mul_ln55_11_reg_1385[12]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_18),
        .Q(mul_ln55_11_reg_1385[13]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_17),
        .Q(mul_ln55_11_reg_1385[14]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_16),
        .Q(mul_ln55_11_reg_1385[15]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[16]),
        .Q(mul_ln55_11_reg_1385[16]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[17]),
        .Q(mul_ln55_11_reg_1385[17]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[18]),
        .Q(mul_ln55_11_reg_1385[18]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[19]),
        .Q(mul_ln55_11_reg_1385[19]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_30),
        .Q(mul_ln55_11_reg_1385[1]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[20]),
        .Q(mul_ln55_11_reg_1385[20]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[21]),
        .Q(mul_ln55_11_reg_1385[21]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[22]),
        .Q(mul_ln55_11_reg_1385[22]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[23]),
        .Q(mul_ln55_11_reg_1385[23]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[24]),
        .Q(mul_ln55_11_reg_1385[24]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[25]),
        .Q(mul_ln55_11_reg_1385[25]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[26]),
        .Q(mul_ln55_11_reg_1385[26]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[27]),
        .Q(mul_ln55_11_reg_1385[27]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[28]),
        .Q(mul_ln55_11_reg_1385[28]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[29]),
        .Q(mul_ln55_11_reg_1385[29]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_29),
        .Q(mul_ln55_11_reg_1385[2]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[30]),
        .Q(mul_ln55_11_reg_1385[30]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_3[31]),
        .Q(mul_ln55_11_reg_1385[31]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_28),
        .Q(mul_ln55_11_reg_1385[3]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_27),
        .Q(mul_ln55_11_reg_1385[4]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_26),
        .Q(mul_ln55_11_reg_1385[5]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_25),
        .Q(mul_ln55_11_reg_1385[6]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_24),
        .Q(mul_ln55_11_reg_1385[7]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_23),
        .Q(mul_ln55_11_reg_1385[8]),
        .R(1'b0));
  FDRE \mul_ln55_11_reg_1385_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U13_n_22),
        .Q(mul_ln55_11_reg_1385[9]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_31),
        .Q(mul_ln55_12_reg_1390[0]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_21),
        .Q(mul_ln55_12_reg_1390[10]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_20),
        .Q(mul_ln55_12_reg_1390[11]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_19),
        .Q(mul_ln55_12_reg_1390[12]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_18),
        .Q(mul_ln55_12_reg_1390[13]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_17),
        .Q(mul_ln55_12_reg_1390[14]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_16),
        .Q(mul_ln55_12_reg_1390[15]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[16]),
        .Q(mul_ln55_12_reg_1390[16]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[17]),
        .Q(mul_ln55_12_reg_1390[17]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[18]),
        .Q(mul_ln55_12_reg_1390[18]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[19]),
        .Q(mul_ln55_12_reg_1390[19]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_30),
        .Q(mul_ln55_12_reg_1390[1]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[20]),
        .Q(mul_ln55_12_reg_1390[20]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[21]),
        .Q(mul_ln55_12_reg_1390[21]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[22]),
        .Q(mul_ln55_12_reg_1390[22]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[23]),
        .Q(mul_ln55_12_reg_1390[23]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[24]),
        .Q(mul_ln55_12_reg_1390[24]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[25]),
        .Q(mul_ln55_12_reg_1390[25]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[26]),
        .Q(mul_ln55_12_reg_1390[26]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[27]),
        .Q(mul_ln55_12_reg_1390[27]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[28]),
        .Q(mul_ln55_12_reg_1390[28]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[29]),
        .Q(mul_ln55_12_reg_1390[29]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_29),
        .Q(mul_ln55_12_reg_1390[2]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[30]),
        .Q(mul_ln55_12_reg_1390[30]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_4[31]),
        .Q(mul_ln55_12_reg_1390[31]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_28),
        .Q(mul_ln55_12_reg_1390[3]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_27),
        .Q(mul_ln55_12_reg_1390[4]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_26),
        .Q(mul_ln55_12_reg_1390[5]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_25),
        .Q(mul_ln55_12_reg_1390[6]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_24),
        .Q(mul_ln55_12_reg_1390[7]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_23),
        .Q(mul_ln55_12_reg_1390[8]),
        .R(1'b0));
  FDRE \mul_ln55_12_reg_1390_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U14_n_22),
        .Q(mul_ln55_12_reg_1390[9]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_31),
        .Q(mul_ln55_13_reg_1395[0]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_21),
        .Q(mul_ln55_13_reg_1395[10]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_20),
        .Q(mul_ln55_13_reg_1395[11]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_19),
        .Q(mul_ln55_13_reg_1395[12]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_18),
        .Q(mul_ln55_13_reg_1395[13]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_17),
        .Q(mul_ln55_13_reg_1395[14]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_16),
        .Q(mul_ln55_13_reg_1395[15]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[16]),
        .Q(mul_ln55_13_reg_1395[16]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[17]),
        .Q(mul_ln55_13_reg_1395[17]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[18]),
        .Q(mul_ln55_13_reg_1395[18]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[19]),
        .Q(mul_ln55_13_reg_1395[19]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_30),
        .Q(mul_ln55_13_reg_1395[1]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[20]),
        .Q(mul_ln55_13_reg_1395[20]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[21]),
        .Q(mul_ln55_13_reg_1395[21]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[22]),
        .Q(mul_ln55_13_reg_1395[22]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[23]),
        .Q(mul_ln55_13_reg_1395[23]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[24]),
        .Q(mul_ln55_13_reg_1395[24]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[25]),
        .Q(mul_ln55_13_reg_1395[25]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[26]),
        .Q(mul_ln55_13_reg_1395[26]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[27]),
        .Q(mul_ln55_13_reg_1395[27]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[28]),
        .Q(mul_ln55_13_reg_1395[28]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[29]),
        .Q(mul_ln55_13_reg_1395[29]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_29),
        .Q(mul_ln55_13_reg_1395[2]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[30]),
        .Q(mul_ln55_13_reg_1395[30]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_5[31]),
        .Q(mul_ln55_13_reg_1395[31]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_28),
        .Q(mul_ln55_13_reg_1395[3]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_27),
        .Q(mul_ln55_13_reg_1395[4]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_26),
        .Q(mul_ln55_13_reg_1395[5]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_25),
        .Q(mul_ln55_13_reg_1395[6]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_24),
        .Q(mul_ln55_13_reg_1395[7]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_23),
        .Q(mul_ln55_13_reg_1395[8]),
        .R(1'b0));
  FDRE \mul_ln55_13_reg_1395_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U15_n_22),
        .Q(mul_ln55_13_reg_1395[9]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_31),
        .Q(mul_ln55_14_reg_1400[0]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_21),
        .Q(mul_ln55_14_reg_1400[10]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_20),
        .Q(mul_ln55_14_reg_1400[11]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_19),
        .Q(mul_ln55_14_reg_1400[12]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_18),
        .Q(mul_ln55_14_reg_1400[13]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_17),
        .Q(mul_ln55_14_reg_1400[14]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_16),
        .Q(mul_ln55_14_reg_1400[15]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[16]),
        .Q(mul_ln55_14_reg_1400[16]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[17]),
        .Q(mul_ln55_14_reg_1400[17]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[18]),
        .Q(mul_ln55_14_reg_1400[18]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[19]),
        .Q(mul_ln55_14_reg_1400[19]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_30),
        .Q(mul_ln55_14_reg_1400[1]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[20]),
        .Q(mul_ln55_14_reg_1400[20]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[21]),
        .Q(mul_ln55_14_reg_1400[21]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[22]),
        .Q(mul_ln55_14_reg_1400[22]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[23]),
        .Q(mul_ln55_14_reg_1400[23]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[24]),
        .Q(mul_ln55_14_reg_1400[24]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[25]),
        .Q(mul_ln55_14_reg_1400[25]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[26]),
        .Q(mul_ln55_14_reg_1400[26]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[27]),
        .Q(mul_ln55_14_reg_1400[27]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[28]),
        .Q(mul_ln55_14_reg_1400[28]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[29]),
        .Q(mul_ln55_14_reg_1400[29]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_29),
        .Q(mul_ln55_14_reg_1400[2]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[30]),
        .Q(mul_ln55_14_reg_1400[30]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_6[31]),
        .Q(mul_ln55_14_reg_1400[31]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_28),
        .Q(mul_ln55_14_reg_1400[3]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_27),
        .Q(mul_ln55_14_reg_1400[4]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_26),
        .Q(mul_ln55_14_reg_1400[5]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_25),
        .Q(mul_ln55_14_reg_1400[6]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_24),
        .Q(mul_ln55_14_reg_1400[7]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_23),
        .Q(mul_ln55_14_reg_1400[8]),
        .R(1'b0));
  FDRE \mul_ln55_14_reg_1400_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U16_n_22),
        .Q(mul_ln55_14_reg_1400[9]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_31),
        .Q(mul_ln55_1_reg_1335[0]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_21),
        .Q(mul_ln55_1_reg_1335[10]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_20),
        .Q(mul_ln55_1_reg_1335[11]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_19),
        .Q(mul_ln55_1_reg_1335[12]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_18),
        .Q(mul_ln55_1_reg_1335[13]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_17),
        .Q(mul_ln55_1_reg_1335[14]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_16),
        .Q(mul_ln55_1_reg_1335[15]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[16]),
        .Q(mul_ln55_1_reg_1335[16]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[17]),
        .Q(mul_ln55_1_reg_1335[17]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[18]),
        .Q(mul_ln55_1_reg_1335[18]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[19]),
        .Q(mul_ln55_1_reg_1335[19]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_30),
        .Q(mul_ln55_1_reg_1335[1]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[20]),
        .Q(mul_ln55_1_reg_1335[20]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[21]),
        .Q(mul_ln55_1_reg_1335[21]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[22]),
        .Q(mul_ln55_1_reg_1335[22]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[23]),
        .Q(mul_ln55_1_reg_1335[23]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[24]),
        .Q(mul_ln55_1_reg_1335[24]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[25]),
        .Q(mul_ln55_1_reg_1335[25]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[26]),
        .Q(mul_ln55_1_reg_1335[26]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[27]),
        .Q(mul_ln55_1_reg_1335[27]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[28]),
        .Q(mul_ln55_1_reg_1335[28]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[29]),
        .Q(mul_ln55_1_reg_1335[29]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_29),
        .Q(mul_ln55_1_reg_1335[2]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[30]),
        .Q(mul_ln55_1_reg_1335[30]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_8[31]),
        .Q(mul_ln55_1_reg_1335[31]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_28),
        .Q(mul_ln55_1_reg_1335[3]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_27),
        .Q(mul_ln55_1_reg_1335[4]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_26),
        .Q(mul_ln55_1_reg_1335[5]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_25),
        .Q(mul_ln55_1_reg_1335[6]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_24),
        .Q(mul_ln55_1_reg_1335[7]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_23),
        .Q(mul_ln55_1_reg_1335[8]),
        .R(1'b0));
  FDRE \mul_ln55_1_reg_1335_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U3_n_22),
        .Q(mul_ln55_1_reg_1335[9]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_31),
        .Q(mul_ln55_2_reg_1340[0]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_21),
        .Q(mul_ln55_2_reg_1340[10]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_20),
        .Q(mul_ln55_2_reg_1340[11]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_19),
        .Q(mul_ln55_2_reg_1340[12]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_18),
        .Q(mul_ln55_2_reg_1340[13]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_17),
        .Q(mul_ln55_2_reg_1340[14]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_16),
        .Q(mul_ln55_2_reg_1340[15]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[16]),
        .Q(mul_ln55_2_reg_1340[16]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[17]),
        .Q(mul_ln55_2_reg_1340[17]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[18]),
        .Q(mul_ln55_2_reg_1340[18]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[19]),
        .Q(mul_ln55_2_reg_1340[19]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_30),
        .Q(mul_ln55_2_reg_1340[1]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[20]),
        .Q(mul_ln55_2_reg_1340[20]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[21]),
        .Q(mul_ln55_2_reg_1340[21]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[22]),
        .Q(mul_ln55_2_reg_1340[22]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[23]),
        .Q(mul_ln55_2_reg_1340[23]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[24]),
        .Q(mul_ln55_2_reg_1340[24]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[25]),
        .Q(mul_ln55_2_reg_1340[25]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[26]),
        .Q(mul_ln55_2_reg_1340[26]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[27]),
        .Q(mul_ln55_2_reg_1340[27]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[28]),
        .Q(mul_ln55_2_reg_1340[28]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[29]),
        .Q(mul_ln55_2_reg_1340[29]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_29),
        .Q(mul_ln55_2_reg_1340[2]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[30]),
        .Q(mul_ln55_2_reg_1340[30]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_9[31]),
        .Q(mul_ln55_2_reg_1340[31]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_28),
        .Q(mul_ln55_2_reg_1340[3]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_27),
        .Q(mul_ln55_2_reg_1340[4]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_26),
        .Q(mul_ln55_2_reg_1340[5]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_25),
        .Q(mul_ln55_2_reg_1340[6]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_24),
        .Q(mul_ln55_2_reg_1340[7]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_23),
        .Q(mul_ln55_2_reg_1340[8]),
        .R(1'b0));
  FDRE \mul_ln55_2_reg_1340_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U4_n_22),
        .Q(mul_ln55_2_reg_1340[9]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_31),
        .Q(mul_ln55_3_reg_1345[0]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_21),
        .Q(mul_ln55_3_reg_1345[10]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_20),
        .Q(mul_ln55_3_reg_1345[11]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_19),
        .Q(mul_ln55_3_reg_1345[12]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_18),
        .Q(mul_ln55_3_reg_1345[13]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_17),
        .Q(mul_ln55_3_reg_1345[14]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_16),
        .Q(mul_ln55_3_reg_1345[15]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[16]),
        .Q(mul_ln55_3_reg_1345[16]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[17]),
        .Q(mul_ln55_3_reg_1345[17]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[18]),
        .Q(mul_ln55_3_reg_1345[18]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[19]),
        .Q(mul_ln55_3_reg_1345[19]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_30),
        .Q(mul_ln55_3_reg_1345[1]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[20]),
        .Q(mul_ln55_3_reg_1345[20]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[21]),
        .Q(mul_ln55_3_reg_1345[21]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[22]),
        .Q(mul_ln55_3_reg_1345[22]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[23]),
        .Q(mul_ln55_3_reg_1345[23]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[24]),
        .Q(mul_ln55_3_reg_1345[24]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[25]),
        .Q(mul_ln55_3_reg_1345[25]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[26]),
        .Q(mul_ln55_3_reg_1345[26]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[27]),
        .Q(mul_ln55_3_reg_1345[27]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[28]),
        .Q(mul_ln55_3_reg_1345[28]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[29]),
        .Q(mul_ln55_3_reg_1345[29]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_29),
        .Q(mul_ln55_3_reg_1345[2]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[30]),
        .Q(mul_ln55_3_reg_1345[30]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_10[31]),
        .Q(mul_ln55_3_reg_1345[31]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_28),
        .Q(mul_ln55_3_reg_1345[3]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_27),
        .Q(mul_ln55_3_reg_1345[4]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_26),
        .Q(mul_ln55_3_reg_1345[5]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_25),
        .Q(mul_ln55_3_reg_1345[6]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_24),
        .Q(mul_ln55_3_reg_1345[7]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_23),
        .Q(mul_ln55_3_reg_1345[8]),
        .R(1'b0));
  FDRE \mul_ln55_3_reg_1345_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U5_n_22),
        .Q(mul_ln55_3_reg_1345[9]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_31),
        .Q(mul_ln55_4_reg_1350[0]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_21),
        .Q(mul_ln55_4_reg_1350[10]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_20),
        .Q(mul_ln55_4_reg_1350[11]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_19),
        .Q(mul_ln55_4_reg_1350[12]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_18),
        .Q(mul_ln55_4_reg_1350[13]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_17),
        .Q(mul_ln55_4_reg_1350[14]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_16),
        .Q(mul_ln55_4_reg_1350[15]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[16]),
        .Q(mul_ln55_4_reg_1350[16]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[17]),
        .Q(mul_ln55_4_reg_1350[17]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[18]),
        .Q(mul_ln55_4_reg_1350[18]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[19]),
        .Q(mul_ln55_4_reg_1350[19]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_30),
        .Q(mul_ln55_4_reg_1350[1]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[20]),
        .Q(mul_ln55_4_reg_1350[20]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[21]),
        .Q(mul_ln55_4_reg_1350[21]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[22]),
        .Q(mul_ln55_4_reg_1350[22]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[23]),
        .Q(mul_ln55_4_reg_1350[23]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[24]),
        .Q(mul_ln55_4_reg_1350[24]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[25]),
        .Q(mul_ln55_4_reg_1350[25]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[26]),
        .Q(mul_ln55_4_reg_1350[26]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[27]),
        .Q(mul_ln55_4_reg_1350[27]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[28]),
        .Q(mul_ln55_4_reg_1350[28]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[29]),
        .Q(mul_ln55_4_reg_1350[29]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_29),
        .Q(mul_ln55_4_reg_1350[2]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[30]),
        .Q(mul_ln55_4_reg_1350[30]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_11[31]),
        .Q(mul_ln55_4_reg_1350[31]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_28),
        .Q(mul_ln55_4_reg_1350[3]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_27),
        .Q(mul_ln55_4_reg_1350[4]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_26),
        .Q(mul_ln55_4_reg_1350[5]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_25),
        .Q(mul_ln55_4_reg_1350[6]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_24),
        .Q(mul_ln55_4_reg_1350[7]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_23),
        .Q(mul_ln55_4_reg_1350[8]),
        .R(1'b0));
  FDRE \mul_ln55_4_reg_1350_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U6_n_22),
        .Q(mul_ln55_4_reg_1350[9]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_31),
        .Q(mul_ln55_5_reg_1355[0]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_21),
        .Q(mul_ln55_5_reg_1355[10]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_20),
        .Q(mul_ln55_5_reg_1355[11]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_19),
        .Q(mul_ln55_5_reg_1355[12]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_18),
        .Q(mul_ln55_5_reg_1355[13]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_17),
        .Q(mul_ln55_5_reg_1355[14]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_16),
        .Q(mul_ln55_5_reg_1355[15]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[16]),
        .Q(mul_ln55_5_reg_1355[16]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[17]),
        .Q(mul_ln55_5_reg_1355[17]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[18]),
        .Q(mul_ln55_5_reg_1355[18]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[19]),
        .Q(mul_ln55_5_reg_1355[19]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_30),
        .Q(mul_ln55_5_reg_1355[1]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[20]),
        .Q(mul_ln55_5_reg_1355[20]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[21]),
        .Q(mul_ln55_5_reg_1355[21]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[22]),
        .Q(mul_ln55_5_reg_1355[22]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[23]),
        .Q(mul_ln55_5_reg_1355[23]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[24]),
        .Q(mul_ln55_5_reg_1355[24]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[25]),
        .Q(mul_ln55_5_reg_1355[25]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[26]),
        .Q(mul_ln55_5_reg_1355[26]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[27]),
        .Q(mul_ln55_5_reg_1355[27]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[28]),
        .Q(mul_ln55_5_reg_1355[28]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[29]),
        .Q(mul_ln55_5_reg_1355[29]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_29),
        .Q(mul_ln55_5_reg_1355[2]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[30]),
        .Q(mul_ln55_5_reg_1355[30]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_12[31]),
        .Q(mul_ln55_5_reg_1355[31]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_28),
        .Q(mul_ln55_5_reg_1355[3]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_27),
        .Q(mul_ln55_5_reg_1355[4]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_26),
        .Q(mul_ln55_5_reg_1355[5]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_25),
        .Q(mul_ln55_5_reg_1355[6]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_24),
        .Q(mul_ln55_5_reg_1355[7]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_23),
        .Q(mul_ln55_5_reg_1355[8]),
        .R(1'b0));
  FDRE \mul_ln55_5_reg_1355_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U7_n_22),
        .Q(mul_ln55_5_reg_1355[9]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_31),
        .Q(mul_ln55_6_reg_1360[0]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_21),
        .Q(mul_ln55_6_reg_1360[10]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_20),
        .Q(mul_ln55_6_reg_1360[11]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_19),
        .Q(mul_ln55_6_reg_1360[12]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_18),
        .Q(mul_ln55_6_reg_1360[13]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_17),
        .Q(mul_ln55_6_reg_1360[14]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_16),
        .Q(mul_ln55_6_reg_1360[15]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[16]),
        .Q(mul_ln55_6_reg_1360[16]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[17]),
        .Q(mul_ln55_6_reg_1360[17]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[18]),
        .Q(mul_ln55_6_reg_1360[18]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[19]),
        .Q(mul_ln55_6_reg_1360[19]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_30),
        .Q(mul_ln55_6_reg_1360[1]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[20]),
        .Q(mul_ln55_6_reg_1360[20]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[21]),
        .Q(mul_ln55_6_reg_1360[21]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[22]),
        .Q(mul_ln55_6_reg_1360[22]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[23]),
        .Q(mul_ln55_6_reg_1360[23]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[24]),
        .Q(mul_ln55_6_reg_1360[24]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[25]),
        .Q(mul_ln55_6_reg_1360[25]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[26]),
        .Q(mul_ln55_6_reg_1360[26]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[27]),
        .Q(mul_ln55_6_reg_1360[27]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[28]),
        .Q(mul_ln55_6_reg_1360[28]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[29]),
        .Q(mul_ln55_6_reg_1360[29]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_29),
        .Q(mul_ln55_6_reg_1360[2]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[30]),
        .Q(mul_ln55_6_reg_1360[30]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_13[31]),
        .Q(mul_ln55_6_reg_1360[31]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_28),
        .Q(mul_ln55_6_reg_1360[3]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_27),
        .Q(mul_ln55_6_reg_1360[4]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_26),
        .Q(mul_ln55_6_reg_1360[5]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_25),
        .Q(mul_ln55_6_reg_1360[6]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_24),
        .Q(mul_ln55_6_reg_1360[7]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_23),
        .Q(mul_ln55_6_reg_1360[8]),
        .R(1'b0));
  FDRE \mul_ln55_6_reg_1360_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U8_n_22),
        .Q(mul_ln55_6_reg_1360[9]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_31),
        .Q(mul_ln55_7_reg_1365[0]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_21),
        .Q(mul_ln55_7_reg_1365[10]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_20),
        .Q(mul_ln55_7_reg_1365[11]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_19),
        .Q(mul_ln55_7_reg_1365[12]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_18),
        .Q(mul_ln55_7_reg_1365[13]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_17),
        .Q(mul_ln55_7_reg_1365[14]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_16),
        .Q(mul_ln55_7_reg_1365[15]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[16]),
        .Q(mul_ln55_7_reg_1365[16]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[17]),
        .Q(mul_ln55_7_reg_1365[17]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[18]),
        .Q(mul_ln55_7_reg_1365[18]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[19]),
        .Q(mul_ln55_7_reg_1365[19]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_30),
        .Q(mul_ln55_7_reg_1365[1]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[20]),
        .Q(mul_ln55_7_reg_1365[20]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[21]),
        .Q(mul_ln55_7_reg_1365[21]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[22]),
        .Q(mul_ln55_7_reg_1365[22]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[23]),
        .Q(mul_ln55_7_reg_1365[23]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[24]),
        .Q(mul_ln55_7_reg_1365[24]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[25]),
        .Q(mul_ln55_7_reg_1365[25]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[26]),
        .Q(mul_ln55_7_reg_1365[26]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[27]),
        .Q(mul_ln55_7_reg_1365[27]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[28]),
        .Q(mul_ln55_7_reg_1365[28]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[29]),
        .Q(mul_ln55_7_reg_1365[29]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_29),
        .Q(mul_ln55_7_reg_1365[2]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[30]),
        .Q(mul_ln55_7_reg_1365[30]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_14[31]),
        .Q(mul_ln55_7_reg_1365[31]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_28),
        .Q(mul_ln55_7_reg_1365[3]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_27),
        .Q(mul_ln55_7_reg_1365[4]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_26),
        .Q(mul_ln55_7_reg_1365[5]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_25),
        .Q(mul_ln55_7_reg_1365[6]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_24),
        .Q(mul_ln55_7_reg_1365[7]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_23),
        .Q(mul_ln55_7_reg_1365[8]),
        .R(1'b0));
  FDRE \mul_ln55_7_reg_1365_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U9_n_22),
        .Q(mul_ln55_7_reg_1365[9]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_31),
        .Q(mul_ln55_8_reg_1370[0]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_21),
        .Q(mul_ln55_8_reg_1370[10]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_20),
        .Q(mul_ln55_8_reg_1370[11]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_19),
        .Q(mul_ln55_8_reg_1370[12]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_18),
        .Q(mul_ln55_8_reg_1370[13]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_17),
        .Q(mul_ln55_8_reg_1370[14]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_16),
        .Q(mul_ln55_8_reg_1370[15]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[16]),
        .Q(mul_ln55_8_reg_1370[16]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[17]),
        .Q(mul_ln55_8_reg_1370[17]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[18]),
        .Q(mul_ln55_8_reg_1370[18]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[19]),
        .Q(mul_ln55_8_reg_1370[19]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_30),
        .Q(mul_ln55_8_reg_1370[1]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[20]),
        .Q(mul_ln55_8_reg_1370[20]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[21]),
        .Q(mul_ln55_8_reg_1370[21]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[22]),
        .Q(mul_ln55_8_reg_1370[22]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[23]),
        .Q(mul_ln55_8_reg_1370[23]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[24]),
        .Q(mul_ln55_8_reg_1370[24]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[25]),
        .Q(mul_ln55_8_reg_1370[25]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[26]),
        .Q(mul_ln55_8_reg_1370[26]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[27]),
        .Q(mul_ln55_8_reg_1370[27]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[28]),
        .Q(mul_ln55_8_reg_1370[28]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[29]),
        .Q(mul_ln55_8_reg_1370[29]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_29),
        .Q(mul_ln55_8_reg_1370[2]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[30]),
        .Q(mul_ln55_8_reg_1370[30]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_0[31]),
        .Q(mul_ln55_8_reg_1370[31]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_28),
        .Q(mul_ln55_8_reg_1370[3]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_27),
        .Q(mul_ln55_8_reg_1370[4]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_26),
        .Q(mul_ln55_8_reg_1370[5]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_25),
        .Q(mul_ln55_8_reg_1370[6]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_24),
        .Q(mul_ln55_8_reg_1370[7]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_23),
        .Q(mul_ln55_8_reg_1370[8]),
        .R(1'b0));
  FDRE \mul_ln55_8_reg_1370_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U10_n_22),
        .Q(mul_ln55_8_reg_1370[9]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_31),
        .Q(mul_ln55_9_reg_1375[0]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_21),
        .Q(mul_ln55_9_reg_1375[10]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_20),
        .Q(mul_ln55_9_reg_1375[11]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_19),
        .Q(mul_ln55_9_reg_1375[12]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_18),
        .Q(mul_ln55_9_reg_1375[13]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_17),
        .Q(mul_ln55_9_reg_1375[14]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_16),
        .Q(mul_ln55_9_reg_1375[15]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[16]),
        .Q(mul_ln55_9_reg_1375[16]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[17]),
        .Q(mul_ln55_9_reg_1375[17]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[18]),
        .Q(mul_ln55_9_reg_1375[18]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[19]),
        .Q(mul_ln55_9_reg_1375[19]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_30),
        .Q(mul_ln55_9_reg_1375[1]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[20]),
        .Q(mul_ln55_9_reg_1375[20]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[21]),
        .Q(mul_ln55_9_reg_1375[21]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[22]),
        .Q(mul_ln55_9_reg_1375[22]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[23]),
        .Q(mul_ln55_9_reg_1375[23]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[24]),
        .Q(mul_ln55_9_reg_1375[24]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[25]),
        .Q(mul_ln55_9_reg_1375[25]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[26]),
        .Q(mul_ln55_9_reg_1375[26]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[27]),
        .Q(mul_ln55_9_reg_1375[27]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[28]),
        .Q(mul_ln55_9_reg_1375[28]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[29]),
        .Q(mul_ln55_9_reg_1375[29]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_29),
        .Q(mul_ln55_9_reg_1375[2]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[30]),
        .Q(mul_ln55_9_reg_1375[30]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_1[31]),
        .Q(mul_ln55_9_reg_1375[31]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_28),
        .Q(mul_ln55_9_reg_1375[3]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_27),
        .Q(mul_ln55_9_reg_1375[4]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_26),
        .Q(mul_ln55_9_reg_1375[5]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_25),
        .Q(mul_ln55_9_reg_1375[6]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_24),
        .Q(mul_ln55_9_reg_1375[7]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_23),
        .Q(mul_ln55_9_reg_1375[8]),
        .R(1'b0));
  FDRE \mul_ln55_9_reg_1375_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U11_n_22),
        .Q(mul_ln55_9_reg_1375[9]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_31),
        .Q(mul_ln55_reg_1330[0]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_21),
        .Q(mul_ln55_reg_1330[10]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_20),
        .Q(mul_ln55_reg_1330[11]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_19),
        .Q(mul_ln55_reg_1330[12]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_18),
        .Q(mul_ln55_reg_1330[13]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_17),
        .Q(mul_ln55_reg_1330[14]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_16),
        .Q(mul_ln55_reg_1330[15]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[16]),
        .Q(mul_ln55_reg_1330[16]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[17]),
        .Q(mul_ln55_reg_1330[17]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[18]),
        .Q(mul_ln55_reg_1330[18]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[19]),
        .Q(mul_ln55_reg_1330[19]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_30),
        .Q(mul_ln55_reg_1330[1]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[20]),
        .Q(mul_ln55_reg_1330[20]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[21]),
        .Q(mul_ln55_reg_1330[21]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[22]),
        .Q(mul_ln55_reg_1330[22]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[23]),
        .Q(mul_ln55_reg_1330[23]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[24]),
        .Q(mul_ln55_reg_1330[24]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[25]),
        .Q(mul_ln55_reg_1330[25]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[26]),
        .Q(mul_ln55_reg_1330[26]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[27]),
        .Q(mul_ln55_reg_1330[27]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[28]),
        .Q(mul_ln55_reg_1330[28]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[29]),
        .Q(mul_ln55_reg_1330[29]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_29),
        .Q(mul_ln55_reg_1330[2]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[30]),
        .Q(mul_ln55_reg_1330[30]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1_7[31]),
        .Q(mul_ln55_reg_1330[31]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_28),
        .Q(mul_ln55_reg_1330[3]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_27),
        .Q(mul_ln55_reg_1330[4]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_26),
        .Q(mul_ln55_reg_1330[5]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_25),
        .Q(mul_ln55_reg_1330[6]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_24),
        .Q(mul_ln55_reg_1330[7]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_23),
        .Q(mul_ln55_reg_1330[8]),
        .R(1'b0));
  FDRE \mul_ln55_reg_1330_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U2_n_22),
        .Q(mul_ln55_reg_1330[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[11]_i_2 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[10]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[10]),
        .I2(add_ln55_13_reg_1430[10]),
        .O(\sum_1_reg_1435[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[11]_i_3 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[9]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[9]),
        .I2(add_ln55_13_reg_1430[9]),
        .O(\sum_1_reg_1435[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[11]_i_4 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[8]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[8]),
        .I2(add_ln55_13_reg_1430[8]),
        .O(\sum_1_reg_1435[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[11]_i_5 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[7]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[7]),
        .I2(add_ln55_13_reg_1430[7]),
        .O(\sum_1_reg_1435[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[11]_i_6 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[11]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[11]),
        .I2(add_ln55_13_reg_1430[11]),
        .I3(\sum_1_reg_1435[11]_i_2_n_0 ),
        .O(\sum_1_reg_1435[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[11]_i_7 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[10]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[10]),
        .I2(add_ln55_13_reg_1430[10]),
        .I3(\sum_1_reg_1435[11]_i_3_n_0 ),
        .O(\sum_1_reg_1435[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[11]_i_8 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[9]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[9]),
        .I2(add_ln55_13_reg_1430[9]),
        .I3(\sum_1_reg_1435[11]_i_4_n_0 ),
        .O(\sum_1_reg_1435[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[11]_i_9 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[8]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[8]),
        .I2(add_ln55_13_reg_1430[8]),
        .I3(\sum_1_reg_1435[11]_i_5_n_0 ),
        .O(\sum_1_reg_1435[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[15]_i_2 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[14]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[14]),
        .I2(add_ln55_13_reg_1430[14]),
        .O(\sum_1_reg_1435[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[15]_i_3 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[13]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[13]),
        .I2(add_ln55_13_reg_1430[13]),
        .O(\sum_1_reg_1435[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[15]_i_4 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[12]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[12]),
        .I2(add_ln55_13_reg_1430[12]),
        .O(\sum_1_reg_1435[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[15]_i_5 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[11]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[11]),
        .I2(add_ln55_13_reg_1430[11]),
        .O(\sum_1_reg_1435[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[15]_i_6 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[15]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[15]),
        .I2(add_ln55_13_reg_1430[15]),
        .I3(\sum_1_reg_1435[15]_i_2_n_0 ),
        .O(\sum_1_reg_1435[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[15]_i_7 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[14]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[14]),
        .I2(add_ln55_13_reg_1430[14]),
        .I3(\sum_1_reg_1435[15]_i_3_n_0 ),
        .O(\sum_1_reg_1435[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[15]_i_8 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[13]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[13]),
        .I2(add_ln55_13_reg_1430[13]),
        .I3(\sum_1_reg_1435[15]_i_4_n_0 ),
        .O(\sum_1_reg_1435[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[15]_i_9 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[12]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[12]),
        .I2(add_ln55_13_reg_1430[12]),
        .I3(\sum_1_reg_1435[15]_i_5_n_0 ),
        .O(\sum_1_reg_1435[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[19]_i_2 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[18]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[18]),
        .I2(add_ln55_13_reg_1430[18]),
        .O(\sum_1_reg_1435[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[19]_i_3 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[17]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[17]),
        .I2(add_ln55_13_reg_1430[17]),
        .O(\sum_1_reg_1435[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[19]_i_4 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[16]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[16]),
        .I2(add_ln55_13_reg_1430[16]),
        .O(\sum_1_reg_1435[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[19]_i_5 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[15]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[15]),
        .I2(add_ln55_13_reg_1430[15]),
        .O(\sum_1_reg_1435[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[19]_i_6 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[19]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[19]),
        .I2(add_ln55_13_reg_1430[19]),
        .I3(\sum_1_reg_1435[19]_i_2_n_0 ),
        .O(\sum_1_reg_1435[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[19]_i_7 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[18]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[18]),
        .I2(add_ln55_13_reg_1430[18]),
        .I3(\sum_1_reg_1435[19]_i_3_n_0 ),
        .O(\sum_1_reg_1435[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[19]_i_8 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[17]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[17]),
        .I2(add_ln55_13_reg_1430[17]),
        .I3(\sum_1_reg_1435[19]_i_4_n_0 ),
        .O(\sum_1_reg_1435[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[19]_i_9 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[16]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[16]),
        .I2(add_ln55_13_reg_1430[16]),
        .I3(\sum_1_reg_1435[19]_i_5_n_0 ),
        .O(\sum_1_reg_1435[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[23]_i_2 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[22]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[22]),
        .I2(add_ln55_13_reg_1430[22]),
        .O(\sum_1_reg_1435[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[23]_i_3 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[21]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[21]),
        .I2(add_ln55_13_reg_1430[21]),
        .O(\sum_1_reg_1435[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[23]_i_4 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[20]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[20]),
        .I2(add_ln55_13_reg_1430[20]),
        .O(\sum_1_reg_1435[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[23]_i_5 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[19]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[19]),
        .I2(add_ln55_13_reg_1430[19]),
        .O(\sum_1_reg_1435[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[23]_i_6 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[23]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[23]),
        .I2(add_ln55_13_reg_1430[23]),
        .I3(\sum_1_reg_1435[23]_i_2_n_0 ),
        .O(\sum_1_reg_1435[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[23]_i_7 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[22]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[22]),
        .I2(add_ln55_13_reg_1430[22]),
        .I3(\sum_1_reg_1435[23]_i_3_n_0 ),
        .O(\sum_1_reg_1435[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[23]_i_8 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[21]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[21]),
        .I2(add_ln55_13_reg_1430[21]),
        .I3(\sum_1_reg_1435[23]_i_4_n_0 ),
        .O(\sum_1_reg_1435[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[23]_i_9 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[20]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[20]),
        .I2(add_ln55_13_reg_1430[20]),
        .I3(\sum_1_reg_1435[23]_i_5_n_0 ),
        .O(\sum_1_reg_1435[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[27]_i_2 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[26]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[26]),
        .I2(add_ln55_13_reg_1430[26]),
        .O(\sum_1_reg_1435[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[27]_i_3 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[25]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[25]),
        .I2(add_ln55_13_reg_1430[25]),
        .O(\sum_1_reg_1435[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[27]_i_4 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[24]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[24]),
        .I2(add_ln55_13_reg_1430[24]),
        .O(\sum_1_reg_1435[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[27]_i_5 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[23]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[23]),
        .I2(add_ln55_13_reg_1430[23]),
        .O(\sum_1_reg_1435[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[27]_i_6 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[27]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[27]),
        .I2(add_ln55_13_reg_1430[27]),
        .I3(\sum_1_reg_1435[27]_i_2_n_0 ),
        .O(\sum_1_reg_1435[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[27]_i_7 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[26]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[26]),
        .I2(add_ln55_13_reg_1430[26]),
        .I3(\sum_1_reg_1435[27]_i_3_n_0 ),
        .O(\sum_1_reg_1435[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[27]_i_8 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[25]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[25]),
        .I2(add_ln55_13_reg_1430[25]),
        .I3(\sum_1_reg_1435[27]_i_4_n_0 ),
        .O(\sum_1_reg_1435[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[27]_i_9 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[24]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[24]),
        .I2(add_ln55_13_reg_1430[24]),
        .I3(\sum_1_reg_1435[27]_i_5_n_0 ),
        .O(\sum_1_reg_1435[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[31]_i_2 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[29]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[29]),
        .I2(add_ln55_13_reg_1430[29]),
        .O(\sum_1_reg_1435[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[31]_i_3 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[28]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[28]),
        .I2(add_ln55_13_reg_1430[28]),
        .O(\sum_1_reg_1435[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[31]_i_4 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[27]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[27]),
        .I2(add_ln55_13_reg_1430[27]),
        .O(\sum_1_reg_1435[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \sum_1_reg_1435[31]_i_5 
       (.I0(add_ln55_13_reg_1430[30]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[30]),
        .I2(add_ln55_2_reg_1405_pp0_iter5_reg[30]),
        .I3(add_ln55_5_reg_1410_pp0_iter5_reg[31]),
        .I4(add_ln55_2_reg_1405_pp0_iter5_reg[31]),
        .I5(add_ln55_13_reg_1430[31]),
        .O(\sum_1_reg_1435[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[31]_i_6 
       (.I0(\sum_1_reg_1435[31]_i_2_n_0 ),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[30]),
        .I2(add_ln55_2_reg_1405_pp0_iter5_reg[30]),
        .I3(add_ln55_13_reg_1430[30]),
        .O(\sum_1_reg_1435[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[31]_i_7 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[29]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[29]),
        .I2(add_ln55_13_reg_1430[29]),
        .I3(\sum_1_reg_1435[31]_i_3_n_0 ),
        .O(\sum_1_reg_1435[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[31]_i_8 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[28]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[28]),
        .I2(add_ln55_13_reg_1430[28]),
        .I3(\sum_1_reg_1435[31]_i_4_n_0 ),
        .O(\sum_1_reg_1435[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[3]_i_2 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[2]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[2]),
        .I2(add_ln55_13_reg_1430[2]),
        .O(\sum_1_reg_1435[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[3]_i_3 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[1]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[1]),
        .I2(add_ln55_13_reg_1430[1]),
        .O(\sum_1_reg_1435[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[3]_i_4 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[0]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[0]),
        .I2(add_ln55_13_reg_1430[0]),
        .O(\sum_1_reg_1435[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[3]_i_5 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[3]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[3]),
        .I2(add_ln55_13_reg_1430[3]),
        .I3(\sum_1_reg_1435[3]_i_2_n_0 ),
        .O(\sum_1_reg_1435[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[3]_i_6 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[2]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[2]),
        .I2(add_ln55_13_reg_1430[2]),
        .I3(\sum_1_reg_1435[3]_i_3_n_0 ),
        .O(\sum_1_reg_1435[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[3]_i_7 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[1]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[1]),
        .I2(add_ln55_13_reg_1430[1]),
        .I3(\sum_1_reg_1435[3]_i_4_n_0 ),
        .O(\sum_1_reg_1435[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sum_1_reg_1435[3]_i_8 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[0]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[0]),
        .I2(add_ln55_13_reg_1430[0]),
        .O(\sum_1_reg_1435[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[7]_i_2 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[6]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[6]),
        .I2(add_ln55_13_reg_1430[6]),
        .O(\sum_1_reg_1435[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[7]_i_3 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[5]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[5]),
        .I2(add_ln55_13_reg_1430[5]),
        .O(\sum_1_reg_1435[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[7]_i_4 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[4]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[4]),
        .I2(add_ln55_13_reg_1430[4]),
        .O(\sum_1_reg_1435[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \sum_1_reg_1435[7]_i_5 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[3]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[3]),
        .I2(add_ln55_13_reg_1430[3]),
        .O(\sum_1_reg_1435[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[7]_i_6 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[7]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[7]),
        .I2(add_ln55_13_reg_1430[7]),
        .I3(\sum_1_reg_1435[7]_i_2_n_0 ),
        .O(\sum_1_reg_1435[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[7]_i_7 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[6]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[6]),
        .I2(add_ln55_13_reg_1430[6]),
        .I3(\sum_1_reg_1435[7]_i_3_n_0 ),
        .O(\sum_1_reg_1435[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[7]_i_8 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[5]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[5]),
        .I2(add_ln55_13_reg_1430[5]),
        .I3(\sum_1_reg_1435[7]_i_4_n_0 ),
        .O(\sum_1_reg_1435[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sum_1_reg_1435[7]_i_9 
       (.I0(add_ln55_2_reg_1405_pp0_iter5_reg[4]),
        .I1(add_ln55_5_reg_1410_pp0_iter5_reg[4]),
        .I2(add_ln55_13_reg_1430[4]),
        .I3(\sum_1_reg_1435[7]_i_5_n_0 ),
        .O(\sum_1_reg_1435[7]_i_9_n_0 ));
  FDRE \sum_1_reg_1435_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[0]),
        .Q(sum_1_reg_1435[0]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[10]),
        .Q(sum_1_reg_1435[10]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[11]),
        .Q(sum_1_reg_1435[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_1_reg_1435_reg[11]_i_1 
       (.CI(\sum_1_reg_1435_reg[7]_i_1_n_0 ),
        .CO({\sum_1_reg_1435_reg[11]_i_1_n_0 ,\sum_1_reg_1435_reg[11]_i_1_n_1 ,\sum_1_reg_1435_reg[11]_i_1_n_2 ,\sum_1_reg_1435_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_1_reg_1435[11]_i_2_n_0 ,\sum_1_reg_1435[11]_i_3_n_0 ,\sum_1_reg_1435[11]_i_4_n_0 ,\sum_1_reg_1435[11]_i_5_n_0 }),
        .O(sum_1_fu_961_p2[11:8]),
        .S({\sum_1_reg_1435[11]_i_6_n_0 ,\sum_1_reg_1435[11]_i_7_n_0 ,\sum_1_reg_1435[11]_i_8_n_0 ,\sum_1_reg_1435[11]_i_9_n_0 }));
  FDRE \sum_1_reg_1435_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[12]),
        .Q(sum_1_reg_1435[12]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[13]),
        .Q(sum_1_reg_1435[13]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[14]),
        .Q(sum_1_reg_1435[14]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[15]),
        .Q(sum_1_reg_1435[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_1_reg_1435_reg[15]_i_1 
       (.CI(\sum_1_reg_1435_reg[11]_i_1_n_0 ),
        .CO({\sum_1_reg_1435_reg[15]_i_1_n_0 ,\sum_1_reg_1435_reg[15]_i_1_n_1 ,\sum_1_reg_1435_reg[15]_i_1_n_2 ,\sum_1_reg_1435_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_1_reg_1435[15]_i_2_n_0 ,\sum_1_reg_1435[15]_i_3_n_0 ,\sum_1_reg_1435[15]_i_4_n_0 ,\sum_1_reg_1435[15]_i_5_n_0 }),
        .O(sum_1_fu_961_p2[15:12]),
        .S({\sum_1_reg_1435[15]_i_6_n_0 ,\sum_1_reg_1435[15]_i_7_n_0 ,\sum_1_reg_1435[15]_i_8_n_0 ,\sum_1_reg_1435[15]_i_9_n_0 }));
  FDRE \sum_1_reg_1435_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[16]),
        .Q(sum_1_reg_1435[16]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[17]),
        .Q(sum_1_reg_1435[17]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[18]),
        .Q(sum_1_reg_1435[18]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[19]),
        .Q(sum_1_reg_1435[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_1_reg_1435_reg[19]_i_1 
       (.CI(\sum_1_reg_1435_reg[15]_i_1_n_0 ),
        .CO({\sum_1_reg_1435_reg[19]_i_1_n_0 ,\sum_1_reg_1435_reg[19]_i_1_n_1 ,\sum_1_reg_1435_reg[19]_i_1_n_2 ,\sum_1_reg_1435_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_1_reg_1435[19]_i_2_n_0 ,\sum_1_reg_1435[19]_i_3_n_0 ,\sum_1_reg_1435[19]_i_4_n_0 ,\sum_1_reg_1435[19]_i_5_n_0 }),
        .O(sum_1_fu_961_p2[19:16]),
        .S({\sum_1_reg_1435[19]_i_6_n_0 ,\sum_1_reg_1435[19]_i_7_n_0 ,\sum_1_reg_1435[19]_i_8_n_0 ,\sum_1_reg_1435[19]_i_9_n_0 }));
  FDRE \sum_1_reg_1435_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[1]),
        .Q(sum_1_reg_1435[1]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[20]),
        .Q(sum_1_reg_1435[20]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[21]),
        .Q(sum_1_reg_1435[21]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[22]),
        .Q(sum_1_reg_1435[22]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[23]),
        .Q(sum_1_reg_1435[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_1_reg_1435_reg[23]_i_1 
       (.CI(\sum_1_reg_1435_reg[19]_i_1_n_0 ),
        .CO({\sum_1_reg_1435_reg[23]_i_1_n_0 ,\sum_1_reg_1435_reg[23]_i_1_n_1 ,\sum_1_reg_1435_reg[23]_i_1_n_2 ,\sum_1_reg_1435_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_1_reg_1435[23]_i_2_n_0 ,\sum_1_reg_1435[23]_i_3_n_0 ,\sum_1_reg_1435[23]_i_4_n_0 ,\sum_1_reg_1435[23]_i_5_n_0 }),
        .O(sum_1_fu_961_p2[23:20]),
        .S({\sum_1_reg_1435[23]_i_6_n_0 ,\sum_1_reg_1435[23]_i_7_n_0 ,\sum_1_reg_1435[23]_i_8_n_0 ,\sum_1_reg_1435[23]_i_9_n_0 }));
  FDRE \sum_1_reg_1435_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[24]),
        .Q(sum_1_reg_1435[24]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[25]),
        .Q(sum_1_reg_1435[25]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[26]),
        .Q(sum_1_reg_1435[26]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[27]),
        .Q(sum_1_reg_1435[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_1_reg_1435_reg[27]_i_1 
       (.CI(\sum_1_reg_1435_reg[23]_i_1_n_0 ),
        .CO({\sum_1_reg_1435_reg[27]_i_1_n_0 ,\sum_1_reg_1435_reg[27]_i_1_n_1 ,\sum_1_reg_1435_reg[27]_i_1_n_2 ,\sum_1_reg_1435_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_1_reg_1435[27]_i_2_n_0 ,\sum_1_reg_1435[27]_i_3_n_0 ,\sum_1_reg_1435[27]_i_4_n_0 ,\sum_1_reg_1435[27]_i_5_n_0 }),
        .O(sum_1_fu_961_p2[27:24]),
        .S({\sum_1_reg_1435[27]_i_6_n_0 ,\sum_1_reg_1435[27]_i_7_n_0 ,\sum_1_reg_1435[27]_i_8_n_0 ,\sum_1_reg_1435[27]_i_9_n_0 }));
  FDRE \sum_1_reg_1435_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[28]),
        .Q(sum_1_reg_1435[28]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[29]),
        .Q(sum_1_reg_1435[29]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[2]),
        .Q(sum_1_reg_1435[2]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[30]),
        .Q(sum_1_reg_1435[30]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[31]),
        .Q(sum_1_reg_1435[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_1_reg_1435_reg[31]_i_1 
       (.CI(\sum_1_reg_1435_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_1_reg_1435_reg[31]_i_1_CO_UNCONNECTED [3],\sum_1_reg_1435_reg[31]_i_1_n_1 ,\sum_1_reg_1435_reg[31]_i_1_n_2 ,\sum_1_reg_1435_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_1_reg_1435[31]_i_2_n_0 ,\sum_1_reg_1435[31]_i_3_n_0 ,\sum_1_reg_1435[31]_i_4_n_0 }),
        .O(sum_1_fu_961_p2[31:28]),
        .S({\sum_1_reg_1435[31]_i_5_n_0 ,\sum_1_reg_1435[31]_i_6_n_0 ,\sum_1_reg_1435[31]_i_7_n_0 ,\sum_1_reg_1435[31]_i_8_n_0 }));
  FDRE \sum_1_reg_1435_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[3]),
        .Q(sum_1_reg_1435[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_1_reg_1435_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_1_reg_1435_reg[3]_i_1_n_0 ,\sum_1_reg_1435_reg[3]_i_1_n_1 ,\sum_1_reg_1435_reg[3]_i_1_n_2 ,\sum_1_reg_1435_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_1_reg_1435[3]_i_2_n_0 ,\sum_1_reg_1435[3]_i_3_n_0 ,\sum_1_reg_1435[3]_i_4_n_0 ,1'b0}),
        .O(sum_1_fu_961_p2[3:0]),
        .S({\sum_1_reg_1435[3]_i_5_n_0 ,\sum_1_reg_1435[3]_i_6_n_0 ,\sum_1_reg_1435[3]_i_7_n_0 ,\sum_1_reg_1435[3]_i_8_n_0 }));
  FDRE \sum_1_reg_1435_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[4]),
        .Q(sum_1_reg_1435[4]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[5]),
        .Q(sum_1_reg_1435[5]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[6]),
        .Q(sum_1_reg_1435[6]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[7]),
        .Q(sum_1_reg_1435[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_1_reg_1435_reg[7]_i_1 
       (.CI(\sum_1_reg_1435_reg[3]_i_1_n_0 ),
        .CO({\sum_1_reg_1435_reg[7]_i_1_n_0 ,\sum_1_reg_1435_reg[7]_i_1_n_1 ,\sum_1_reg_1435_reg[7]_i_1_n_2 ,\sum_1_reg_1435_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_1_reg_1435[7]_i_2_n_0 ,\sum_1_reg_1435[7]_i_3_n_0 ,\sum_1_reg_1435[7]_i_4_n_0 ,\sum_1_reg_1435[7]_i_5_n_0 }),
        .O(sum_1_fu_961_p2[7:4]),
        .S({\sum_1_reg_1435[7]_i_6_n_0 ,\sum_1_reg_1435[7]_i_7_n_0 ,\sum_1_reg_1435[7]_i_8_n_0 ,\sum_1_reg_1435[7]_i_9_n_0 }));
  FDRE \sum_1_reg_1435_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[8]),
        .Q(sum_1_reg_1435[8]),
        .R(1'b0));
  FDRE \sum_1_reg_1435_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sum_1_fu_961_p2[9]),
        .Q(sum_1_reg_1435[9]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_31),
        .Q(sum_reg_1325[0]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_21),
        .Q(sum_reg_1325[10]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_20),
        .Q(sum_reg_1325[11]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_19),
        .Q(sum_reg_1325[12]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_18),
        .Q(sum_reg_1325[13]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_17),
        .Q(sum_reg_1325[14]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_16),
        .Q(sum_reg_1325[15]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[16]),
        .Q(sum_reg_1325[16]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[17]),
        .Q(sum_reg_1325[17]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[18]),
        .Q(sum_reg_1325[18]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[19]),
        .Q(sum_reg_1325[19]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_30),
        .Q(sum_reg_1325[1]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[20]),
        .Q(sum_reg_1325[20]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[21]),
        .Q(sum_reg_1325[21]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[22]),
        .Q(sum_reg_1325[22]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[23]),
        .Q(sum_reg_1325[23]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[24]),
        .Q(sum_reg_1325[24]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[25]),
        .Q(sum_reg_1325[25]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[26]),
        .Q(sum_reg_1325[26]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[27]),
        .Q(sum_reg_1325[27]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[28]),
        .Q(sum_reg_1325[28]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[29]),
        .Q(sum_reg_1325[29]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_29),
        .Q(sum_reg_1325[2]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[30]),
        .Q(sum_reg_1325[30]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg__1[31]),
        .Q(sum_reg_1325[31]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_28),
        .Q(sum_reg_1325[3]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_27),
        .Q(sum_reg_1325[4]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_26),
        .Q(sum_reg_1325[5]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_25),
        .Q(sum_reg_1325[6]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_24),
        .Q(sum_reg_1325[7]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_23),
        .Q(sum_reg_1325[8]),
        .R(1'b0));
  FDRE \sum_reg_1325_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_32s_32s_32_2_1_U1_n_22),
        .Q(sum_reg_1325[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi
   (E,
    ap_start,
    ap_rst_n_inv,
    \i2_fu_240_reg[1] ,
    \i2_fu_240_reg[0] ,
    ap_enable_reg_pp0_iter6_reg,
    int_ap_start_reg_0,
    int_ap_start_reg_1,
    int_ap_start_reg_2,
    int_ap_start_reg_3,
    int_ap_start_reg_4,
    int_ap_start_reg_5,
    int_ap_start_reg_6,
    int_ap_start_reg_7,
    int_ap_start_reg_8,
    int_ap_start_reg_9,
    int_ap_start_reg_10,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    q00,
    q00_0,
    q00_1,
    q00_2,
    q00_3,
    q00_4,
    q00_5,
    q00_6,
    q00_7,
    q00_8,
    q00_9,
    q00_10,
    q00_11,
    q00_12,
    q00_13,
    q00_14,
    q00_15,
    q00_16,
    q00_17,
    q00_18,
    q00_19,
    q00_20,
    q00_21,
    q00_22,
    q00_23,
    q00_24,
    q00_25,
    q00_26,
    q00_27,
    q00_28,
    q00_29,
    q00_30,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RVALID,
    interrupt,
    s_axi_control_WREADY,
    rewind_ap_ready_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter7,
    Q,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter1,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    ap_clk,
    i_fu_789_p3,
    buff0_reg,
    buff0_reg_0,
    s_axi_control_WVALID,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6,
    buff0_reg_7,
    buff0_reg_8,
    tmp_product__0,
    tmp_product__0_0,
    tmp_product__0_1,
    tmp_product__0_2,
    tmp_product__0_3,
    tmp_product__0_4,
    tmp_product__0_5,
    tmp_product__0_6,
    tmp_product__0_7,
    tmp_product__0_8,
    tmp_product__0_9,
    tmp_product__0_10,
    tmp_product__0_11,
    tmp_product__0_12,
    tmp_product__0_13,
    tmp_product__0_14,
    tmp_product__0_15,
    tmp_product__0_16,
    tmp_product__0_17,
    tmp_product__0_18,
    select_ln38_fu_781_p3,
    address0,
    mem_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_loop_exit_ready_pp0_iter8_reg,
    s_axi_control_BREADY,
    ap_idle);
  output [0:0]E;
  output ap_start;
  output ap_rst_n_inv;
  output \i2_fu_240_reg[1] ;
  output \i2_fu_240_reg[0] ;
  output ap_enable_reg_pp0_iter6_reg;
  output int_ap_start_reg_0;
  output int_ap_start_reg_1;
  output int_ap_start_reg_2;
  output int_ap_start_reg_3;
  output int_ap_start_reg_4;
  output int_ap_start_reg_5;
  output int_ap_start_reg_6;
  output int_ap_start_reg_7;
  output int_ap_start_reg_8;
  output int_ap_start_reg_9;
  output int_ap_start_reg_10;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [31:0]q00;
  output [31:0]q00_0;
  output [31:0]q00_1;
  output [31:0]q00_2;
  output [31:0]q00_3;
  output [31:0]q00_4;
  output [31:0]q00_5;
  output [31:0]q00_6;
  output [31:0]q00_7;
  output [31:0]q00_8;
  output [31:0]q00_9;
  output [31:0]q00_10;
  output [31:0]q00_11;
  output [31:0]q00_12;
  output [31:0]q00_13;
  output [31:0]q00_14;
  output [31:0]q00_15;
  output [31:0]q00_16;
  output [31:0]q00_17;
  output [31:0]q00_18;
  output [31:0]q00_19;
  output [31:0]q00_20;
  output [31:0]q00_21;
  output [31:0]q00_22;
  output [31:0]q00_23;
  output [31:0]q00_24;
  output [31:0]q00_25;
  output [31:0]q00_26;
  output [31:0]q00_27;
  output [31:0]q00_28;
  output [31:0]q00_29;
  output [31:0]q00_30;
  output s_axi_control_BVALID;
  output [31:0]s_axi_control_RDATA;
  output s_axi_control_RVALID;
  output interrupt;
  output s_axi_control_WREADY;
  input rewind_ap_ready_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter7;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter6;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter1;
  input s_axi_control_ARVALID;
  input [13:0]s_axi_control_ARADDR;
  input [11:0]s_axi_control_AWADDR;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input ap_clk;
  input [3:0]i_fu_789_p3;
  input buff0_reg;
  input buff0_reg_0;
  input s_axi_control_WVALID;
  input buff0_reg_1;
  input buff0_reg_2;
  input buff0_reg_3;
  input buff0_reg_4;
  input buff0_reg_5;
  input buff0_reg_6;
  input buff0_reg_7;
  input buff0_reg_8;
  input tmp_product__0;
  input tmp_product__0_0;
  input tmp_product__0_1;
  input tmp_product__0_2;
  input tmp_product__0_3;
  input tmp_product__0_4;
  input tmp_product__0_5;
  input tmp_product__0_6;
  input tmp_product__0_7;
  input tmp_product__0_8;
  input tmp_product__0_9;
  input tmp_product__0_10;
  input tmp_product__0_11;
  input tmp_product__0_12;
  input tmp_product__0_13;
  input tmp_product__0_14;
  input tmp_product__0_15;
  input tmp_product__0_16;
  input tmp_product__0_17;
  input tmp_product__0_18;
  input [3:0]select_ln38_fu_781_p3;
  input [7:0]address0;
  input [31:0]mem_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_loop_exit_ready_pp0_iter8_reg;
  input s_axi_control_BREADY;
  input ap_idle;

  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[1]_rep_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_rstate_reg[1]_rep_n_0 ;
  wire \FSM_onehot_rstate_reg_n_0_[2] ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_rep__0_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_rep__1_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_rep__2_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_rep_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_rep__0_n_0 ;
  wire \FSM_onehot_wstate_reg[2]_rep__1_n_0 ;
  wire \FSM_onehot_wstate_reg[2]_rep__2_n_0 ;
  wire \FSM_onehot_wstate_reg[2]_rep_n_0 ;
  wire \FSM_onehot_wstate_reg_n_0_[2] ;
  wire [2:0]Q;
  wire [7:0]address0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_reg;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_idle;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter8_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire buff0_reg_7;
  wire buff0_reg_8;
  wire \i2_fu_240_reg[0] ;
  wire \i2_fu_240_reg[1] ;
  wire [3:0]i_fu_789_p3;
  wire [3:0]int_A_0_address1;
  wire int_A_0_n_10;
  wire int_A_0_n_11;
  wire int_A_0_n_12;
  wire int_A_0_n_13;
  wire int_A_0_n_14;
  wire int_A_0_n_15;
  wire int_A_0_n_16;
  wire int_A_0_n_17;
  wire int_A_0_n_18;
  wire int_A_0_n_19;
  wire int_A_0_n_20;
  wire int_A_0_n_21;
  wire int_A_0_n_22;
  wire int_A_0_n_23;
  wire int_A_0_n_24;
  wire int_A_0_n_25;
  wire int_A_0_n_26;
  wire int_A_0_n_27;
  wire int_A_0_n_28;
  wire int_A_0_n_29;
  wire int_A_0_n_30;
  wire int_A_0_n_31;
  wire int_A_0_n_4;
  wire int_A_0_n_5;
  wire int_A_0_n_6;
  wire int_A_0_n_7;
  wire int_A_0_n_8;
  wire int_A_0_n_9;
  wire [9:0]int_A_0_q1;
  wire int_A_0_read;
  wire int_A_0_read0;
  wire int_A_0_write0;
  wire int_A_0_write_i_1_n_0;
  wire int_A_0_write_i_3_n_0;
  wire int_A_0_write_reg_n_0;
  wire [31:0]int_A_10_q1;
  wire int_A_10_read;
  wire int_A_10_read0;
  wire int_A_10_write0;
  wire int_A_10_write_i_1_n_0;
  wire int_A_10_write_reg_n_0;
  wire int_A_11_n_0;
  wire int_A_11_n_26;
  wire int_A_11_n_27;
  wire int_A_11_n_28;
  wire int_A_11_n_29;
  wire int_A_11_n_30;
  wire int_A_11_n_31;
  wire [30:1]int_A_11_q1;
  wire int_A_11_read;
  wire int_A_11_read0;
  wire int_A_11_write_i_1_n_0;
  wire int_A_11_write_reg_n_0;
  wire int_A_12_n_0;
  wire int_A_12_n_1;
  wire int_A_12_n_10;
  wire int_A_12_n_11;
  wire int_A_12_n_12;
  wire int_A_12_n_13;
  wire int_A_12_n_14;
  wire int_A_12_n_15;
  wire int_A_12_n_16;
  wire int_A_12_n_17;
  wire int_A_12_n_18;
  wire int_A_12_n_19;
  wire int_A_12_n_2;
  wire int_A_12_n_20;
  wire int_A_12_n_21;
  wire int_A_12_n_22;
  wire int_A_12_n_23;
  wire int_A_12_n_24;
  wire int_A_12_n_25;
  wire int_A_12_n_26;
  wire int_A_12_n_27;
  wire int_A_12_n_28;
  wire int_A_12_n_29;
  wire int_A_12_n_3;
  wire int_A_12_n_30;
  wire int_A_12_n_31;
  wire int_A_12_n_4;
  wire int_A_12_n_5;
  wire int_A_12_n_6;
  wire int_A_12_n_7;
  wire int_A_12_n_8;
  wire int_A_12_n_9;
  wire int_A_12_read;
  wire int_A_12_read0;
  wire int_A_12_write_i_1_n_0;
  wire int_A_12_write_i_2_n_0;
  wire int_A_12_write_reg_n_0;
  wire int_A_13_n_0;
  wire int_A_13_n_1;
  wire int_A_13_n_2;
  wire int_A_13_n_3;
  wire int_A_13_n_4;
  wire [31:0]int_A_13_q1;
  wire int_A_13_read;
  wire int_A_13_read0;
  wire int_A_13_write_i_1_n_0;
  wire int_A_13_write_reg_n_0;
  wire int_A_14_n_1;
  wire int_A_14_n_18;
  wire int_A_14_n_19;
  wire int_A_14_n_20;
  wire int_A_14_n_21;
  wire int_A_14_n_22;
  wire int_A_14_n_23;
  wire int_A_14_n_24;
  wire int_A_14_n_25;
  wire int_A_14_n_26;
  wire int_A_14_n_27;
  wire int_A_14_n_28;
  wire int_A_14_n_29;
  wire int_A_14_n_30;
  wire int_A_14_n_31;
  wire int_A_14_n_32;
  wire [31:0]int_A_14_q1;
  wire int_A_14_read;
  wire int_A_14_read0;
  wire int_A_14_write_i_1_n_0;
  wire int_A_14_write_reg_n_0;
  wire int_A_15_n_1;
  wire int_A_15_n_2;
  wire int_A_15_n_28;
  wire int_A_15_n_29;
  wire int_A_15_n_30;
  wire int_A_15_n_31;
  wire int_A_15_n_32;
  wire [30:0]int_A_15_q1;
  wire int_A_15_read;
  wire int_A_15_read_i_1_n_0;
  wire int_A_15_write_i_1_n_0;
  wire int_A_15_write_i_2_n_0;
  wire int_A_15_write_i_3_n_0;
  wire int_A_15_write_reg_n_0;
  wire int_A_1_n_0;
  wire [31:0]int_A_1_q1;
  wire int_A_1_read;
  wire int_A_1_read0;
  wire int_A_1_read_i_2_n_0;
  wire int_A_1_write_i_1_n_0;
  wire int_A_1_write_i_2_n_0;
  wire int_A_1_write_i_3_n_0;
  wire int_A_1_write_i_4_n_0;
  wire int_A_1_write_reg_n_0;
  wire [31:0]int_A_2_q1;
  wire int_A_2_read;
  wire int_A_2_read0;
  wire int_A_2_write_i_1_n_0;
  wire int_A_2_write_i_2_n_0;
  wire int_A_2_write_reg_n_0;
  wire int_A_3_n_0;
  wire int_A_3_n_1;
  wire int_A_3_n_10;
  wire int_A_3_n_11;
  wire int_A_3_n_12;
  wire int_A_3_n_13;
  wire int_A_3_n_14;
  wire int_A_3_n_15;
  wire int_A_3_n_16;
  wire int_A_3_n_17;
  wire int_A_3_n_18;
  wire int_A_3_n_19;
  wire int_A_3_n_2;
  wire int_A_3_n_20;
  wire int_A_3_n_21;
  wire int_A_3_n_22;
  wire int_A_3_n_23;
  wire int_A_3_n_24;
  wire int_A_3_n_25;
  wire int_A_3_n_26;
  wire int_A_3_n_27;
  wire int_A_3_n_28;
  wire int_A_3_n_29;
  wire int_A_3_n_30;
  wire int_A_3_n_31;
  wire int_A_3_n_4;
  wire int_A_3_n_5;
  wire int_A_3_n_6;
  wire int_A_3_n_7;
  wire int_A_3_n_8;
  wire int_A_3_n_9;
  wire [31:31]int_A_3_q1;
  wire int_A_3_read;
  wire int_A_3_read0;
  wire int_A_3_write_i_1_n_0;
  wire int_A_3_write_i_2_n_0;
  wire int_A_3_write_reg_n_0;
  wire int_A_4_n_0;
  wire int_A_4_n_31;
  wire [30:0]int_A_4_q1;
  wire int_A_4_read;
  wire int_A_4_read0;
  wire int_A_4_write0;
  wire int_A_4_write_i_1_n_0;
  wire int_A_4_write_reg_n_0;
  wire int_A_5_n_0;
  wire int_A_5_n_10;
  wire int_A_5_n_11;
  wire int_A_5_n_12;
  wire int_A_5_n_13;
  wire int_A_5_n_14;
  wire int_A_5_n_15;
  wire int_A_5_n_16;
  wire int_A_5_n_17;
  wire int_A_5_n_18;
  wire int_A_5_n_19;
  wire int_A_5_n_20;
  wire int_A_5_n_21;
  wire int_A_5_n_22;
  wire int_A_5_n_23;
  wire int_A_5_n_24;
  wire int_A_5_n_25;
  wire int_A_5_n_26;
  wire int_A_5_n_27;
  wire int_A_5_n_28;
  wire int_A_5_n_29;
  wire int_A_5_n_3;
  wire int_A_5_n_30;
  wire int_A_5_n_31;
  wire int_A_5_n_4;
  wire int_A_5_n_5;
  wire int_A_5_n_6;
  wire int_A_5_n_7;
  wire int_A_5_n_8;
  wire int_A_5_n_9;
  wire [31:9]int_A_5_q1;
  wire int_A_5_read;
  wire int_A_5_read0;
  wire int_A_5_read_i_2_n_0;
  wire int_A_5_write0;
  wire int_A_5_write_i_1_n_0;
  wire int_A_5_write_reg_n_0;
  wire int_A_6_n_0;
  wire int_A_6_n_27;
  wire int_A_6_n_28;
  wire int_A_6_n_29;
  wire int_A_6_n_30;
  wire int_A_6_n_31;
  wire [31:4]int_A_6_q1;
  wire int_A_6_read;
  wire int_A_6_read0;
  wire int_A_6_write_i_1_n_0;
  wire int_A_6_write_reg_n_0;
  wire int_A_7_n_0;
  wire int_A_7_n_29;
  wire int_A_7_n_30;
  wire int_A_7_n_31;
  wire [31:0]int_A_7_q1;
  wire int_A_7_read;
  wire int_A_7_read0;
  wire int_A_7_write_i_1_n_0;
  wire int_A_7_write_i_2_n_0;
  wire int_A_7_write_reg_n_0;
  wire int_A_8_n_0;
  wire int_A_8_n_11;
  wire int_A_8_n_12;
  wire int_A_8_n_13;
  wire int_A_8_n_14;
  wire int_A_8_n_15;
  wire int_A_8_n_16;
  wire int_A_8_n_17;
  wire int_A_8_n_18;
  wire int_A_8_n_19;
  wire int_A_8_n_20;
  wire int_A_8_n_21;
  wire int_A_8_n_22;
  wire int_A_8_n_23;
  wire int_A_8_n_24;
  wire int_A_8_n_25;
  wire int_A_8_n_26;
  wire int_A_8_n_27;
  wire int_A_8_n_28;
  wire int_A_8_n_29;
  wire int_A_8_n_30;
  wire int_A_8_n_31;
  wire [29:0]int_A_8_q1;
  wire int_A_8_read;
  wire int_A_8_read0;
  wire int_A_8_read_i_2_n_0;
  wire int_A_8_write0;
  wire int_A_8_write_i_1_n_0;
  wire int_A_8_write_i_3_n_0;
  wire int_A_8_write_reg_n_0;
  wire int_A_9_n_0;
  wire int_A_9_n_13;
  wire int_A_9_n_14;
  wire int_A_9_n_15;
  wire int_A_9_n_16;
  wire int_A_9_n_17;
  wire int_A_9_n_18;
  wire int_A_9_n_19;
  wire int_A_9_n_20;
  wire int_A_9_n_21;
  wire int_A_9_n_22;
  wire int_A_9_n_23;
  wire int_A_9_n_24;
  wire int_A_9_n_25;
  wire int_A_9_n_26;
  wire int_A_9_n_27;
  wire int_A_9_n_28;
  wire int_A_9_n_29;
  wire int_A_9_n_30;
  wire int_A_9_n_31;
  wire [31:0]int_A_9_q1;
  wire int_A_9_read;
  wire int_A_9_read0;
  wire int_A_9_read_i_2_n_0;
  wire int_A_9_write0;
  wire int_A_9_write_i_1_n_0;
  wire int_A_9_write_i_3_n_0;
  wire int_A_9_write_reg_n_0;
  wire int_B_0_n_0;
  wire int_B_0_n_1;
  wire int_B_0_n_15;
  wire int_B_0_n_16;
  wire int_B_0_n_17;
  wire int_B_0_n_18;
  wire int_B_0_n_19;
  wire int_B_0_n_2;
  wire int_B_0_n_20;
  wire int_B_0_n_21;
  wire int_B_0_n_22;
  wire int_B_0_n_23;
  wire int_B_0_n_24;
  wire int_B_0_n_25;
  wire int_B_0_n_26;
  wire int_B_0_n_27;
  wire int_B_0_n_28;
  wire int_B_0_n_29;
  wire int_B_0_n_3;
  wire int_B_0_n_30;
  wire int_B_0_n_31;
  wire int_B_0_n_32;
  wire int_B_0_n_33;
  wire int_B_0_n_34;
  wire int_B_0_n_35;
  wire int_B_0_n_4;
  wire int_B_0_n_5;
  wire int_B_0_n_6;
  wire int_B_0_n_7;
  wire [31:4]int_B_0_q1;
  wire int_B_0_read;
  wire int_B_0_read0;
  wire int_B_0_write_i_1_n_0;
  wire int_B_0_write_reg_n_0;
  wire int_B_10_n_0;
  wire int_B_10_n_1;
  wire int_B_10_n_2;
  wire int_B_10_n_3;
  wire [31:0]int_B_10_q1;
  wire int_B_10_read;
  wire int_B_10_read0;
  wire int_B_10_read_i_2_n_0;
  wire int_B_10_write0;
  wire int_B_10_write_i_1_n_0;
  wire int_B_10_write_reg_n_0;
  wire int_B_11_n_0;
  wire int_B_11_n_1;
  wire int_B_11_n_18;
  wire int_B_11_n_19;
  wire int_B_11_n_20;
  wire int_B_11_n_21;
  wire int_B_11_n_22;
  wire int_B_11_n_23;
  wire int_B_11_n_24;
  wire int_B_11_n_25;
  wire int_B_11_n_26;
  wire int_B_11_n_27;
  wire int_B_11_n_28;
  wire int_B_11_n_29;
  wire int_B_11_n_30;
  wire int_B_11_n_31;
  wire int_B_11_n_32;
  wire int_B_11_n_33;
  wire int_B_11_n_34;
  wire int_B_11_n_35;
  wire [29:3]int_B_11_q1;
  wire int_B_11_read;
  wire int_B_11_read0;
  wire int_B_11_read_i_2_n_0;
  wire int_B_11_write0;
  wire int_B_11_write_i_1_n_0;
  wire int_B_11_write_reg_n_0;
  wire int_B_12_n_0;
  wire int_B_12_n_1;
  wire int_B_12_n_2;
  wire int_B_12_n_3;
  wire [31:0]int_B_12_q1;
  wire int_B_12_read;
  wire int_B_12_read0;
  wire int_B_12_write0;
  wire int_B_12_write_i_1_n_0;
  wire int_B_12_write_reg_n_0;
  wire int_B_13_n_0;
  wire int_B_13_n_1;
  wire int_B_13_n_19;
  wire int_B_13_n_2;
  wire int_B_13_n_20;
  wire int_B_13_n_21;
  wire int_B_13_n_22;
  wire int_B_13_n_23;
  wire int_B_13_n_24;
  wire int_B_13_n_25;
  wire int_B_13_n_26;
  wire int_B_13_n_27;
  wire int_B_13_n_28;
  wire int_B_13_n_29;
  wire int_B_13_n_30;
  wire int_B_13_n_31;
  wire int_B_13_n_32;
  wire int_B_13_n_33;
  wire int_B_13_n_34;
  wire int_B_13_n_35;
  wire [31:0]int_B_13_q1;
  wire int_B_13_read;
  wire int_B_13_read0;
  wire int_B_13_read_i_2_n_0;
  wire int_B_13_write0;
  wire int_B_13_write_i_1_n_0;
  wire int_B_13_write_reg_n_0;
  wire int_B_14_n_0;
  wire int_B_14_n_1;
  wire int_B_14_n_10;
  wire int_B_14_n_11;
  wire int_B_14_n_12;
  wire int_B_14_n_13;
  wire int_B_14_n_14;
  wire int_B_14_n_15;
  wire int_B_14_n_16;
  wire int_B_14_n_17;
  wire int_B_14_n_18;
  wire int_B_14_n_19;
  wire int_B_14_n_2;
  wire int_B_14_n_20;
  wire int_B_14_n_21;
  wire int_B_14_n_22;
  wire int_B_14_n_23;
  wire int_B_14_n_24;
  wire int_B_14_n_25;
  wire int_B_14_n_26;
  wire int_B_14_n_27;
  wire int_B_14_n_28;
  wire int_B_14_n_29;
  wire int_B_14_n_3;
  wire int_B_14_n_30;
  wire int_B_14_n_31;
  wire int_B_14_n_32;
  wire int_B_14_n_33;
  wire int_B_14_n_34;
  wire int_B_14_n_35;
  wire int_B_14_n_8;
  wire int_B_14_n_9;
  wire [30:0]int_B_14_q1;
  wire int_B_14_read;
  wire int_B_14_read0;
  wire int_B_14_read_i_2_n_0;
  wire int_B_14_read_i_3_n_0;
  wire int_B_14_write_i_1_n_0;
  wire int_B_14_write_i_2_n_0;
  wire int_B_14_write_i_3_n_0;
  wire int_B_14_write_reg_n_0;
  wire int_B_15_n_0;
  wire [31:0]int_B_15_q1;
  wire int_B_15_read;
  wire int_B_15_read0;
  wire int_B_15_read_i_2_n_0;
  wire int_B_15_write0;
  wire int_B_15_write_i_1_n_0;
  wire int_B_15_write_i_3_n_0;
  wire int_B_15_write_i_4_n_0;
  wire int_B_15_write_reg_n_0;
  wire int_B_1_n_0;
  wire int_B_1_n_1;
  wire int_B_1_n_2;
  wire int_B_1_n_3;
  wire [31:0]int_B_1_q1;
  wire int_B_1_read;
  wire int_B_1_read0;
  wire int_B_1_read_i_2_n_0;
  wire int_B_1_write_i_1_n_0;
  wire int_B_1_write_reg_n_0;
  wire int_B_2_n_0;
  wire int_B_2_n_1;
  wire int_B_2_n_2;
  wire int_B_2_n_3;
  wire [31:0]int_B_2_q1;
  wire int_B_2_read;
  wire int_B_2_read0;
  wire int_B_2_read_i_2_n_0;
  wire int_B_2_write_i_1_n_0;
  wire int_B_2_write_reg_n_0;
  wire int_B_3_n_0;
  wire int_B_3_n_1;
  wire int_B_3_n_2;
  wire int_B_3_n_3;
  wire [31:0]int_B_3_q1;
  wire int_B_3_read;
  wire int_B_3_read0;
  wire int_B_3_read_i_2_n_0;
  wire int_B_3_write0;
  wire int_B_3_write_i_1_n_0;
  wire int_B_3_write_reg_n_0;
  wire int_B_4_n_0;
  wire int_B_4_n_1;
  wire int_B_4_n_10;
  wire int_B_4_n_11;
  wire int_B_4_n_12;
  wire int_B_4_n_13;
  wire int_B_4_n_14;
  wire int_B_4_n_15;
  wire int_B_4_n_16;
  wire int_B_4_n_17;
  wire int_B_4_n_18;
  wire int_B_4_n_19;
  wire int_B_4_n_2;
  wire int_B_4_n_20;
  wire int_B_4_n_21;
  wire int_B_4_n_22;
  wire int_B_4_n_23;
  wire int_B_4_n_24;
  wire int_B_4_n_25;
  wire int_B_4_n_26;
  wire int_B_4_n_27;
  wire int_B_4_n_28;
  wire int_B_4_n_29;
  wire int_B_4_n_3;
  wire int_B_4_n_30;
  wire int_B_4_n_31;
  wire int_B_4_n_32;
  wire int_B_4_n_33;
  wire int_B_4_n_34;
  wire int_B_4_n_35;
  wire int_B_4_n_4;
  wire int_B_4_n_5;
  wire int_B_4_n_6;
  wire int_B_4_n_7;
  wire int_B_4_n_8;
  wire int_B_4_n_9;
  wire int_B_4_read;
  wire int_B_4_read0;
  wire int_B_4_read_i_2_n_0;
  wire int_B_4_read_i_3_n_0;
  wire int_B_4_write0;
  wire int_B_4_write_i_1_n_0;
  wire int_B_4_write_reg_n_0;
  wire int_B_5_n_0;
  wire int_B_5_n_1;
  wire int_B_5_n_2;
  wire int_B_5_n_3;
  wire [31:0]int_B_5_q1;
  wire int_B_5_read;
  wire int_B_5_read0;
  wire int_B_5_read_i_2_n_0;
  wire int_B_5_write0;
  wire int_B_5_write_i_1_n_0;
  wire int_B_5_write_reg_n_0;
  wire int_B_6_n_0;
  wire int_B_6_n_1;
  wire int_B_6_n_2;
  wire int_B_6_n_3;
  wire [31:0]int_B_6_q1;
  wire int_B_6_read;
  wire int_B_6_read0;
  wire int_B_6_read_i_2_n_0;
  wire int_B_6_write0;
  wire int_B_6_write_i_1_n_0;
  wire int_B_6_write_reg_n_0;
  wire int_B_7_n_0;
  wire int_B_7_n_1;
  wire int_B_7_n_10;
  wire int_B_7_n_11;
  wire int_B_7_n_12;
  wire int_B_7_n_13;
  wire int_B_7_n_14;
  wire int_B_7_n_15;
  wire int_B_7_n_16;
  wire int_B_7_n_17;
  wire int_B_7_n_18;
  wire int_B_7_n_19;
  wire int_B_7_n_2;
  wire int_B_7_n_20;
  wire int_B_7_n_21;
  wire int_B_7_n_22;
  wire int_B_7_n_23;
  wire int_B_7_n_24;
  wire int_B_7_n_25;
  wire int_B_7_n_26;
  wire int_B_7_n_27;
  wire int_B_7_n_28;
  wire int_B_7_n_29;
  wire int_B_7_n_3;
  wire int_B_7_n_30;
  wire int_B_7_n_31;
  wire int_B_7_n_32;
  wire int_B_7_n_33;
  wire int_B_7_n_34;
  wire int_B_7_n_35;
  wire int_B_7_n_4;
  wire int_B_7_n_5;
  wire int_B_7_n_6;
  wire int_B_7_n_7;
  wire int_B_7_n_8;
  wire int_B_7_n_9;
  wire int_B_7_read;
  wire int_B_7_read0;
  wire int_B_7_read_i_2_n_0;
  wire int_B_7_write_i_1_n_0;
  wire int_B_7_write_i_2_n_0;
  wire int_B_7_write_reg_n_0;
  wire int_B_8_n_0;
  wire int_B_8_n_1;
  wire int_B_8_n_2;
  wire int_B_8_n_25;
  wire int_B_8_n_26;
  wire int_B_8_n_27;
  wire int_B_8_n_28;
  wire int_B_8_n_29;
  wire int_B_8_n_3;
  wire int_B_8_n_30;
  wire int_B_8_n_31;
  wire int_B_8_n_32;
  wire int_B_8_n_33;
  wire int_B_8_n_34;
  wire int_B_8_n_35;
  wire [31:0]int_B_8_q1;
  wire int_B_8_read;
  wire int_B_8_read0;
  wire int_B_8_write_i_1_n_0;
  wire int_B_8_write_i_2_n_0;
  wire int_B_8_write_i_3_n_0;
  wire int_B_8_write_reg_n_0;
  wire int_B_9_n_0;
  wire int_B_9_n_12;
  wire int_B_9_n_13;
  wire int_B_9_n_14;
  wire int_B_9_n_15;
  wire int_B_9_n_16;
  wire int_B_9_n_17;
  wire int_B_9_n_18;
  wire int_B_9_n_19;
  wire int_B_9_n_20;
  wire int_B_9_n_21;
  wire int_B_9_n_22;
  wire int_B_9_n_23;
  wire int_B_9_n_24;
  wire int_B_9_n_25;
  wire int_B_9_n_26;
  wire int_B_9_n_27;
  wire int_B_9_n_28;
  wire int_B_9_n_29;
  wire int_B_9_n_30;
  wire int_B_9_n_31;
  wire int_B_9_n_32;
  wire int_B_9_n_33;
  wire int_B_9_n_34;
  wire int_B_9_n_35;
  wire [30:3]int_B_9_q1;
  wire int_B_9_read;
  wire int_B_9_read0;
  wire int_B_9_read_i_2_n_0;
  wire int_B_9_read_i_3_n_0;
  wire int_B_9_read_i_4_n_0;
  wire int_B_9_write0;
  wire int_B_9_write_i_1_n_0;
  wire int_B_9_write_reg_n_0;
  wire int_C_ce1;
  wire int_C_n_0;
  wire int_C_n_30;
  wire int_C_n_31;
  wire [31:1]int_C_q1;
  wire int_C_read;
  wire int_C_read0;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_i_2_n_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_ap_start_reg_10;
  wire int_ap_start_reg_2;
  wire int_ap_start_reg_3;
  wire int_ap_start_reg_4;
  wire int_ap_start_reg_5;
  wire int_ap_start_reg_6;
  wire int_ap_start_reg_7;
  wire int_ap_start_reg_8;
  wire int_ap_start_reg_9;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier[1]_i_3_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire interrupt;
  wire [31:0]mem_reg;
  wire [7:2]p_0_in;
  wire [3:0]p_0_in__0;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire [31:0]q00_1;
  wire [31:0]q00_10;
  wire [31:0]q00_11;
  wire [31:0]q00_12;
  wire [31:0]q00_13;
  wire [31:0]q00_14;
  wire [31:0]q00_15;
  wire [31:0]q00_16;
  wire [31:0]q00_17;
  wire [31:0]q00_18;
  wire [31:0]q00_19;
  wire [31:0]q00_2;
  wire [31:0]q00_20;
  wire [31:0]q00_21;
  wire [31:0]q00_22;
  wire [31:0]q00_23;
  wire [31:0]q00_24;
  wire [31:0]q00_25;
  wire [31:0]q00_26;
  wire [31:0]q00_27;
  wire [31:0]q00_28;
  wire [31:0]q00_29;
  wire [31:0]q00_3;
  wire [31:0]q00_30;
  wire [31:0]q00_4;
  wire [31:0]q00_5;
  wire [31:0]q00_6;
  wire [31:0]q00_7;
  wire [31:0]q00_8;
  wire [31:0]q00_9;
  wire \rdata[0]_i_13_n_0 ;
  wire \rdata[0]_i_14_n_0 ;
  wire \rdata[0]_i_15_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[31]_i_12_n_0 ;
  wire \rdata[31]_i_17_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_22_n_0 ;
  wire \rdata[31]_i_23_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_9_n_0 ;
  wire \rdata[9]_i_14_n_0 ;
  wire \rdata[9]_i_18_n_0 ;
  wire rewind_ap_ready_reg;
  wire [13:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [11:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire s_axi_control_RVALID_INST_0_i_1_n_0;
  wire s_axi_control_RVALID_INST_0_i_2_n_0;
  wire s_axi_control_RVALID_INST_0_i_3_n_0;
  wire s_axi_control_RVALID_INST_0_i_4_n_0;
  wire s_axi_control_RVALID_INST_0_i_5_n_0;
  wire s_axi_control_RVALID_INST_0_i_6_n_0;
  wire s_axi_control_RVALID_INST_0_i_7_n_0;
  wire s_axi_control_RVALID_INST_0_i_8_n_0;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [3:0]select_ln38_fu_781_p3;
  wire tmp_product__0;
  wire tmp_product__0_0;
  wire tmp_product__0_1;
  wire tmp_product__0_10;
  wire tmp_product__0_11;
  wire tmp_product__0_12;
  wire tmp_product__0_13;
  wire tmp_product__0_14;
  wire tmp_product__0_15;
  wire tmp_product__0_16;
  wire tmp_product__0_17;
  wire tmp_product__0_18;
  wire tmp_product__0_2;
  wire tmp_product__0_3;
  wire tmp_product__0_4;
  wire tmp_product__0_5;
  wire tmp_product__0_6;
  wire tmp_product__0_7;
  wire tmp_product__0_8;
  wire tmp_product__0_9;
  wire \waddr_reg_n_0_[10] ;
  wire \waddr_reg_n_0_[11] ;
  wire \waddr_reg_n_0_[12] ;
  wire \waddr_reg_n_0_[13] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire \waddr_reg_n_0_[8] ;
  wire \waddr_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h22F22FFF)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID_INST_0_i_1_n_0),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg_n_0_[2] ),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22F22FFF)) 
    \FSM_onehot_rstate[1]_rep_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID_INST_0_i_1_n_0),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg_n_0_[2] ),
        .O(\FSM_onehot_rstate[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFDDDF000)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID_INST_0_i_1_n_0),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(\FSM_onehot_rstate_reg_n_0_[2] ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* ORIG_CELL_NAME = "FSM_onehot_rstate_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* ORIG_CELL_NAME = "FSM_onehot_rstate_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_rep_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA0A3ECEF)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_BVALID),
        .I3(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8F88888888)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8F88888888)) 
    \FSM_onehot_wstate[2]_rep__0_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .O(\FSM_onehot_wstate[2]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8F88888888)) 
    \FSM_onehot_wstate[2]_rep__1_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .O(\FSM_onehot_wstate[2]_rep__1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8F88888888)) 
    \FSM_onehot_wstate[2]_rep__2_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .O(\FSM_onehot_wstate[2]_rep__2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8F88888888)) 
    \FSM_onehot_wstate[2]_rep_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .O(\FSM_onehot_wstate[2]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFF2A002A00)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_BREADY),
        .I5(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* ORIG_CELL_NAME = "FSM_onehot_wstate_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* ORIG_CELL_NAME = "FSM_onehot_wstate_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_rep_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* ORIG_CELL_NAME = "FSM_onehot_wstate_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_rep__0_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* ORIG_CELL_NAME = "FSM_onehot_wstate_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_rep__1_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* ORIG_CELL_NAME = "FSM_onehot_wstate_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2]_rep__2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_rep__2_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_rep__2_n_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    auto_restart_status_i_1
       (.I0(ap_idle),
        .I1(p_0_in[7]),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_1
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_2));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_1__0
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_5));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_1__1
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_8));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram int_A_0
       (.D({int_A_0_n_6,int_A_0_n_7,int_A_0_n_8,int_A_0_n_9,int_A_0_n_10,int_A_0_n_11,int_A_0_n_12,int_A_0_n_13,int_A_0_n_14,int_A_0_n_15,int_A_0_n_16,int_A_0_n_17,int_A_0_n_18,int_A_0_n_19,int_A_0_n_20,int_A_0_n_21,int_A_0_n_22,int_A_0_n_23,int_A_0_n_24,int_A_0_n_25,int_A_0_n_26,int_A_0_n_27,int_A_0_n_28,int_A_0_n_29,int_A_0_n_30}),
        .\FSM_onehot_rstate_reg[1] (int_A_0_n_31),
        .address0({buff0_reg_0,i_fu_789_p3[2],buff0_reg,i_fu_789_p3[0]}),
        .ap_clk(ap_clk),
        .buff0_reg(int_B_0_n_34),
        .buff0_reg_0(int_B_0_n_35),
        .buff0_reg_1(int_B_0_n_33),
        .buff0_reg_2(int_B_0_n_32),
        .buff0_reg_3(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .int_A_0_read(int_A_0_read),
        .int_A_1_read(int_A_1_read),
        .int_A_2_read(int_A_2_read),
        .int_C_ce1(int_C_ce1),
        .int_ap_ready(int_ap_ready),
        .p_0_in(p_0_in[2]),
        .q00(q00),
        .q1({int_A_0_q1[9],int_A_0_q1[7],int_A_0_q1[1:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_0_write_reg_n_0),
        .\q1_reg[17]_0 (int_A_0_n_4),
        .\q1_reg[18]_0 (int_A_0_n_5),
        .\rdata[2]_i_2_0 (int_A_3_n_4),
        .\rdata[31]_i_7_0 ({int_A_1_q1[31:10],int_A_1_q1[8],int_A_1_q1[6:2]}),
        .\rdata[31]_i_7_1 (int_A_2_q1[31]),
        .\rdata[3]_i_5_0 (int_A_3_n_5),
        .\rdata_reg[10] (int_A_3_n_10),
        .\rdata_reg[10]_0 (int_A_9_n_24),
        .\rdata_reg[10]_1 (int_A_8_n_14),
        .\rdata_reg[10]_2 (int_B_8_n_1),
        .\rdata_reg[11] (int_A_3_n_11),
        .\rdata_reg[11]_0 (int_A_12_n_12),
        .\rdata_reg[11]_1 (int_A_8_n_15),
        .\rdata_reg[11]_2 (int_B_9_n_18),
        .\rdata_reg[12] (int_A_3_n_12),
        .\rdata_reg[12]_0 (int_B_0_n_0),
        .\rdata_reg[12]_1 (int_A_11_n_26),
        .\rdata_reg[12]_2 (int_A_8_n_16),
        .\rdata_reg[13] (int_A_3_n_13),
        .\rdata_reg[13]_0 (int_B_0_n_1),
        .\rdata_reg[13]_1 (int_A_12_n_13),
        .\rdata_reg[13]_2 (int_A_7_n_0),
        .\rdata_reg[14] (int_A_3_n_14),
        .\rdata_reg[14]_0 (int_A_12_n_14),
        .\rdata_reg[14]_1 (int_A_8_n_17),
        .\rdata_reg[14]_2 (int_B_9_n_21),
        .\rdata_reg[15] (int_A_3_n_15),
        .\rdata_reg[15]_0 (int_B_9_n_22),
        .\rdata_reg[15]_1 (int_A_13_n_2),
        .\rdata_reg[16] (int_A_3_n_16),
        .\rdata_reg[16]_0 (int_A_15_n_1),
        .\rdata_reg[16]_1 (int_A_11_n_27),
        .\rdata_reg[16]_2 (int_A_8_n_19),
        .\rdata_reg[17] (int_A_3_n_17),
        .\rdata_reg[18] (int_A_3_n_18),
        .\rdata_reg[19] (int_A_3_n_19),
        .\rdata_reg[19]_0 (int_A_9_n_27),
        .\rdata_reg[19]_1 (int_A_8_n_21),
        .\rdata_reg[19]_2 (int_B_9_n_24),
        .\rdata_reg[20] (int_A_3_n_20),
        .\rdata_reg[20]_0 (int_A_9_n_28),
        .\rdata_reg[20]_1 (int_A_8_n_22),
        .\rdata_reg[20]_2 (int_B_9_n_25),
        .\rdata_reg[21] (int_A_3_n_21),
        .\rdata_reg[21]_0 (int_B_4_n_6),
        .\rdata_reg[21]_1 (int_A_12_n_0),
        .\rdata_reg[21]_2 (int_A_8_n_23),
        .\rdata_reg[22] (int_A_3_n_22),
        .\rdata_reg[22]_0 (int_B_0_n_2),
        .\rdata_reg[22]_1 (int_A_12_n_16),
        .\rdata_reg[22]_2 (int_A_7_n_30),
        .\rdata_reg[23] (int_A_3_n_23),
        .\rdata_reg[23]_0 (int_B_0_n_3),
        .\rdata_reg[23]_1 (int_A_11_n_30),
        .\rdata_reg[23]_2 (int_A_8_n_24),
        .\rdata_reg[24] (int_A_3_n_24),
        .\rdata_reg[24]_0 (int_B_13_n_1),
        .\rdata_reg[24]_1 (int_A_13_n_3),
        .\rdata_reg[25] (int_A_3_n_25),
        .\rdata_reg[25]_0 (int_A_12_n_17),
        .\rdata_reg[25]_1 (int_A_8_n_26),
        .\rdata_reg[25]_2 (int_B_8_n_2),
        .\rdata_reg[26] (int_A_3_n_26),
        .\rdata_reg[26]_0 (int_A_12_n_18),
        .\rdata_reg[26]_1 (int_A_8_n_27),
        .\rdata_reg[26]_2 (int_B_11_n_0),
        .\rdata_reg[27] (int_A_3_n_27),
        .\rdata_reg[27]_0 (int_B_14_n_2),
        .\rdata_reg[27]_1 (int_A_13_n_4),
        .\rdata_reg[28] (int_A_3_n_28),
        .\rdata_reg[28]_0 (int_A_12_n_19),
        .\rdata_reg[28]_1 (int_A_8_n_29),
        .\rdata_reg[28]_2 (int_B_14_n_0),
        .\rdata_reg[29] (int_A_3_n_29),
        .\rdata_reg[29]_0 (int_B_0_n_4),
        .\rdata_reg[29]_1 (int_A_12_n_20),
        .\rdata_reg[29]_2 (int_A_7_n_31),
        .\rdata_reg[2] (int_A_12_n_3),
        .\rdata_reg[2]_0 (int_A_6_n_27),
        .\rdata_reg[2]_1 (\rdata[31]_i_6_n_0 ),
        .\rdata_reg[2]_2 (int_B_4_n_1),
        .\rdata_reg[2]_3 (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[2]_4 (\rdata[9]_i_14_n_0 ),
        .\rdata_reg[30] (int_A_3_n_30),
        .\rdata_reg[30]_0 (int_A_12_n_21),
        .\rdata_reg[30]_1 (int_A_8_n_30),
        .\rdata_reg[30]_2 (int_B_8_n_3),
        .\rdata_reg[31] (int_A_11_n_31),
        .\rdata_reg[31]_0 (int_A_8_n_31),
        .\rdata_reg[31]_1 (int_B_14_n_1),
        .\rdata_reg[31]_2 (int_A_4_n_31),
        .\rdata_reg[4] (int_A_3_n_6),
        .\rdata_reg[4]_0 (int_B_13_n_0),
        .\rdata_reg[4]_1 (int_A_13_n_0),
        .\rdata_reg[5] (int_A_3_n_7),
        .\rdata_reg[5]_0 (int_B_9_n_15),
        .\rdata_reg[5]_1 (int_A_13_n_1),
        .\rdata_reg[6] (int_A_3_n_8),
        .\rdata_reg[6]_0 (int_A_9_n_23),
        .\rdata_reg[6]_1 (int_A_8_n_12),
        .\rdata_reg[6]_2 (int_B_8_n_0),
        .\rdata_reg[8] (int_A_3_n_9),
        .\rdata_reg[8]_0 (int_A_12_n_11),
        .\rdata_reg[8]_1 (\rdata[31]_i_9_n_0 ),
        .\rdata_reg[8]_2 (int_A_8_n_13),
        .\rdata_reg[8]_3 (int_B_9_n_16),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_A_0_read_i_1
       (.I0(s_axi_control_ARADDR[6]),
        .I1(int_C_ce1),
        .I2(int_B_9_read_i_2_n_0),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(s_axi_control_ARADDR[7]),
        .O(int_A_0_read0));
  FDRE int_A_0_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_0_read0),
        .Q(int_A_0_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_A_0_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_A_0_write0),
        .I5(int_A_0_write_reg_n_0),
        .O(int_A_0_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000020000000202)) 
    int_A_0_write_i_2
       (.I0(int_A_1_write_i_4_n_0),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[6]),
        .I3(s_axi_control_AWADDR[4]),
        .I4(s_axi_control_AWADDR[5]),
        .I5(int_A_0_write_i_3_n_0),
        .O(int_A_0_write0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_A_0_write_i_3
       (.I0(s_axi_control_AWADDR[9]),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[11]),
        .O(int_A_0_write_i_3_n_0));
  FDRE int_A_0_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_0_write_i_1_n_0),
        .Q(int_A_0_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_15 int_A_1
       (.address0({buff0_reg_0,i_fu_789_p3[2],buff0_reg,i_fu_789_p3[0]}),
        .ap_clk(ap_clk),
        .buff0_reg(int_B_1_n_2),
        .buff0_reg_0(int_B_1_n_3),
        .buff0_reg_1(int_B_1_n_1),
        .buff0_reg_2(int_B_1_n_0),
        .buff0_reg_3(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .int_A_0_read(int_A_0_read),
        .int_A_1_read(int_A_1_read),
        .int_A_2_read(int_A_2_read),
        .int_C_ce1(int_C_ce1),
        .interrupt(interrupt),
        .q00_0(q00_0),
        .q1({int_A_1_q1[31:10],int_A_1_q1[8:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_1_write_reg_n_0),
        .\rdata[9]_i_5_0 (int_A_2_q1[9]),
        .\rdata[9]_i_5_1 (int_A_0_q1[9]),
        .\rdata_reg[9] (int_A_4_n_0),
        .\rdata_reg[9]_0 (\rdata[9]_i_14_n_0 ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_ARVALID_0(int_A_1_n_0),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_16 int_A_10
       (.ap_clk(ap_clk),
        .buff0_reg(int_B_10_n_2),
        .buff0_reg_0(int_B_10_n_3),
        .buff0_reg_1(int_B_10_n_1),
        .buff0_reg_2(int_B_10_n_0),
        .buff0_reg_3(buff0_reg_5),
        .buff0_reg_4(buff0_reg_6),
        .buff0_reg_5(\FSM_onehot_wstate_reg_n_0_[2] ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_C_ce1(int_C_ce1),
        .q00_9(q00_9),
        .q1(int_A_10_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_10_write_reg_n_0),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    int_A_10_read_i_1
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(int_C_ce1),
        .I5(int_B_9_read_i_2_n_0),
        .O(int_A_10_read0));
  FDRE int_A_10_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_10_read0),
        .Q(int_A_10_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_A_10_write_i_1
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_A_10_write0),
        .I5(int_A_10_write_reg_n_0),
        .O(int_A_10_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h008000000080AA80)) 
    int_A_10_write_i_2
       (.I0(int_A_1_write_i_4_n_0),
        .I1(s_axi_control_AWADDR[5]),
        .I2(s_axi_control_AWADDR[4]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[7]),
        .I5(int_A_9_write_i_3_n_0),
        .O(int_A_10_write0));
  FDRE int_A_10_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_10_write_i_1_n_0),
        .Q(int_A_10_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_17 int_A_11
       (.ap_clk(ap_clk),
        .buff0_reg(int_B_11_n_34),
        .buff0_reg_0(int_B_11_n_35),
        .buff0_reg_1(int_B_11_n_33),
        .buff0_reg_2(int_B_11_n_32),
        .buff0_reg_3(buff0_reg_5),
        .buff0_reg_4(buff0_reg_6),
        .buff0_reg_5(\FSM_onehot_wstate_reg[2]_rep__2_n_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_10_read(int_A_10_read),
        .int_A_10_read_reg(int_A_11_n_0),
        .int_A_10_read_reg_0(int_A_11_n_26),
        .int_A_10_read_reg_1(int_A_11_n_27),
        .int_A_10_read_reg_2(int_A_11_n_28),
        .int_A_10_read_reg_3(int_A_11_n_30),
        .int_A_10_read_reg_4(int_A_11_n_31),
        .int_A_11_read(int_A_11_read),
        .int_A_11_read_reg(int_A_11_n_29),
        .int_A_9_read(int_A_9_read),
        .int_C_ce1(int_C_ce1),
        .q00_10(q00_10),
        .q1({int_A_11_q1[30:24],int_A_11_q1[22],int_A_11_q1[20:18],int_A_11_q1[15:13],int_A_11_q1[11:1]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_11_write_reg_n_0),
        .\rdata_reg[0] (s_axi_control_RVALID_INST_0_i_7_n_0),
        .\rdata_reg[0]_0 (int_A_12_n_31),
        .\rdata_reg[12] (int_A_12_n_28),
        .\rdata_reg[16] (int_A_12_n_27),
        .\rdata_reg[17] (int_A_12_n_26),
        .\rdata_reg[23] (int_A_12_n_23),
        .\rdata_reg[31] (int_A_12_n_22),
        .\rdata_reg[31]_i_8_0 ({int_A_10_q1[31],int_A_10_q1[23],int_A_10_q1[21],int_A_10_q1[17:16],int_A_10_q1[12],int_A_10_q1[0]}),
        .\rdata_reg[31]_i_8_1 ({int_A_9_q1[31],int_A_9_q1[23],int_A_9_q1[21],int_A_9_q1[17:16],int_A_9_q1[12],int_A_9_q1[0]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    int_A_11_read_i_1
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(int_B_9_read_i_2_n_0),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_C_ce1),
        .O(int_A_11_read0));
  FDRE int_A_11_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_11_read0),
        .Q(int_A_11_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5555555C0000000)) 
    int_A_11_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_A_1_write_i_4_n_0),
        .I2(s_axi_control_AWADDR[6]),
        .I3(s_axi_control_AWADDR[7]),
        .I4(int_A_3_write_i_2_n_0),
        .I5(int_A_11_write_reg_n_0),
        .O(int_A_11_write_i_1_n_0));
  FDRE int_A_11_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_11_write_i_1_n_0),
        .Q(int_A_11_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_18 int_A_12
       (.D(int_A_12_n_1),
        .ap_clk(ap_clk),
        .buff0_reg(int_B_12_n_2),
        .buff0_reg_0(int_B_12_n_3),
        .buff0_reg_1(int_B_12_n_1),
        .buff0_reg_2(int_B_12_n_0),
        .buff0_reg_3(buff0_reg_7),
        .buff0_reg_4(buff0_reg_8),
        .buff0_reg_5(\FSM_onehot_wstate_reg[2]_rep__2_n_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_10_read(int_A_10_read),
        .int_A_10_read_reg(int_A_12_n_6),
        .int_A_10_read_reg_0(int_A_12_n_7),
        .int_A_10_read_reg_1(int_A_12_n_8),
        .int_A_10_read_reg_2(int_A_12_n_9),
        .int_A_10_read_reg_3(int_A_12_n_10),
        .int_A_11_read(int_A_11_read),
        .int_A_11_read_reg(int_A_12_n_0),
        .int_A_12_read(int_A_12_read),
        .int_A_12_read_reg(int_A_12_n_11),
        .int_A_12_read_reg_0(int_A_12_n_12),
        .int_A_12_read_reg_1(int_A_12_n_13),
        .int_A_12_read_reg_2(int_A_12_n_14),
        .int_A_12_read_reg_3(int_A_12_n_15),
        .int_A_12_read_reg_4(int_A_12_n_16),
        .int_A_12_read_reg_5(int_A_12_n_17),
        .int_A_12_read_reg_6(int_A_12_n_18),
        .int_A_12_read_reg_7(int_A_12_n_19),
        .int_A_12_read_reg_8(int_A_12_n_20),
        .int_A_12_read_reg_9(int_A_12_n_21),
        .int_A_13_read(int_A_13_read),
        .int_A_14_read(int_A_14_read),
        .int_A_9_read(int_A_9_read),
        .int_C_ce1(int_C_ce1),
        .q00_11(q00_11),
        .q1({int_A_9_q1[9],int_A_9_q1[7],int_A_9_q1[3:1]}),
        .\q1_reg[0]_0 (int_A_12_n_31),
        .\q1_reg[0]_1 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_2 (int_A_12_write_reg_n_0),
        .\q1_reg[10]_0 (int_A_12_n_29),
        .\q1_reg[12]_0 (int_A_12_n_28),
        .\q1_reg[16]_0 (int_A_12_n_27),
        .\q1_reg[17]_0 (int_A_12_n_26),
        .\q1_reg[19]_0 (int_A_12_n_25),
        .\q1_reg[1]_0 (int_A_12_n_2),
        .\q1_reg[20]_0 (int_A_12_n_24),
        .\q1_reg[23]_0 (int_A_12_n_23),
        .\q1_reg[2]_0 (int_A_12_n_3),
        .\q1_reg[31]_0 (int_A_12_n_22),
        .\q1_reg[6]_0 (int_A_12_n_30),
        .\q1_reg[7]_0 (int_A_12_n_4),
        .\q1_reg[9]_0 (int_A_12_n_5),
        .\rdata[1]_i_3_0 (int_A_14_n_32),
        .\rdata[2]_i_3_0 (int_A_14_n_31),
        .\rdata[3]_i_2_0 (int_A_14_n_30),
        .\rdata[7]_i_3_0 (int_A_14_n_26),
        .\rdata[9]_i_4_0 ({int_A_11_q1[9],int_A_11_q1[7],int_A_11_q1[3:1]}),
        .\rdata[9]_i_4_1 (\rdata[9]_i_18_n_0 ),
        .\rdata[9]_i_4_2 (int_A_14_n_29),
        .\rdata_reg[11] (int_A_14_n_24),
        .\rdata_reg[11]_0 (int_A_9_n_13),
        .\rdata_reg[13] (int_A_14_n_23),
        .\rdata_reg[13]_0 (int_A_9_n_25),
        .\rdata_reg[14] (int_A_14_n_22),
        .\rdata_reg[14]_0 (int_A_9_n_14),
        .\rdata_reg[18] (int_A_14_n_28),
        .\rdata_reg[18]_0 (int_A_9_n_15),
        .\rdata_reg[21] (\rdata[31]_i_9_n_0 ),
        .\rdata_reg[21]_0 (int_A_11_n_29),
        .\rdata_reg[22] (int_A_14_n_27),
        .\rdata_reg[22]_0 (int_A_9_n_16),
        .\rdata_reg[25] (int_A_14_n_21),
        .\rdata_reg[25]_0 (int_A_9_n_17),
        .\rdata_reg[26] (int_A_14_n_20),
        .\rdata_reg[26]_0 (int_A_9_n_18),
        .\rdata_reg[28] (int_A_14_n_19),
        .\rdata_reg[28]_0 (int_A_9_n_19),
        .\rdata_reg[29] (int_A_14_n_18),
        .\rdata_reg[29]_0 (int_A_9_n_31),
        .\rdata_reg[30] (int_A_14_n_1),
        .\rdata_reg[30]_0 (int_A_9_n_20),
        .\rdata_reg[31]_i_8 ({int_A_13_q1[31],int_A_13_q1[23],int_A_13_q1[21:19],int_A_13_q1[17:16],int_A_13_q1[12],int_A_13_q1[10],int_A_13_q1[6],int_A_13_q1[0]}),
        .\rdata_reg[31]_i_8_0 ({int_A_14_q1[31],int_A_14_q1[23],int_A_14_q1[21:19],int_A_14_q1[17:16],int_A_14_q1[12],int_A_14_q1[10],int_A_14_q1[6],int_A_14_q1[0]}),
        .\rdata_reg[3] (int_A_6_n_28),
        .\rdata_reg[3]_0 (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[3]_1 (int_B_4_n_4),
        .\rdata_reg[3]_2 (int_A_0_n_31),
        .\rdata_reg[3]_3 (\rdata[31]_i_6_n_0 ),
        .\rdata_reg[8] (s_axi_control_RVALID_INST_0_i_7_n_0),
        .\rdata_reg[8]_0 (int_A_14_n_25),
        .\rdata_reg[8]_1 (int_A_9_n_0),
        .\rdata_reg[9] ({int_A_10_q1[9],int_A_10_q1[7],int_A_10_q1[3:1]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    int_A_12_read_i_1
       (.I0(s_axi_control_ARADDR[9]),
        .I1(int_C_ce1),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(int_B_9_read_i_2_n_0),
        .O(int_A_12_read0));
  FDRE int_A_12_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_12_read0),
        .Q(int_A_12_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555D5550000C000)) 
    int_A_12_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(s_axi_control_AWADDR[4]),
        .I2(int_A_12_write_i_2_n_0),
        .I3(int_A_1_write_i_4_n_0),
        .I4(s_axi_control_AWADDR[5]),
        .I5(int_A_12_write_reg_n_0),
        .O(int_A_12_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_A_12_write_i_2
       (.I0(s_axi_control_AWADDR[7]),
        .I1(s_axi_control_AWADDR[6]),
        .O(int_A_12_write_i_2_n_0));
  FDRE int_A_12_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_12_write_i_1_n_0),
        .Q(int_A_12_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_19 int_A_13
       (.ap_clk(ap_clk),
        .buff0_reg(int_B_13_n_34),
        .buff0_reg_0(int_B_13_n_35),
        .buff0_reg_1(int_B_13_n_33),
        .buff0_reg_2(int_B_13_n_32),
        .buff0_reg_3(buff0_reg_7),
        .buff0_reg_4(buff0_reg_8),
        .buff0_reg_5(\FSM_onehot_wstate_reg[2]_rep__2_n_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_12_read(int_A_12_read),
        .int_A_13_read(int_A_13_read),
        .int_A_14_read(int_A_14_read),
        .int_A_6_read(int_A_6_read),
        .int_A_7_read(int_A_7_read),
        .int_A_7_read_reg(int_A_13_n_0),
        .int_A_7_read_reg_0(int_A_13_n_1),
        .int_A_7_read_reg_1(int_A_13_n_2),
        .int_A_7_read_reg_2(int_A_13_n_3),
        .int_A_7_read_reg_3(int_A_13_n_4),
        .int_A_8_read(int_A_8_read),
        .int_C_ce1(int_C_ce1),
        .q00_12(q00_12),
        .q1({int_A_13_q1[31:28],int_A_13_q1[26:25],int_A_13_q1[23:16],int_A_13_q1[14:6],int_A_13_q1[3:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_13_write_reg_n_0),
        .\rdata[15]_i_4_0 (int_A_12_n_8),
        .\rdata[24]_i_4_0 (int_A_12_n_9),
        .\rdata[27]_i_4_0 ({int_A_14_q1[27],int_A_14_q1[24],int_A_14_q1[15],int_A_14_q1[5:4]}),
        .\rdata[27]_i_4_1 (int_A_12_n_10),
        .\rdata[4]_i_4_0 (int_A_12_n_6),
        .\rdata[5]_i_4_0 (int_A_12_n_7),
        .\rdata_reg[15] (int_A_9_n_26),
        .\rdata_reg[15]_0 (int_A_8_n_18),
        .\rdata_reg[24] (int_A_9_n_29),
        .\rdata_reg[24]_0 (int_A_8_n_25),
        .\rdata_reg[27] (int_A_9_n_30),
        .\rdata_reg[27]_0 (int_A_8_n_28),
        .\rdata_reg[4] (int_A_9_n_21),
        .\rdata_reg[4]_0 (int_A_8_n_0),
        .\rdata_reg[5] (int_A_9_n_22),
        .\rdata_reg[5]_0 (int_A_8_n_11),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    int_A_13_read_i_1
       (.I0(s_axi_control_ARADDR[9]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(int_C_ce1),
        .I5(int_B_9_read_i_2_n_0),
        .O(int_A_13_read0));
  FDRE int_A_13_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_13_read0),
        .Q(int_A_13_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555D5550000C000)) 
    int_A_13_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_A_1_write_i_4_n_0),
        .I2(int_A_12_write_i_2_n_0),
        .I3(s_axi_control_AWADDR[5]),
        .I4(s_axi_control_AWADDR[4]),
        .I5(int_A_13_write_reg_n_0),
        .O(int_A_13_write_i_1_n_0));
  FDRE int_A_13_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_13_write_i_1_n_0),
        .Q(int_A_13_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_20 int_A_14
       (.Q(Q),
        .ap_clk(ap_clk),
        .buff0_reg(int_B_14_n_34),
        .buff0_reg_0(int_B_14_n_35),
        .buff0_reg_1(int_B_14_n_33),
        .buff0_reg_2(int_B_14_n_32),
        .buff0_reg_3(buff0_reg_7),
        .buff0_reg_4(buff0_reg_8),
        .buff0_reg_5(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .\i2_fu_240_reg[1] (\i2_fu_240_reg[1] ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_12_read(int_A_12_read),
        .int_A_12_read_reg(int_A_14_n_1),
        .int_A_12_read_reg_0(int_A_14_n_18),
        .int_A_12_read_reg_1(int_A_14_n_19),
        .int_A_12_read_reg_10(int_A_14_n_28),
        .int_A_12_read_reg_11(int_A_14_n_29),
        .int_A_12_read_reg_12(int_A_14_n_30),
        .int_A_12_read_reg_13(int_A_14_n_31),
        .int_A_12_read_reg_14(int_A_14_n_32),
        .int_A_12_read_reg_2(int_A_14_n_20),
        .int_A_12_read_reg_3(int_A_14_n_21),
        .int_A_12_read_reg_4(int_A_14_n_22),
        .int_A_12_read_reg_5(int_A_14_n_23),
        .int_A_12_read_reg_6(int_A_14_n_24),
        .int_A_12_read_reg_7(int_A_14_n_25),
        .int_A_12_read_reg_8(int_A_14_n_26),
        .int_A_12_read_reg_9(int_A_14_n_27),
        .int_A_13_read(int_A_13_read),
        .int_A_14_read(int_A_14_read),
        .int_C_ce1(int_C_ce1),
        .q00_13(q00_13),
        .q1({int_A_14_q1[31],int_A_14_q1[27],int_A_14_q1[24:23],int_A_14_q1[21:19],int_A_14_q1[17:15],int_A_14_q1[12],int_A_14_q1[10],int_A_14_q1[6:4],int_A_14_q1[0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_14_write_reg_n_0),
        .\rdata[30]_i_3 ({int_A_13_q1[30:28],int_A_13_q1[26:25],int_A_13_q1[22],int_A_13_q1[18],int_A_13_q1[14:13],int_A_13_q1[11],int_A_13_q1[9:7],int_A_13_q1[3:1]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    int_A_14_read_i_1
       (.I0(s_axi_control_ARADDR[8]),
        .I1(s_axi_control_ARADDR[9]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(int_C_ce1),
        .I5(int_B_9_read_i_2_n_0),
        .O(int_A_14_read0));
  FDRE int_A_14_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_14_read0),
        .Q(int_A_14_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5555555C0000000)) 
    int_A_14_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_A_1_write_i_4_n_0),
        .I2(s_axi_control_AWADDR[6]),
        .I3(s_axi_control_AWADDR[7]),
        .I4(int_A_2_write_i_2_n_0),
        .I5(int_A_14_write_reg_n_0),
        .O(int_A_14_write_i_1_n_0));
  FDRE int_A_14_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_14_write_i_1_n_0),
        .Q(int_A_14_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_21 int_A_15
       (.Q(Q[1:0]),
        .ap_clk(ap_clk),
        .buff0_reg(\FSM_onehot_wstate_reg[2]_rep__2_n_0 ),
        .\i2_fu_240_reg[0] (\i2_fu_240_reg[0] ),
        .i_fu_789_p3(i_fu_789_p3),
        .int_A_0_address1(int_A_0_address1),
        .int_A_15_read(int_A_15_read),
        .int_B_0_read(int_B_0_read),
        .int_B_1_read(int_B_1_read),
        .int_C_ce1(int_C_ce1),
        .q00_14(q00_14),
        .q1({int_A_15_q1[30:26],int_A_15_q1[24:17],int_A_15_q1[13:11],int_A_15_q1[9:5],int_A_15_q1[3:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_rep_n_0 ),
        .\q1_reg[0]_1 (int_A_15_write_reg_n_0),
        .\q1_reg[10]_0 (int_A_15_n_31),
        .\q1_reg[14]_0 (int_A_15_n_30),
        .\q1_reg[15]_0 (int_A_15_n_29),
        .\q1_reg[16]_0 (int_A_15_n_1),
        .\q1_reg[25]_0 (int_A_15_n_28),
        .\q1_reg[31]_0 (int_A_15_n_2),
        .\q1_reg[4]_0 (int_A_15_n_32),
        .\rdata[16]_i_3_0 (int_B_7_n_19),
        .\rdata[16]_i_3_1 (s_axi_control_RVALID_INST_0_i_2_n_0),
        .\rdata[16]_i_3_2 (int_B_4_n_21),
        .\rdata[16]_i_3_3 (\rdata[31]_i_22_n_0 ),
        .\rdata[31]_i_21 ({int_B_0_q1[31],int_B_0_q1[25],int_B_0_q1[16:14],int_B_0_q1[10],int_B_0_q1[4]}),
        .\rdata[31]_i_21_0 ({int_B_1_q1[31],int_B_1_q1[25],int_B_1_q1[16:14],int_B_1_q1[10],int_B_1_q1[4]}),
        .\rdata_reg[16] (int_B_8_n_29),
        .\rdata_reg[16]_0 (int_B_11_n_24),
        .\rdata_reg[16]_1 (int_B_14_n_20),
        .\rdata_reg[16]_2 (\rdata[31]_i_17_n_0 ),
        .\rdata_reg[16]_3 (\rdata[31]_i_5_n_0 ),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    int_A_15_read_i_1
       (.I0(s_axi_control_ARADDR[10]),
        .I1(int_C_ce1),
        .I2(int_B_14_read_i_3_n_0),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_B_11_read_i_2_n_0),
        .O(int_A_15_read_i_1_n_0));
  FDRE int_A_15_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_15_read_i_1_n_0),
        .Q(int_A_15_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h555D5555000C0000)) 
    int_A_15_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_A_15_write_i_2_n_0),
        .I2(s_axi_control_AWADDR[4]),
        .I3(s_axi_control_AWADDR[5]),
        .I4(int_A_15_write_i_3_n_0),
        .I5(int_A_15_write_reg_n_0),
        .O(int_A_15_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    int_A_15_write_i_2
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_AWADDR[8]),
        .I3(s_axi_control_AWADDR[9]),
        .I4(s_axi_control_AWADDR[10]),
        .I5(s_axi_control_AWADDR[11]),
        .O(int_A_15_write_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    int_A_15_write_i_3
       (.I0(s_axi_control_AWADDR[11]),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[7]),
        .O(int_A_15_write_i_3_n_0));
  FDRE int_A_15_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_15_write_i_1_n_0),
        .Q(int_A_15_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_A_1_read_i_1
       (.I0(int_A_1_read_i_2_n_0),
        .I1(s_axi_control_ARADDR[10]),
        .I2(int_C_ce1),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(s_axi_control_ARADDR[7]),
        .O(int_A_1_read0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00010101)) 
    int_A_1_read_i_2
       (.I0(s_axi_control_ARADDR[11]),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[6]),
        .O(int_A_1_read_i_2_n_0));
  FDRE int_A_1_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_1_read0),
        .Q(int_A_1_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h555555D5000000C0)) 
    int_A_1_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_A_1_write_i_3_n_0),
        .I2(int_A_1_write_i_4_n_0),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[7]),
        .I5(int_A_1_write_reg_n_0),
        .O(int_A_1_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    int_A_1_write_i_2
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .O(int_A_1_write_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_A_1_write_i_3
       (.I0(s_axi_control_AWADDR[5]),
        .I1(s_axi_control_AWADDR[4]),
        .O(int_A_1_write_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_A_1_write_i_4
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[10]),
        .I4(s_axi_control_AWADDR[11]),
        .I5(s_axi_control_AWADDR[8]),
        .O(int_A_1_write_i_4_n_0));
  FDRE int_A_1_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_1_write_i_1_n_0),
        .Q(int_A_1_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_22 int_A_2
       (.address0({buff0_reg_0,buff0_reg}),
        .ap_clk(ap_clk),
        .buff0_reg(int_B_2_n_2),
        .buff0_reg_0(int_B_2_n_3),
        .buff0_reg_1(int_B_2_n_1),
        .buff0_reg_2(int_B_2_n_0),
        .buff0_reg_3(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .buff0_reg_4(\FSM_onehot_rstate_reg[1]_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_C_ce1(int_C_ce1),
        .q00_1(q00_1),
        .q1(int_A_2_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_rep_n_0 ),
        .\q1_reg[0]_1 (int_A_2_write_reg_n_0),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    int_A_2_read_i_1
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(int_B_9_read_i_2_n_0),
        .I5(int_C_ce1),
        .O(int_A_2_read0));
  FDRE int_A_2_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_2_read0),
        .Q(int_A_2_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h555555D5000000C0)) 
    int_A_2_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_A_2_write_i_2_n_0),
        .I2(int_A_1_write_i_4_n_0),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[7]),
        .I5(int_A_2_write_reg_n_0),
        .O(int_A_2_write_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    int_A_2_write_i_2
       (.I0(s_axi_control_AWADDR[5]),
        .I1(s_axi_control_AWADDR[4]),
        .O(int_A_2_write_i_2_n_0));
  FDRE int_A_2_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_2_write_i_1_n_0),
        .Q(int_A_2_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_23 int_A_3
       (.D({int_A_3_n_0,int_A_3_n_1}),
        .address0({buff0_reg_0,buff0_reg}),
        .ap_clk(ap_clk),
        .buff0_reg(int_B_3_n_2),
        .buff0_reg_0(int_B_3_n_3),
        .buff0_reg_1(int_B_3_n_1),
        .buff0_reg_2(int_B_3_n_0),
        .buff0_reg_3(\FSM_onehot_wstate_reg[2]_rep__2_n_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_0_read(int_A_0_read),
        .int_A_1_read(int_A_1_read),
        .int_A_1_read_reg(int_A_3_n_31),
        .int_A_2_read(int_A_2_read),
        .int_A_3_read(int_A_3_read),
        .int_C_ce1(int_C_ce1),
        .p_0_in(p_0_in[7]),
        .q00_2(q00_2),
        .q1({int_A_1_q1[7],int_A_1_q1[1:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_rep_n_0 ),
        .\q1_reg[0]_1 (int_A_3_write_reg_n_0),
        .\q1_reg[10]_0 (int_A_3_n_10),
        .\q1_reg[11]_0 (int_A_3_n_11),
        .\q1_reg[12]_0 (int_A_3_n_12),
        .\q1_reg[13]_0 (int_A_3_n_13),
        .\q1_reg[14]_0 (int_A_3_n_14),
        .\q1_reg[15]_0 (int_A_3_n_15),
        .\q1_reg[16]_0 (int_A_3_n_16),
        .\q1_reg[17]_0 (int_A_3_n_17),
        .\q1_reg[18]_0 (int_A_3_n_18),
        .\q1_reg[19]_0 (int_A_3_n_19),
        .\q1_reg[20]_0 (int_A_3_n_20),
        .\q1_reg[21]_0 (int_A_3_n_21),
        .\q1_reg[22]_0 (int_A_3_n_22),
        .\q1_reg[23]_0 (int_A_3_n_23),
        .\q1_reg[24]_0 (int_A_3_n_24),
        .\q1_reg[25]_0 (int_A_3_n_25),
        .\q1_reg[26]_0 (int_A_3_n_26),
        .\q1_reg[27]_0 (int_A_3_n_27),
        .\q1_reg[28]_0 (int_A_3_n_28),
        .\q1_reg[29]_0 (int_A_3_n_29),
        .\q1_reg[2]_0 (int_A_3_n_4),
        .\q1_reg[30]_0 (int_A_3_n_30),
        .\q1_reg[31]_0 (int_A_3_q1),
        .\q1_reg[3]_0 (int_A_3_n_5),
        .\q1_reg[4]_0 (int_A_3_n_6),
        .\q1_reg[5]_0 (int_A_3_n_7),
        .\q1_reg[6]_0 (int_A_3_n_8),
        .\q1_reg[8]_0 (int_A_3_n_9),
        .\rdata[0]_i_12_0 (int_A_5_n_0),
        .\rdata[10]_i_2 (int_A_5_n_11),
        .\rdata[11]_i_2 (int_A_5_n_12),
        .\rdata[12]_i_2 (int_A_5_n_13),
        .\rdata[13]_i_2 (int_A_5_n_14),
        .\rdata[14]_i_2 (int_A_5_n_15),
        .\rdata[15]_i_2 (int_A_5_n_16),
        .\rdata[16]_i_2 (int_A_5_n_17),
        .\rdata[17]_i_5 (int_A_5_n_18),
        .\rdata[18]_i_5 (int_A_5_n_19),
        .\rdata[19]_i_2 (int_A_5_n_20),
        .\rdata[1]_i_2_0 (s_axi_control_RVALID_INST_0_i_6_n_0),
        .\rdata[1]_i_6_0 (int_A_5_n_3),
        .\rdata[20]_i_2 (int_A_5_n_21),
        .\rdata[21]_i_2 (int_A_5_n_22),
        .\rdata[22]_i_2 (int_A_5_n_23),
        .\rdata[23]_i_2 (int_A_5_n_24),
        .\rdata[24]_i_2 (int_A_5_n_25),
        .\rdata[25]_i_2 (int_A_5_n_26),
        .\rdata[26]_i_2 (int_A_5_n_27),
        .\rdata[27]_i_2 (int_A_5_n_28),
        .\rdata[28]_i_2 (int_A_5_n_29),
        .\rdata[29]_i_2 (int_A_5_n_30),
        .\rdata[2]_i_6 (int_A_5_n_4),
        .\rdata[30]_i_2 ({int_A_2_q1[30:10],int_A_2_q1[8:0]}),
        .\rdata[30]_i_2_0 (\rdata[31]_i_12_n_0 ),
        .\rdata[30]_i_2_1 (int_A_5_n_31),
        .\rdata[3]_i_12 (int_A_5_n_5),
        .\rdata[4]_i_2 (int_A_5_n_6),
        .\rdata[5]_i_2 (int_A_5_n_7),
        .\rdata[6]_i_2 (int_A_5_n_8),
        .\rdata[7]_i_2_0 ({int_A_0_q1[7],int_A_0_q1[1:0]}),
        .\rdata[7]_i_6_0 (int_A_5_n_9),
        .\rdata[8]_i_2 (int_A_5_n_10),
        .\rdata_reg[0] (\rdata[0]_i_13_n_0 ),
        .\rdata_reg[0]_0 (\rdata[0]_i_14_n_0 ),
        .\rdata_reg[0]_1 (\rdata[0]_i_15_n_0 ),
        .\rdata_reg[1] (int_A_12_n_2),
        .\rdata_reg[1]_0 (int_A_6_n_0),
        .\rdata_reg[1]_1 (\rdata[31]_i_6_n_0 ),
        .\rdata_reg[1]_2 (int_B_4_n_0),
        .\rdata_reg[1]_3 (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[1]_4 (int_ap_ready_i_2_n_0),
        .\rdata_reg[1]_5 (\rdata[1]_i_7_n_0 ),
        .\rdata_reg[7] (int_A_12_n_4),
        .\rdata_reg[7]_0 (int_A_6_n_30),
        .\rdata_reg[7]_1 (int_B_4_n_5),
        .\rdata_reg[7]_2 (\FSM_onehot_rstate_reg[1]_0 ),
        .\rdata_reg[7]_3 (\rdata[9]_i_14_n_0 ),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[1:0]),
        .s_axi_control_ARADDR_1_sp_1(int_A_3_n_2),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    int_A_3_read_i_1
       (.I0(int_B_11_read_i_2_n_0),
        .I1(s_axi_control_ARADDR[9]),
        .I2(s_axi_control_ARADDR[10]),
        .I3(int_C_ce1),
        .I4(int_B_14_read_i_3_n_0),
        .I5(s_axi_control_ARADDR[8]),
        .O(int_A_3_read0));
  FDRE int_A_3_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_3_read0),
        .Q(int_A_3_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h55D5555500C00000)) 
    int_A_3_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(s_axi_control_AWADDR[6]),
        .I2(int_A_3_write_i_2_n_0),
        .I3(s_axi_control_AWADDR[7]),
        .I4(int_A_1_write_i_4_n_0),
        .I5(int_A_3_write_reg_n_0),
        .O(int_A_3_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_A_3_write_i_2
       (.I0(s_axi_control_AWADDR[5]),
        .I1(s_axi_control_AWADDR[4]),
        .O(int_A_3_write_i_2_n_0));
  FDRE int_A_3_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_3_write_i_1_n_0),
        .Q(int_A_3_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_24 int_A_4
       (.ap_clk(ap_clk),
        .buff0_reg(int_B_4_n_34),
        .buff0_reg_0(int_B_4_n_35),
        .buff0_reg_1(int_B_4_n_33),
        .buff0_reg_2(int_B_4_n_32),
        .buff0_reg_3(buff0_reg_1),
        .buff0_reg_4(buff0_reg_2),
        .buff0_reg_5(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .buff0_reg_6(\FSM_onehot_rstate_reg[1]_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_3_read(int_A_3_read),
        .int_A_4_read(int_A_4_read),
        .int_A_5_read(int_A_5_read),
        .int_C_ce1(int_C_ce1),
        .q00_3(q00_3),
        .q1({int_A_4_q1[30:10],int_A_4_q1[8:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_rep_n_0 ),
        .\q1_reg[0]_1 (int_A_4_write_reg_n_0),
        .\q1_reg[31]_0 (int_A_4_n_31),
        .\q1_reg[9]_0 (int_A_4_n_0),
        .\rdata[31]_i_7 ({int_A_5_q1[31],int_A_5_q1[9]}),
        .\rdata[31]_i_7_0 (int_A_3_q1),
        .\rdata[9]_i_5 (int_A_3_n_31),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0000000000220020)) 
    int_A_4_read_i_1
       (.I0(int_C_ce1),
        .I1(int_B_9_read_i_2_n_0),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(int_B_4_read_i_3_n_0),
        .I5(int_B_4_read_i_2_n_0),
        .O(int_A_4_read0));
  FDRE int_A_4_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_4_read0),
        .Q(int_A_4_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_A_4_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_A_4_write0),
        .I5(int_A_4_write_reg_n_0),
        .O(int_A_4_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    int_A_4_write_i_2
       (.I0(int_A_1_write_i_4_n_0),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[5]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[4]),
        .O(int_A_4_write0));
  FDRE int_A_4_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_4_write_i_1_n_0),
        .Q(int_A_4_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_25 int_A_5
       (.ap_clk(ap_clk),
        .buff0_reg(int_B_5_n_2),
        .buff0_reg_0(int_B_5_n_3),
        .buff0_reg_1(int_B_5_n_1),
        .buff0_reg_2(int_B_5_n_0),
        .buff0_reg_3(buff0_reg_1),
        .buff0_reg_4(buff0_reg_2),
        .buff0_reg_5(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .buff0_reg_6(\FSM_onehot_rstate_reg[1]_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_3_read(int_A_3_read),
        .int_A_4_read(int_A_4_read),
        .int_A_5_read(int_A_5_read),
        .int_A_5_read_reg(int_A_5_n_0),
        .int_A_5_read_reg_0(int_A_5_n_3),
        .int_A_5_read_reg_1(int_A_5_n_4),
        .int_A_5_read_reg_10(int_A_5_n_13),
        .int_A_5_read_reg_11(int_A_5_n_14),
        .int_A_5_read_reg_12(int_A_5_n_15),
        .int_A_5_read_reg_13(int_A_5_n_16),
        .int_A_5_read_reg_14(int_A_5_n_17),
        .int_A_5_read_reg_15(int_A_5_n_18),
        .int_A_5_read_reg_16(int_A_5_n_19),
        .int_A_5_read_reg_17(int_A_5_n_20),
        .int_A_5_read_reg_18(int_A_5_n_21),
        .int_A_5_read_reg_19(int_A_5_n_22),
        .int_A_5_read_reg_2(int_A_5_n_5),
        .int_A_5_read_reg_20(int_A_5_n_23),
        .int_A_5_read_reg_21(int_A_5_n_24),
        .int_A_5_read_reg_22(int_A_5_n_25),
        .int_A_5_read_reg_23(int_A_5_n_26),
        .int_A_5_read_reg_24(int_A_5_n_27),
        .int_A_5_read_reg_25(int_A_5_n_28),
        .int_A_5_read_reg_26(int_A_5_n_29),
        .int_A_5_read_reg_27(int_A_5_n_30),
        .int_A_5_read_reg_28(int_A_5_n_31),
        .int_A_5_read_reg_3(int_A_5_n_6),
        .int_A_5_read_reg_4(int_A_5_n_7),
        .int_A_5_read_reg_5(int_A_5_n_8),
        .int_A_5_read_reg_6(int_A_5_n_9),
        .int_A_5_read_reg_7(int_A_5_n_10),
        .int_A_5_read_reg_8(int_A_5_n_11),
        .int_A_5_read_reg_9(int_A_5_n_12),
        .int_C_ce1(int_C_ce1),
        .q00_4(q00_4),
        .q1({int_A_5_q1[31],int_A_5_q1[9]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_rep_n_0 ),
        .\q1_reg[0]_1 (int_A_5_write_reg_n_0),
        .\rdata[30]_i_6 ({int_A_4_q1[30:10],int_A_4_q1[8:0]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h08002AAA)) 
    int_A_5_read_i_1
       (.I0(int_A_5_read_i_2_n_0),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(int_B_14_read_i_3_n_0),
        .O(int_A_5_read0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_A_5_read_i_2
       (.I0(s_axi_control_ARADDR[12]),
        .I1(s_axi_control_ARADDR[13]),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_C_ce1),
        .O(int_A_5_read_i_2_n_0));
  FDRE int_A_5_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_5_read0),
        .Q(int_A_5_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_A_5_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_A_5_write0),
        .I5(int_A_5_write_reg_n_0),
        .O(int_A_5_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    int_A_5_write_i_2
       (.I0(int_A_1_write_i_4_n_0),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[5]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[4]),
        .O(int_A_5_write0));
  FDRE int_A_5_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_5_write_i_1_n_0),
        .Q(int_A_5_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_26 int_A_6
       (.ap_clk(ap_clk),
        .buff0_reg(int_B_6_n_2),
        .buff0_reg_0(int_B_6_n_3),
        .buff0_reg_1(int_B_6_n_1),
        .buff0_reg_2(int_B_6_n_0),
        .buff0_reg_3(buff0_reg_3),
        .buff0_reg_4(buff0_reg_4),
        .buff0_reg_5(\FSM_onehot_wstate_reg[2]_rep__2_n_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_6_read(int_A_6_read),
        .int_A_7_read(int_A_7_read),
        .int_A_8_read(int_A_8_read),
        .int_A_8_read_reg(int_A_6_n_29),
        .int_A_8_read_reg_0(int_A_6_n_30),
        .int_A_8_read_reg_1(int_A_6_n_31),
        .int_C_ce1(int_C_ce1),
        .q00_5(q00_5),
        .q1({int_A_6_q1[31:10],int_A_6_q1[8],int_A_6_q1[6:4]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_6_write_reg_n_0),
        .\q1_reg[1]_0 (int_A_6_n_0),
        .\q1_reg[2]_0 (int_A_6_n_27),
        .\q1_reg[3]_0 (int_A_6_n_28),
        .\rdata_reg[9] ({int_A_7_q1[9],int_A_7_q1[7],int_A_7_q1[3:0]}),
        .\rdata_reg[9]_0 ({int_A_8_q1[9],int_A_8_q1[7],int_A_8_q1[3:0]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_A_6_read_i_1
       (.I0(s_axi_control_ARADDR[8]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(int_C_ce1),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_B_9_read_i_2_n_0),
        .O(int_A_6_read0));
  FDRE int_A_6_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_6_read0),
        .Q(int_A_6_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7555555530000000)) 
    int_A_6_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[6]),
        .I3(int_A_2_write_i_2_n_0),
        .I4(int_A_1_write_i_4_n_0),
        .I5(int_A_6_write_reg_n_0),
        .O(int_A_6_write_i_1_n_0));
  FDRE int_A_6_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_6_write_i_1_n_0),
        .Q(int_A_6_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_27 int_A_7
       (.ap_clk(ap_clk),
        .buff0_reg(int_B_7_n_34),
        .buff0_reg_0(int_B_7_n_35),
        .buff0_reg_1(int_B_7_n_33),
        .buff0_reg_2(int_B_7_n_32),
        .buff0_reg_3(buff0_reg_3),
        .buff0_reg_4(buff0_reg_4),
        .buff0_reg_5(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_6_read(int_A_6_read),
        .int_A_7_read(int_A_7_read),
        .int_C_ce1(int_C_ce1),
        .q00_6(q00_6),
        .q1({int_A_7_q1[31:30],int_A_7_q1[28:23],int_A_7_q1[21:19],int_A_7_q1[17:14],int_A_7_q1[12:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_7_write_reg_n_0),
        .\q1_reg[13]_0 (int_A_7_n_0),
        .\q1_reg[18]_0 (int_A_7_n_29),
        .\q1_reg[22]_0 (int_A_7_n_30),
        .\q1_reg[29]_0 (int_A_7_n_31),
        .\rdata_reg[29] ({int_A_6_q1[29],int_A_6_q1[22],int_A_6_q1[18],int_A_6_q1[13]}),
        .\rdata_reg[29]_0 ({int_A_8_q1[29],int_A_8_q1[22],int_A_8_q1[18],int_A_8_q1[13]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h002000A000200000)) 
    int_A_7_read_i_1
       (.I0(int_A_8_read_i_2_n_0),
        .I1(s_axi_control_ARADDR[6]),
        .I2(int_C_ce1),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_B_9_read_i_2_n_0),
        .O(int_A_7_read0));
  FDRE int_A_7_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_7_read0),
        .Q(int_A_7_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_A_7_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_A_7_write_i_2_n_0),
        .I5(int_A_7_write_reg_n_0),
        .O(int_A_7_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    int_A_7_write_i_2
       (.I0(s_axi_control_AWADDR[8]),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[7]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(int_A_3_write_i_2_n_0),
        .I5(int_A_0_write_i_3_n_0),
        .O(int_A_7_write_i_2_n_0));
  FDRE int_A_7_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_7_write_i_1_n_0),
        .Q(int_A_7_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_28 int_A_8
       (.ap_clk(ap_clk),
        .buff0_reg(int_B_8_n_34),
        .buff0_reg_0(int_B_8_n_35),
        .buff0_reg_1(int_B_8_n_33),
        .buff0_reg_2(int_B_8_n_32),
        .buff0_reg_3(buff0_reg_3),
        .buff0_reg_4(buff0_reg_4),
        .buff0_reg_5(\FSM_onehot_wstate_reg_n_0_[2] ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_6_read(int_A_6_read),
        .int_A_7_read(int_A_7_read),
        .int_A_8_read(int_A_8_read),
        .int_A_8_read_reg(int_A_8_n_0),
        .int_A_8_read_reg_0(int_A_8_n_11),
        .int_A_8_read_reg_1(int_A_8_n_16),
        .int_A_8_read_reg_2(int_A_8_n_18),
        .int_A_8_read_reg_3(int_A_8_n_19),
        .int_A_8_read_reg_4(int_A_8_n_20),
        .int_A_8_read_reg_5(int_A_8_n_23),
        .int_A_8_read_reg_6(int_A_8_n_24),
        .int_A_8_read_reg_7(int_A_8_n_25),
        .int_A_8_read_reg_8(int_A_8_n_28),
        .int_C_ce1(int_C_ce1),
        .q00_7(q00_7),
        .q1({int_A_8_q1[29],int_A_8_q1[22],int_A_8_q1[18],int_A_8_q1[13],int_A_8_q1[9],int_A_8_q1[7],int_A_8_q1[3:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_8_write_reg_n_0),
        .\q1_reg[10]_0 (int_A_8_n_14),
        .\q1_reg[11]_0 (int_A_8_n_15),
        .\q1_reg[14]_0 (int_A_8_n_17),
        .\q1_reg[19]_0 (int_A_8_n_21),
        .\q1_reg[20]_0 (int_A_8_n_22),
        .\q1_reg[25]_0 (int_A_8_n_26),
        .\q1_reg[26]_0 (int_A_8_n_27),
        .\q1_reg[28]_0 (int_A_8_n_29),
        .\q1_reg[30]_0 (int_A_8_n_30),
        .\q1_reg[31]_0 (int_A_8_n_31),
        .\q1_reg[6]_0 (int_A_8_n_12),
        .\q1_reg[8]_0 (int_A_8_n_13),
        .\rdata_reg[31] ({int_A_7_q1[31:30],int_A_7_q1[28:23],int_A_7_q1[21:19],int_A_7_q1[17:14],int_A_7_q1[12:10],int_A_7_q1[8],int_A_7_q1[6:4]}),
        .\rdata_reg[31]_0 ({int_A_6_q1[31:30],int_A_6_q1[28:23],int_A_6_q1[21:19],int_A_6_q1[17:14],int_A_6_q1[12:10],int_A_6_q1[8],int_A_6_q1[6:4]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    int_A_8_read_i_1
       (.I0(int_A_8_read_i_2_n_0),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_A_8_read0));
  LUT6 #(
    .INIT(64'h0000000101010101)) 
    int_A_8_read_i_2
       (.I0(s_axi_control_ARADDR[11]),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_A_8_read_i_2_n_0));
  FDRE int_A_8_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_8_read0),
        .Q(int_A_8_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_A_8_write_i_1
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_A_8_write0),
        .I5(int_A_8_write_reg_n_0),
        .O(int_A_8_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    int_A_8_write_i_2
       (.I0(int_A_8_write_i_3_n_0),
        .I1(int_A_0_write_i_3_n_0),
        .I2(s_axi_control_AWADDR[5]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[4]),
        .O(int_A_8_write0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    int_A_8_write_i_3
       (.I0(s_axi_control_AWADDR[9]),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[11]),
        .I3(s_axi_control_AWADDR[7]),
        .I4(aw_hs),
        .I5(s_axi_control_AWADDR[8]),
        .O(int_A_8_write_i_3_n_0));
  FDRE int_A_8_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_8_write_i_1_n_0),
        .Q(int_A_8_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_29 int_A_9
       (.ap_clk(ap_clk),
        .buff0_reg(int_B_9_n_34),
        .buff0_reg_0(int_B_9_n_35),
        .buff0_reg_1(int_B_9_n_33),
        .buff0_reg_2(int_B_9_n_32),
        .buff0_reg_3(buff0_reg_5),
        .buff0_reg_4(buff0_reg_6),
        .buff0_reg_5(\FSM_onehot_wstate_reg_n_0_[2] ),
        .buff0_reg_6(\FSM_onehot_rstate_reg[1]_rep_n_0 ),
        .i_fu_789_p3({i_fu_789_p3[2],i_fu_789_p3[0]}),
        .int_A_10_read(int_A_10_read),
        .int_A_10_read_reg(int_A_9_n_23),
        .int_A_10_read_reg_0(int_A_9_n_24),
        .int_A_10_read_reg_1(int_A_9_n_27),
        .int_A_10_read_reg_2(int_A_9_n_28),
        .int_A_11_read(int_A_11_read),
        .int_A_11_read_reg(int_A_9_n_0),
        .int_A_11_read_reg_0(int_A_9_n_13),
        .int_A_11_read_reg_1(int_A_9_n_14),
        .int_A_11_read_reg_2(int_A_9_n_15),
        .int_A_11_read_reg_3(int_A_9_n_16),
        .int_A_11_read_reg_4(int_A_9_n_17),
        .int_A_11_read_reg_5(int_A_9_n_18),
        .int_A_11_read_reg_6(int_A_9_n_19),
        .int_A_11_read_reg_7(int_A_9_n_20),
        .int_A_11_read_reg_8(int_A_9_n_25),
        .int_A_11_read_reg_9(int_A_9_n_31),
        .int_A_9_read(int_A_9_read),
        .int_C_ce1(int_C_ce1),
        .q00_8(q00_8),
        .q1({int_A_9_q1[31],int_A_9_q1[23],int_A_9_q1[21],int_A_9_q1[17:16],int_A_9_q1[12],int_A_9_q1[9],int_A_9_q1[7],int_A_9_q1[3:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_A_9_write_reg_n_0),
        .\q1_reg[15]_0 (int_A_9_n_26),
        .\q1_reg[24]_0 (int_A_9_n_29),
        .\q1_reg[27]_0 (int_A_9_n_30),
        .\q1_reg[4]_0 (int_A_9_n_21),
        .\q1_reg[5]_0 (int_A_9_n_22),
        .\rdata[30]_i_3 ({int_A_10_q1[30:24],int_A_10_q1[22],int_A_10_q1[20:18],int_A_10_q1[15:13],int_A_10_q1[11:10],int_A_10_q1[8],int_A_10_q1[6:4]}),
        .\rdata[30]_i_3_0 ({int_A_11_q1[30:24],int_A_11_q1[22],int_A_11_q1[20:18],int_A_11_q1[15:13],int_A_11_q1[11:10],int_A_11_q1[8],int_A_11_q1[6:4]}),
        .\rdata_reg[10] (int_A_12_n_29),
        .\rdata_reg[19] (int_A_12_n_25),
        .\rdata_reg[20] (int_A_12_n_24),
        .\rdata_reg[6] (s_axi_control_RVALID_INST_0_i_7_n_0),
        .\rdata_reg[6]_0 (int_A_12_n_30),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  LUT6 #(
    .INIT(64'h0001030111111111)) 
    int_A_9_read_i_1
       (.I0(int_B_14_read_i_3_n_0),
        .I1(int_A_9_read_i_2_n_0),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_A_9_read0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    int_A_9_read_i_2
       (.I0(s_axi_control_ARADDR[10]),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[12]),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_A_9_read_i_2_n_0));
  FDRE int_A_9_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_9_read0),
        .Q(int_A_9_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_A_9_write_i_1
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_A_9_write0),
        .I5(int_A_9_write_reg_n_0),
        .O(int_A_9_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    int_A_9_write_i_2
       (.I0(s_axi_control_AWADDR[7]),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[4]),
        .I3(s_axi_control_AWADDR[5]),
        .I4(s_axi_control_AWADDR[6]),
        .I5(int_A_9_write_i_3_n_0),
        .O(int_A_9_write0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    int_A_9_write_i_3
       (.I0(s_axi_control_AWADDR[11]),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[8]),
        .O(int_A_9_write_i_3_n_0));
  FDRE int_A_9_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_A_9_write_i_1_n_0),
        .Q(int_A_9_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_30 int_B_0
       (.D(int_B_0_n_5),
        .Q(p_0_in__0),
        .address0({tmp_product__0_2,tmp_product__0_1,tmp_product__0_0,tmp_product__0}),
        .ap_clk(ap_clk),
        .int_A_15_read(int_A_15_read),
        .int_B_0_read(int_B_0_read),
        .int_B_1_read(int_B_1_read),
        .int_C_ce1(int_C_ce1),
        .q00_15(q00_15),
        .q1({int_B_0_q1[31],int_B_0_q1[25],int_B_0_q1[16:14],int_B_0_q1[10],int_B_0_q1[4]}),
        .\q1_reg[0]_0 (int_B_0_n_6),
        .\q1_reg[0]_1 (\FSM_onehot_rstate_reg[1]_rep_n_0 ),
        .\q1_reg[0]_2 (int_B_0_write_reg_n_0),
        .\q1_reg[11]_0 (int_B_0_n_17),
        .\q1_reg[12]_0 (int_B_0_n_0),
        .\q1_reg[13]_0 (int_B_0_n_1),
        .\q1_reg[17]_0 (int_B_0_n_18),
        .\q1_reg[19]_0 (int_B_0_n_19),
        .\q1_reg[1]_0 (int_B_0_n_31),
        .\q1_reg[20]_0 (int_B_0_n_20),
        .\q1_reg[21]_0 (int_B_0_n_26),
        .\q1_reg[22]_0 (int_B_0_n_2),
        .\q1_reg[23]_0 (int_B_0_n_3),
        .\q1_reg[24]_0 (int_B_0_n_21),
        .\q1_reg[26]_0 (int_B_0_n_22),
        .\q1_reg[27]_0 (int_B_0_n_25),
        .\q1_reg[28]_0 (int_B_0_n_23),
        .\q1_reg[29]_0 (int_B_0_n_4),
        .\q1_reg[2]_0 (int_B_0_n_30),
        .\q1_reg[30]_0 (int_B_0_n_24),
        .\q1_reg[3]_0 (int_B_0_n_29),
        .\q1_reg[5]_0 (int_B_0_n_7),
        .\q1_reg[6]_0 (int_B_0_n_15),
        .\q1_reg[7]_0 (int_B_0_n_28),
        .\q1_reg[8]_0 (int_B_0_n_16),
        .\q1_reg[9]_0 (int_B_0_n_27),
        .\rdata[0]_i_2 (int_B_7_n_6),
        .\rdata[0]_i_2_0 (int_B_4_n_14),
        .\rdata[12]_i_3_0 (int_B_4_n_18),
        .\rdata[12]_i_3_1 (int_B_7_n_16),
        .\rdata[13]_i_3_0 (int_B_7_n_17),
        .\rdata[13]_i_3_1 (int_B_4_n_19),
        .\rdata[18]_i_2_0 (int_B_4_n_22),
        .\rdata[18]_i_2_1 (int_B_7_n_21),
        .\rdata[19]_i_5 (int_B_4_n_23),
        .\rdata[19]_i_5_0 (int_B_7_n_22),
        .\rdata[20]_i_5 (int_B_7_n_23),
        .\rdata[20]_i_5_0 (int_B_4_n_24),
        .\rdata[22]_i_3_0 (int_B_7_n_25),
        .\rdata[22]_i_3_1 (int_B_4_n_25),
        .\rdata[23]_i_3_0 (int_B_7_n_26),
        .\rdata[23]_i_3_1 (int_B_4_n_26),
        .\rdata[29]_i_3_0 (int_B_7_n_30),
        .\rdata[29]_i_3_1 (int_B_4_n_29),
        .\rdata[30]_i_12_0 ({int_B_1_q1[30:26],int_B_1_q1[24:17],int_B_1_q1[13:11],int_B_1_q1[9:5],int_B_1_q1[3:0]}),
        .\rdata[30]_i_12_1 ({int_A_15_q1[30:26],int_A_15_q1[24:17],int_A_15_q1[13:11],int_A_15_q1[9:5],int_A_15_q1[3:0]}),
        .\rdata[30]_i_5 (s_axi_control_RVALID_INST_0_i_2_n_0),
        .\rdata[30]_i_5_0 (\rdata[31]_i_22_n_0 ),
        .\rdata[30]_i_5_1 (int_B_7_n_31),
        .\rdata[30]_i_5_2 (int_B_4_n_30),
        .\rdata[8]_i_5 (int_B_4_n_16),
        .\rdata[8]_i_5_0 (int_B_7_n_13),
        .\rdata_reg[12] (int_B_14_n_17),
        .\rdata_reg[12]_0 (int_B_9_n_19),
        .\rdata_reg[12]_1 (int_B_13_n_24),
        .\rdata_reg[12]_2 (\rdata[31]_i_17_n_0 ),
        .\rdata_reg[12]_3 (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[13] (int_B_14_n_18),
        .\rdata_reg[13]_0 (int_B_9_n_20),
        .\rdata_reg[13]_1 (int_B_13_n_25),
        .\rdata_reg[18] (int_B_8_n_28),
        .\rdata_reg[18]_0 (int_B_14_n_22),
        .\rdata_reg[18]_1 (int_B_13_n_26),
        .\rdata_reg[18]_2 (int_A_12_n_15),
        .\rdata_reg[18]_3 (\rdata[31]_i_9_n_0 ),
        .\rdata_reg[18]_4 (int_A_7_n_29),
        .\rdata_reg[18]_5 (\rdata[31]_i_6_n_0 ),
        .\rdata_reg[18]_6 (int_A_0_n_5),
        .\rdata_reg[22] (int_B_14_n_26),
        .\rdata_reg[22]_0 (int_B_9_n_26),
        .\rdata_reg[22]_1 (int_B_13_n_29),
        .\rdata_reg[23] (int_B_14_n_27),
        .\rdata_reg[23]_0 (int_B_11_n_27),
        .\rdata_reg[23]_1 (int_B_9_n_27),
        .\rdata_reg[29] (int_B_14_n_31),
        .\rdata_reg[29]_0 (int_B_8_n_25),
        .\rdata_reg[29]_1 (int_B_13_n_31),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_0_n_33),
        .\s_axi_control_ARADDR[5] (int_B_0_n_32),
        .s_axi_control_ARADDR_2_sp_1(int_B_0_n_34),
        .s_axi_control_ARADDR_3_sp_1(int_B_0_n_35),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    int_B_0_read_i_1
       (.I0(s_axi_control_ARADDR[10]),
        .I1(int_C_ce1),
        .I2(int_B_14_read_i_3_n_0),
        .I3(int_B_2_read_i_2_n_0),
        .I4(s_axi_control_ARADDR[6]),
        .I5(s_axi_control_ARADDR[7]),
        .O(int_B_0_read0));
  FDRE int_B_0_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_0_read0),
        .Q(int_B_0_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5D5555550C000000)) 
    int_B_0_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_A_15_write_i_3_n_0),
        .I2(s_axi_control_AWADDR[5]),
        .I3(s_axi_control_AWADDR[4]),
        .I4(int_A_15_write_i_2_n_0),
        .I5(int_B_0_write_reg_n_0),
        .O(int_B_0_write_i_1_n_0));
  FDRE int_B_0_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_0_write_i_1_n_0),
        .Q(int_B_0_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_31 int_B_1
       (.Q(p_0_in__0),
        .address0({tmp_product__0_2,tmp_product__0_1,tmp_product__0_0,tmp_product__0}),
        .ap_clk(ap_clk),
        .int_C_ce1(int_C_ce1),
        .q00_16(q00_16),
        .q1(int_B_1_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_rep_n_0 ),
        .\q1_reg[0]_1 (int_B_1_write_reg_n_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_1_n_1),
        .\s_axi_control_ARADDR[5] (int_B_1_n_0),
        .s_axi_control_ARADDR_2_sp_1(int_B_1_n_2),
        .s_axi_control_ARADDR_3_sp_1(int_B_1_n_3),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .tmp_product_0(\FSM_onehot_wstate_reg[2]_rep__2_n_0 ));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_32 int_B_10
       (.Q(p_0_in__0),
        .address0({tmp_product__0_14,tmp_product__0_13,tmp_product__0_12,tmp_product__0_11}),
        .ap_clk(ap_clk),
        .int_C_ce1(int_C_ce1),
        .q00_25(q00_25),
        .q1(int_B_10_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_10_write_reg_n_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_10_n_1),
        .\s_axi_control_ARADDR[5] (int_B_10_n_0),
        .s_axi_control_ARADDR_2_sp_1(int_B_10_n_2),
        .s_axi_control_ARADDR_3_sp_1(int_B_10_n_3),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg_n_0_[2] ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h00C0000080800000)) 
    int_B_10_read_i_1
       (.I0(int_B_14_read_i_2_n_0),
        .I1(int_B_10_read_i_2_n_0),
        .I2(int_B_14_read_i_3_n_0),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(s_axi_control_ARADDR[8]),
        .O(int_B_10_read0));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    int_B_10_read_i_2
       (.I0(s_axi_control_ARADDR[10]),
        .I1(s_axi_control_ARADDR[11]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[12]),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_B_10_read_i_2_n_0));
  FDRE int_B_10_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_10_read0),
        .Q(int_B_10_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_10_write_i_1
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_10_write0),
        .I5(int_B_10_write_reg_n_0),
        .O(int_B_10_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    int_B_10_write_i_2
       (.I0(int_A_0_write_i_3_n_0),
        .I1(aw_hs),
        .I2(int_B_8_write_i_3_n_0),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[4]),
        .I5(s_axi_control_AWADDR[5]),
        .O(int_B_10_write0));
  FDRE int_B_10_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_10_write_i_1_n_0),
        .Q(int_B_10_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_33 int_B_11
       (.Q(p_0_in__0),
        .address0({tmp_product__0_18,tmp_product__0_17,tmp_product__0_16,tmp_product__0_15}),
        .ap_clk(ap_clk),
        .int_A_14_read_reg(int_B_11_n_0),
        .int_B_11_read(int_B_11_read),
        .int_B_12_read(int_B_12_read),
        .int_C_ce1(int_C_ce1),
        .q00_26(q00_26),
        .q1({int_B_11_q1[29],int_B_11_q1[25:24],int_B_11_q1[22],int_B_11_q1[20:18],int_B_11_q1[13:7],int_B_11_q1[4:3]}),
        .\q1_reg[0]_0 (int_B_11_n_1),
        .\q1_reg[0]_1 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_2 (int_B_11_write_reg_n_0),
        .\q1_reg[14]_0 (int_B_11_n_22),
        .\q1_reg[15]_0 (int_B_11_n_23),
        .\q1_reg[16]_0 (int_B_11_n_24),
        .\q1_reg[17]_0 (int_B_11_n_25),
        .\q1_reg[1]_0 (int_B_11_n_18),
        .\q1_reg[21]_0 (int_B_11_n_26),
        .\q1_reg[23]_0 (int_B_11_n_27),
        .\q1_reg[27]_0 (int_B_11_n_28),
        .\q1_reg[28]_0 (int_B_11_n_29),
        .\q1_reg[2]_0 (int_B_11_n_19),
        .\q1_reg[30]_0 (int_B_11_n_30),
        .\q1_reg[31]_0 (int_B_11_n_31),
        .\q1_reg[5]_0 (int_B_11_n_20),
        .\q1_reg[6]_0 (int_B_11_n_21),
        .\rdata[31]_i_11 (\rdata[31]_i_23_n_0 ),
        .\rdata[31]_i_11_0 ({int_B_12_q1[31:30],int_B_12_q1[28:26],int_B_12_q1[23],int_B_12_q1[21],int_B_12_q1[17:14],int_B_12_q1[6:5],int_B_12_q1[2:0]}),
        .\rdata[31]_i_11_1 ({int_B_13_q1[31:30],int_B_13_q1[28:26],int_B_13_q1[23],int_B_13_q1[21],int_B_13_q1[17:14],int_B_13_q1[6:5],int_B_13_q1[2:0]}),
        .\rdata_reg[26] (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[26]_0 (\rdata[31]_i_17_n_0 ),
        .\rdata_reg[26]_1 (int_B_14_n_30),
        .\rdata_reg[26]_2 (int_B_9_n_29),
        .\rdata_reg[26]_3 (int_B_4_n_8),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_11_n_33),
        .\s_axi_control_ARADDR[5] (int_B_11_n_32),
        .s_axi_control_ARADDR_2_sp_1(int_B_11_n_34),
        .s_axi_control_ARADDR_3_sp_1(int_B_11_n_35),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    int_B_11_read_i_1
       (.I0(s_axi_control_ARADDR[10]),
        .I1(s_axi_control_ARADDR[9]),
        .I2(int_C_ce1),
        .I3(int_B_11_read_i_2_n_0),
        .I4(s_axi_control_ARADDR[8]),
        .I5(int_B_14_read_i_3_n_0),
        .O(int_B_11_read0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_B_11_read_i_2
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .O(int_B_11_read_i_2_n_0));
  FDRE int_B_11_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_11_read0),
        .Q(int_B_11_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_11_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_11_write0),
        .I5(int_B_11_write_reg_n_0),
        .O(int_B_11_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_B_11_write_i_2
       (.I0(int_B_14_write_i_3_n_0),
        .I1(s_axi_control_AWADDR[7]),
        .I2(s_axi_control_AWADDR[6]),
        .I3(s_axi_control_AWADDR[8]),
        .I4(s_axi_control_AWADDR[4]),
        .I5(s_axi_control_AWADDR[5]),
        .O(int_B_11_write0));
  FDRE int_B_11_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_11_write_i_1_n_0),
        .Q(int_B_11_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_34 int_B_12
       (.Q(p_0_in__0),
        .address0({tmp_product__0_18,tmp_product__0_17,tmp_product__0_16,tmp_product__0_15}),
        .ap_clk(ap_clk),
        .int_C_ce1(int_C_ce1),
        .q00_27(q00_27),
        .q1(int_B_12_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_12_write_reg_n_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_12_n_1),
        .\s_axi_control_ARADDR[5] (int_B_12_n_0),
        .s_axi_control_ARADDR_2_sp_1(int_B_12_n_2),
        .s_axi_control_ARADDR_3_sp_1(int_B_12_n_3),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    int_B_12_read_i_1
       (.I0(int_B_13_read_i_2_n_0),
        .I1(int_C_ce1),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(int_B_14_read_i_3_n_0),
        .O(int_B_12_read0));
  FDRE int_B_12_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_12_read0),
        .Q(int_B_12_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_12_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_12_write0),
        .I5(int_B_12_write_reg_n_0),
        .O(int_B_12_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    int_B_12_write_i_2
       (.I0(s_axi_control_AWADDR[4]),
        .I1(int_B_14_write_i_3_n_0),
        .I2(s_axi_control_AWADDR[5]),
        .I3(s_axi_control_AWADDR[6]),
        .I4(s_axi_control_AWADDR[7]),
        .I5(s_axi_control_AWADDR[8]),
        .O(int_B_12_write0));
  FDRE int_B_12_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_12_write_i_1_n_0),
        .Q(int_B_12_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_35 int_B_13
       (.Q(p_0_in__0),
        .address0({tmp_product__0_18,tmp_product__0_17,tmp_product__0_16,tmp_product__0_15}),
        .ap_clk(ap_clk),
        .int_B_11_read(int_B_11_read),
        .int_B_12_read(int_B_12_read),
        .int_B_12_read_reg(int_B_13_n_2),
        .int_B_12_read_reg_0(int_B_13_n_19),
        .int_B_12_read_reg_1(int_B_13_n_20),
        .int_B_12_read_reg_10(int_B_13_n_29),
        .int_B_12_read_reg_11(int_B_13_n_30),
        .int_B_12_read_reg_12(int_B_13_n_31),
        .int_B_12_read_reg_2(int_B_13_n_21),
        .int_B_12_read_reg_3(int_B_13_n_22),
        .int_B_12_read_reg_4(int_B_13_n_23),
        .int_B_12_read_reg_5(int_B_13_n_24),
        .int_B_12_read_reg_6(int_B_13_n_25),
        .int_B_12_read_reg_7(int_B_13_n_26),
        .int_B_12_read_reg_8(int_B_13_n_27),
        .int_B_12_read_reg_9(int_B_13_n_28),
        .int_B_7_read_reg(int_B_13_n_0),
        .int_B_7_read_reg_0(int_B_13_n_1),
        .int_C_ce1(int_C_ce1),
        .q00_28(q00_28),
        .q1({int_B_13_q1[31:30],int_B_13_q1[28:26],int_B_13_q1[23],int_B_13_q1[21],int_B_13_q1[17:14],int_B_13_q1[6:5],int_B_13_q1[2:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_13_write_reg_n_0),
        .\rdata[29]_i_3 (\rdata[31]_i_23_n_0 ),
        .\rdata[29]_i_3_0 ({int_B_11_q1[29],int_B_11_q1[25:24],int_B_11_q1[22],int_B_11_q1[20:18],int_B_11_q1[13:7],int_B_11_q1[4:3]}),
        .\rdata[29]_i_3_1 ({int_B_12_q1[29],int_B_12_q1[25:24],int_B_12_q1[22],int_B_12_q1[20:18],int_B_12_q1[13:7],int_B_12_q1[4:3]}),
        .\rdata_reg[24] (int_B_9_n_28),
        .\rdata_reg[24]_0 (int_B_14_n_28),
        .\rdata_reg[24]_1 (int_B_0_n_21),
        .\rdata_reg[24]_2 (int_B_7_n_5),
        .\rdata_reg[4] (\rdata[31]_i_17_n_0 ),
        .\rdata_reg[4]_0 (int_B_9_n_14),
        .\rdata_reg[4]_1 (int_B_14_n_10),
        .\rdata_reg[4]_2 (int_B_4_n_11),
        .\rdata_reg[4]_3 (int_A_15_n_32),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_13_n_33),
        .\s_axi_control_ARADDR[5] (int_B_13_n_32),
        .s_axi_control_ARADDR_2_sp_1(int_B_13_n_34),
        .s_axi_control_ARADDR_3_sp_1(int_B_13_n_35),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    int_B_13_read_i_1
       (.I0(int_C_ce1),
        .I1(int_B_14_read_i_3_n_0),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(int_B_13_read_i_2_n_0),
        .O(int_B_13_read0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00010101)) 
    int_B_13_read_i_2
       (.I0(s_axi_control_ARADDR[11]),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .O(int_B_13_read_i_2_n_0));
  FDRE int_B_13_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_13_read0),
        .Q(int_B_13_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_13_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_13_write0),
        .I5(int_B_13_write_reg_n_0),
        .O(int_B_13_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    int_B_13_write_i_2
       (.I0(int_B_14_write_i_3_n_0),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[5]),
        .I3(s_axi_control_AWADDR[4]),
        .I4(s_axi_control_AWADDR[7]),
        .I5(s_axi_control_AWADDR[8]),
        .O(int_B_13_write0));
  FDRE int_B_13_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_13_write_i_1_n_0),
        .Q(int_B_13_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_36 int_B_14
       (.Q(p_0_in__0),
        .ap_clk(ap_clk),
        .int_A_14_read_reg(int_B_14_n_0),
        .int_A_14_read_reg_0(int_B_14_n_1),
        .int_B_14_read(int_B_14_read),
        .int_B_15_read(int_B_15_read),
        .int_B_7_read_reg(int_B_14_n_2),
        .int_C_ce1(int_C_ce1),
        .q00_29(q00_29),
        .q1({int_B_14_q1[30],int_B_14_q1[14],int_B_14_q1[6],int_B_14_q1[0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_14_write_reg_n_0),
        .\q1_reg[10]_0 (int_B_14_n_15),
        .\q1_reg[11]_0 (int_B_14_n_16),
        .\q1_reg[12]_0 (int_B_14_n_17),
        .\q1_reg[13]_0 (int_B_14_n_18),
        .\q1_reg[15]_0 (int_B_14_n_19),
        .\q1_reg[16]_0 (int_B_14_n_20),
        .\q1_reg[17]_0 (int_B_14_n_21),
        .\q1_reg[18]_0 (int_B_14_n_22),
        .\q1_reg[19]_0 (int_B_14_n_23),
        .\q1_reg[1]_0 (int_B_14_n_3),
        .\q1_reg[20]_0 (int_B_14_n_24),
        .\q1_reg[21]_0 (int_B_14_n_25),
        .\q1_reg[22]_0 (int_B_14_n_26),
        .\q1_reg[23]_0 (int_B_14_n_27),
        .\q1_reg[24]_0 (int_B_14_n_28),
        .\q1_reg[25]_0 (int_B_14_n_29),
        .\q1_reg[26]_0 (int_B_14_n_30),
        .\q1_reg[29]_0 (int_B_14_n_31),
        .\q1_reg[2]_0 (int_B_14_n_8),
        .\q1_reg[3]_0 (int_B_14_n_9),
        .\q1_reg[4]_0 (int_B_14_n_10),
        .\q1_reg[5]_0 (int_B_14_n_11),
        .\q1_reg[7]_0 (int_B_14_n_12),
        .\q1_reg[8]_0 (int_B_14_n_13),
        .\q1_reg[9]_0 (int_B_14_n_14),
        .\rdata[31]_i_11_0 (\rdata[31]_i_4_n_0 ),
        .\rdata[31]_i_11_1 ({int_B_15_q1[31],int_B_15_q1[29:15],int_B_15_q1[13:7],int_B_15_q1[5:1]}),
        .\rdata[31]_i_11_2 ({int_C_q1[31],int_C_q1[29:15],int_C_q1[13:7],int_C_q1[5:1]}),
        .\rdata_reg[27] (int_B_11_n_28),
        .\rdata_reg[27]_0 (int_B_8_n_26),
        .\rdata_reg[27]_1 (int_B_4_n_13),
        .\rdata_reg[27]_2 (int_B_0_n_25),
        .\rdata_reg[28] (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[28]_0 (\rdata[31]_i_17_n_0 ),
        .\rdata_reg[28]_1 (int_B_11_n_29),
        .\rdata_reg[28]_2 (int_B_9_n_30),
        .\rdata_reg[28]_3 (int_B_4_n_7),
        .\rdata_reg[31] (int_B_11_n_31),
        .\rdata_reg[31]_0 (int_B_9_n_31),
        .\rdata_reg[31]_1 (int_B_7_n_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_14_n_33),
        .\s_axi_control_ARADDR[5] (int_B_14_n_32),
        .s_axi_control_ARADDR_2_sp_1(int_B_14_n_34),
        .s_axi_control_ARADDR_3_sp_1(int_B_14_n_35),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .select_ln38_fu_781_p3(select_ln38_fu_781_p3),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    int_B_14_read_i_1
       (.I0(int_B_14_read_i_2_n_0),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(int_B_14_read_i_3_n_0),
        .I5(int_C_ce1),
        .O(int_B_14_read0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_B_14_read_i_2
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .O(int_B_14_read_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_B_14_read_i_3
       (.I0(s_axi_control_ARADDR[13]),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[11]),
        .O(int_B_14_read_i_3_n_0));
  FDRE int_B_14_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_14_read0),
        .Q(int_B_14_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5555555C0000000)) 
    int_B_14_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_B_14_write_i_2_n_0),
        .I2(s_axi_control_AWADDR[7]),
        .I3(s_axi_control_AWADDR[8]),
        .I4(int_B_14_write_i_3_n_0),
        .I5(int_B_14_write_reg_n_0),
        .O(int_B_14_write_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    int_B_14_write_i_2
       (.I0(s_axi_control_AWADDR[4]),
        .I1(s_axi_control_AWADDR[5]),
        .I2(s_axi_control_AWADDR[6]),
        .O(int_B_14_write_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    int_B_14_write_i_3
       (.I0(s_axi_control_AWADDR[11]),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(int_B_14_write_i_3_n_0));
  FDRE int_B_14_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_14_write_i_1_n_0),
        .Q(int_B_14_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_37 int_B_15
       (.Q(p_0_in__0),
        .ap_clk(ap_clk),
        .int_A_0_address1(int_A_0_address1),
        .int_B_14_read(int_B_14_read),
        .int_B_15_read(int_B_15_read),
        .int_B_15_read_reg(int_B_15_n_0),
        .int_C_ce1(int_C_ce1),
        .mem_reg(\FSM_onehot_rstate_reg[1]_0 ),
        .q00_30(q00_30),
        .q1({int_B_15_q1[31],int_B_15_q1[29:0]}),
        .\q1_reg[0]_0 (int_B_15_write_reg_n_0),
        .\rdata[30]_i_5 (\rdata[31]_i_4_n_0 ),
        .\rdata[30]_i_5_0 (int_B_14_q1[30]),
        .\rdata[30]_i_5_1 (int_C_q1[30]),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .select_ln38_fu_781_p3(select_ln38_fu_781_p3),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_B_15_read_i_1
       (.I0(int_B_15_read_i_2_n_0),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[12]),
        .I4(s_axi_control_ARADDR[13]),
        .I5(s_axi_control_ARADDR[11]),
        .O(int_B_15_read0));
  LUT5 #(
    .INIT(32'h00000040)) 
    int_B_15_read_i_2
       (.I0(s_axi_control_ARADDR[10]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[8]),
        .O(int_B_15_read_i_2_n_0));
  FDRE int_B_15_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_15_read0),
        .Q(int_B_15_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_15_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_15_write0),
        .I5(int_B_15_write_reg_n_0),
        .O(int_B_15_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    int_B_15_write_i_2
       (.I0(s_axi_control_AWADDR[8]),
        .I1(s_axi_control_AWADDR[9]),
        .I2(int_B_15_write_i_3_n_0),
        .I3(aw_hs),
        .I4(int_B_15_write_i_4_n_0),
        .I5(int_A_3_write_i_2_n_0),
        .O(int_B_15_write0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_B_15_write_i_3
       (.I0(s_axi_control_AWADDR[7]),
        .I1(s_axi_control_AWADDR[6]),
        .O(int_B_15_write_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_B_15_write_i_4
       (.I0(s_axi_control_AWADDR[11]),
        .I1(s_axi_control_AWADDR[10]),
        .O(int_B_15_write_i_4_n_0));
  FDRE int_B_15_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_15_write_i_1_n_0),
        .Q(int_B_15_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD0D000D000D000D0)) 
    int_B_1_read_i_1
       (.I0(int_B_9_read_i_2_n_0),
        .I1(int_B_1_read_i_2_n_0),
        .I2(int_C_ce1),
        .I3(int_B_3_read_i_2_n_0),
        .I4(s_axi_control_ARADDR[10]),
        .I5(s_axi_control_ARADDR[7]),
        .O(int_B_1_read0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000070)) 
    int_B_1_read_i_2
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(int_B_14_read_i_3_n_0),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[8]),
        .O(int_B_1_read_i_2_n_0));
  FDRE int_B_1_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_1_read0),
        .Q(int_B_1_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5D5555550C000000)) 
    int_B_1_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_A_15_write_i_3_n_0),
        .I2(s_axi_control_AWADDR[4]),
        .I3(s_axi_control_AWADDR[5]),
        .I4(int_A_15_write_i_2_n_0),
        .I5(int_B_1_write_reg_n_0),
        .O(int_B_1_write_i_1_n_0));
  FDRE int_B_1_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_1_write_i_1_n_0),
        .Q(int_B_1_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_38 int_B_2
       (.Q(p_0_in__0),
        .address0({tmp_product__0_6,tmp_product__0_5,tmp_product__0_4,tmp_product__0_3}),
        .ap_clk(ap_clk),
        .int_C_ce1(int_C_ce1),
        .q00_17(q00_17),
        .q1(int_B_2_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_2_write_reg_n_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_2_n_1),
        .\s_axi_control_ARADDR[5] (int_B_2_n_0),
        .s_axi_control_ARADDR_2_sp_1(int_B_2_n_2),
        .s_axi_control_ARADDR_3_sp_1(int_B_2_n_3),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    int_B_2_read_i_1
       (.I0(s_axi_control_ARADDR[10]),
        .I1(int_C_ce1),
        .I2(int_B_2_read_i_2_n_0),
        .I3(int_B_14_read_i_3_n_0),
        .I4(s_axi_control_ARADDR[7]),
        .I5(s_axi_control_ARADDR[6]),
        .O(int_B_2_read0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_B_2_read_i_2
       (.I0(s_axi_control_ARADDR[8]),
        .I1(s_axi_control_ARADDR[9]),
        .O(int_B_2_read_i_2_n_0));
  FDRE int_B_2_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_2_read0),
        .Q(int_B_2_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5555555C0000000)) 
    int_B_2_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(int_A_15_write_i_3_n_0),
        .I2(s_axi_control_AWADDR[4]),
        .I3(s_axi_control_AWADDR[5]),
        .I4(int_A_15_write_i_2_n_0),
        .I5(int_B_2_write_reg_n_0),
        .O(int_B_2_write_i_1_n_0));
  FDRE int_B_2_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_2_write_i_1_n_0),
        .Q(int_B_2_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_39 int_B_3
       (.Q(p_0_in__0),
        .address0({tmp_product__0_6,tmp_product__0_5,tmp_product__0_4,tmp_product__0_3}),
        .ap_clk(ap_clk),
        .int_C_ce1(int_C_ce1),
        .q00_18(q00_18),
        .q1(int_B_3_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_3_write_reg_n_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_3_n_1),
        .\s_axi_control_ARADDR[5] (int_B_3_n_0),
        .s_axi_control_ARADDR_2_sp_1(int_B_3_n_2),
        .s_axi_control_ARADDR_3_sp_1(int_B_3_n_3),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057000000)) 
    int_B_3_read_i_1
       (.I0(int_B_9_read_i_2_n_0),
        .I1(s_axi_control_ARADDR[9]),
        .I2(int_B_4_read_i_3_n_0),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .I5(int_B_3_read_i_2_n_0),
        .O(int_B_3_read0));
  LUT6 #(
    .INIT(64'h0000000101010101)) 
    int_B_3_read_i_2
       (.I0(s_axi_control_ARADDR[11]),
        .I1(s_axi_control_ARADDR[12]),
        .I2(s_axi_control_ARADDR[13]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(s_axi_control_ARADDR[10]),
        .O(int_B_3_read_i_2_n_0));
  FDRE int_B_3_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_3_read0),
        .Q(int_B_3_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_3_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_3_write0),
        .I5(int_B_3_write_reg_n_0),
        .O(int_B_3_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    int_B_3_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[7]),
        .I2(int_A_3_write_i_2_n_0),
        .I3(s_axi_control_AWADDR[6]),
        .I4(int_A_0_write_i_3_n_0),
        .I5(s_axi_control_AWADDR[8]),
        .O(int_B_3_write0));
  FDRE int_B_3_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_3_write_i_1_n_0),
        .Q(int_B_3_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_40 int_B_4
       (.D({int_B_4_n_2,int_B_4_n_3}),
        .Q(p_0_in__0),
        .address0({tmp_product__0_6,tmp_product__0_5,tmp_product__0_4,tmp_product__0_3}),
        .ap_clk(ap_clk),
        .int_B_0_read_reg(int_B_4_n_7),
        .int_B_0_read_reg_0(int_B_4_n_8),
        .int_B_0_read_reg_1(int_B_4_n_9),
        .int_B_0_read_reg_2(int_B_4_n_10),
        .int_B_2_read(int_B_2_read),
        .int_B_3_read(int_B_3_read),
        .int_B_4_read(int_B_4_read),
        .int_B_4_read_reg(int_B_4_n_0),
        .int_B_4_read_reg_0(int_B_4_n_1),
        .int_B_4_read_reg_1(int_B_4_n_4),
        .int_B_4_read_reg_10(int_B_4_n_17),
        .int_B_4_read_reg_11(int_B_4_n_18),
        .int_B_4_read_reg_12(int_B_4_n_20),
        .int_B_4_read_reg_13(int_B_4_n_21),
        .int_B_4_read_reg_14(int_B_4_n_22),
        .int_B_4_read_reg_15(int_B_4_n_23),
        .int_B_4_read_reg_16(int_B_4_n_27),
        .int_B_4_read_reg_17(int_B_4_n_28),
        .int_B_4_read_reg_18(int_B_4_n_31),
        .int_B_4_read_reg_2(int_B_4_n_5),
        .int_B_4_read_reg_3(int_B_4_n_6),
        .int_B_4_read_reg_4(int_B_4_n_11),
        .int_B_4_read_reg_5(int_B_4_n_12),
        .int_B_4_read_reg_6(int_B_4_n_13),
        .int_B_4_read_reg_7(int_B_4_n_14),
        .int_B_4_read_reg_8(int_B_4_n_15),
        .int_B_4_read_reg_9(int_B_4_n_16),
        .int_C_ce1(int_C_ce1),
        .q00_19(q00_19),
        .q1(int_B_3_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_4_write_reg_n_0),
        .\q1_reg[13]_0 (int_B_4_n_19),
        .\q1_reg[20]_0 (int_B_4_n_24),
        .\q1_reg[22]_0 (int_B_4_n_25),
        .\q1_reg[23]_0 (int_B_4_n_26),
        .\q1_reg[29]_0 (int_B_4_n_29),
        .\q1_reg[30]_0 (int_B_4_n_30),
        .\rdata[11]_i_5 (int_B_7_n_15),
        .\rdata[11]_i_5_0 (int_B_0_n_17),
        .\rdata[15]_i_3 (int_B_7_n_18),
        .\rdata[17]_i_2_0 (s_axi_control_RVALID_INST_0_i_2_n_0),
        .\rdata[17]_i_2_1 (int_B_7_n_20),
        .\rdata[17]_i_2_2 (int_B_0_n_18),
        .\rdata[1]_i_5_0 (int_B_7_n_7),
        .\rdata[21]_i_3_0 (int_B_7_n_24),
        .\rdata[26]_i_5 (int_B_7_n_27),
        .\rdata[26]_i_5_0 (int_B_0_n_22),
        .\rdata[27]_i_3 (\rdata[31]_i_22_n_0 ),
        .\rdata[27]_i_3_0 (int_B_7_n_28),
        .\rdata[28]_i_5 (int_B_7_n_29),
        .\rdata[28]_i_5_0 (int_B_0_n_23),
        .\rdata[2]_i_5_0 (int_B_7_n_8),
        .\rdata[31]_i_21 (int_B_2_q1),
        .\rdata[3]_i_4_0 (int_B_7_n_9),
        .\rdata[4]_i_3 (int_B_7_n_10),
        .\rdata[6]_i_5 (int_B_7_n_11),
        .\rdata[6]_i_5_0 (int_B_0_n_15),
        .\rdata[7]_i_5_0 (int_B_7_n_12),
        .\rdata[9]_i_2_0 (int_B_7_n_14),
        .\rdata_reg[17] (int_B_14_n_21),
        .\rdata_reg[17]_0 (int_B_11_n_25),
        .\rdata_reg[17]_1 (int_B_9_n_23),
        .\rdata_reg[17]_2 (\rdata[31]_i_9_n_0 ),
        .\rdata_reg[17]_3 (int_A_11_n_28),
        .\rdata_reg[17]_4 (int_A_8_n_20),
        .\rdata_reg[17]_5 (int_A_0_n_4),
        .\rdata_reg[1] (\rdata[31]_i_17_n_0 ),
        .\rdata_reg[1]_0 (int_B_0_n_31),
        .\rdata_reg[1]_1 (int_B_9_n_12),
        .\rdata_reg[1]_2 (int_B_11_n_18),
        .\rdata_reg[1]_3 (int_B_14_n_3),
        .\rdata_reg[21] (int_B_0_n_26),
        .\rdata_reg[21]_0 (int_B_14_n_25),
        .\rdata_reg[21]_1 (int_B_11_n_26),
        .\rdata_reg[21]_2 (int_B_8_n_27),
        .\rdata_reg[2] (int_B_0_n_30),
        .\rdata_reg[2]_0 (int_B_9_n_13),
        .\rdata_reg[2]_1 (int_B_11_n_19),
        .\rdata_reg[2]_2 (int_B_14_n_8),
        .\rdata_reg[3] (int_B_0_n_29),
        .\rdata_reg[3]_0 (int_B_13_n_2),
        .\rdata_reg[3]_1 (int_B_14_n_9),
        .\rdata_reg[3]_2 (int_B_8_n_31),
        .\rdata_reg[7] (int_B_0_n_28),
        .\rdata_reg[7]_0 (int_B_13_n_19),
        .\rdata_reg[7]_1 (int_B_14_n_12),
        .\rdata_reg[7]_2 (int_B_8_n_30),
        .\rdata_reg[9] (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[9]_0 (int_A_6_n_31),
        .\rdata_reg[9]_1 (int_A_12_n_5),
        .\rdata_reg[9]_2 (\rdata[31]_i_6_n_0 ),
        .\rdata_reg[9]_3 (int_A_1_n_0),
        .\rdata_reg[9]_4 (int_B_0_n_27),
        .\rdata_reg[9]_5 (int_B_13_n_21),
        .\rdata_reg[9]_6 (int_B_14_n_14),
        .\rdata_reg[9]_7 (int_B_9_n_17),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_4_n_33),
        .\s_axi_control_ARADDR[5] (int_B_4_n_32),
        .s_axi_control_ARADDR_2_sp_1(int_B_4_n_34),
        .s_axi_control_ARADDR_3_sp_1(int_B_4_n_35),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0A000A002A000000)) 
    int_B_4_read_i_1
       (.I0(int_B_14_read_i_3_n_0),
        .I1(int_B_4_read_i_2_n_0),
        .I2(s_axi_control_ARADDR[10]),
        .I3(int_B_10_read_i_2_n_0),
        .I4(int_B_4_read_i_3_n_0),
        .I5(s_axi_control_ARADDR[9]),
        .O(int_B_4_read0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_B_4_read_i_2
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[8]),
        .O(int_B_4_read_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    int_B_4_read_i_3
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[11]),
        .I4(s_axi_control_ARADDR[12]),
        .I5(s_axi_control_ARADDR[13]),
        .O(int_B_4_read_i_3_n_0));
  FDRE int_B_4_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_4_read0),
        .Q(int_B_4_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_4_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_4_write0),
        .I5(int_B_4_write_reg_n_0),
        .O(int_B_4_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    int_B_4_write_i_2
       (.I0(int_A_15_write_i_2_n_0),
        .I1(int_A_0_write_i_3_n_0),
        .I2(s_axi_control_AWADDR[6]),
        .I3(s_axi_control_AWADDR[5]),
        .I4(s_axi_control_AWADDR[7]),
        .I5(s_axi_control_AWADDR[4]),
        .O(int_B_4_write0));
  FDRE int_B_4_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_4_write_i_1_n_0),
        .Q(int_B_4_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_41 int_B_5
       (.Q(p_0_in__0),
        .address0({tmp_product__0_10,tmp_product__0_9,tmp_product__0_8,tmp_product__0_7}),
        .ap_clk(ap_clk),
        .int_C_ce1(int_C_ce1),
        .q00_20(q00_20),
        .q1(int_B_5_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_5_write_reg_n_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_5_n_1),
        .\s_axi_control_ARADDR[5] (int_B_5_n_0),
        .s_axi_control_ARADDR_2_sp_1(int_B_5_n_2),
        .s_axi_control_ARADDR_3_sp_1(int_B_5_n_3),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h00000000555D0000)) 
    int_B_5_read_i_1
       (.I0(int_B_9_read_i_2_n_0),
        .I1(int_B_14_read_i_3_n_0),
        .I2(int_B_6_read_i_2_n_0),
        .I3(s_axi_control_ARADDR[9]),
        .I4(int_C_ce1),
        .I5(int_B_5_read_i_2_n_0),
        .O(int_B_5_read0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h0444CCCC)) 
    int_B_5_read_i_2
       (.I0(s_axi_control_ARADDR[9]),
        .I1(int_B_14_read_i_3_n_0),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(s_axi_control_ARADDR[10]),
        .O(int_B_5_read_i_2_n_0));
  FDRE int_B_5_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_5_read0),
        .Q(int_B_5_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_5_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_5_write0),
        .I5(int_B_5_write_reg_n_0),
        .O(int_B_5_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    int_B_5_write_i_2
       (.I0(s_axi_control_AWADDR[7]),
        .I1(s_axi_control_AWADDR[5]),
        .I2(s_axi_control_AWADDR[6]),
        .I3(s_axi_control_AWADDR[4]),
        .I4(int_B_14_write_i_3_n_0),
        .I5(s_axi_control_AWADDR[8]),
        .O(int_B_5_write0));
  FDRE int_B_5_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_5_write_i_1_n_0),
        .Q(int_B_5_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_42 int_B_6
       (.Q(p_0_in__0),
        .address0({tmp_product__0_10,tmp_product__0_9,tmp_product__0_8,tmp_product__0_7}),
        .ap_clk(ap_clk),
        .int_C_ce1(int_C_ce1),
        .q00_21(q00_21),
        .q1(int_B_6_q1),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_6_write_reg_n_0),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_6_n_1),
        .\s_axi_control_ARADDR[5] (int_B_6_n_0),
        .s_axi_control_ARADDR_2_sp_1(int_B_6_n_2),
        .s_axi_control_ARADDR_3_sp_1(int_B_6_n_3),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0080808000800000)) 
    int_B_6_read_i_1
       (.I0(int_C_ce1),
        .I1(int_B_9_read_i_2_n_0),
        .I2(int_B_14_read_i_3_n_0),
        .I3(s_axi_control_ARADDR[10]),
        .I4(s_axi_control_ARADDR[9]),
        .I5(int_B_6_read_i_2_n_0),
        .O(int_B_6_read0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h80)) 
    int_B_6_read_i_2
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[6]),
        .I2(s_axi_control_ARADDR[8]),
        .O(int_B_6_read_i_2_n_0));
  FDRE int_B_6_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_6_read0),
        .Q(int_B_6_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_6_write_i_1
       (.I0(\FSM_onehot_wstate_reg[2]_rep__0_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_6_write0),
        .I5(int_B_6_write_reg_n_0),
        .O(int_B_6_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    int_B_6_write_i_2
       (.I0(aw_hs),
        .I1(int_A_0_write_i_3_n_0),
        .I2(s_axi_control_AWADDR[7]),
        .I3(s_axi_control_AWADDR[8]),
        .I4(s_axi_control_AWADDR[6]),
        .I5(int_A_2_write_i_2_n_0),
        .O(int_B_6_write0));
  FDRE int_B_6_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_6_write_i_1_n_0),
        .Q(int_B_6_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_43 int_B_7
       (.Q(p_0_in__0),
        .address0({tmp_product__0_10,tmp_product__0_9,tmp_product__0_8,tmp_product__0_7}),
        .ap_clk(ap_clk),
        .int_B_0_read_reg(int_B_7_n_0),
        .int_B_0_read_reg_0(int_B_7_n_1),
        .int_B_0_read_reg_1(int_B_7_n_2),
        .int_B_0_read_reg_2(int_B_7_n_3),
        .int_B_2_read(int_B_2_read),
        .int_B_3_read(int_B_3_read),
        .int_B_4_read(int_B_4_read),
        .int_B_4_read_reg(int_B_7_n_4),
        .int_B_4_read_reg_0(int_B_7_n_5),
        .int_B_5_read(int_B_5_read),
        .int_B_6_read(int_B_6_read),
        .int_B_7_read(int_B_7_read),
        .int_C_ce1(int_C_ce1),
        .q00_22(q00_22),
        .q1(int_B_6_q1),
        .\q1_reg[0]_0 (int_B_7_n_6),
        .\q1_reg[0]_1 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_2 (int_B_7_write_reg_n_0),
        .\q1_reg[11]_0 (int_B_7_n_15),
        .\q1_reg[12]_0 (int_B_7_n_16),
        .\q1_reg[13]_0 (int_B_7_n_17),
        .\q1_reg[15]_0 (int_B_7_n_18),
        .\q1_reg[16]_0 (int_B_7_n_19),
        .\q1_reg[17]_0 (int_B_7_n_20),
        .\q1_reg[18]_0 (int_B_7_n_21),
        .\q1_reg[19]_0 (int_B_7_n_22),
        .\q1_reg[1]_0 (int_B_7_n_7),
        .\q1_reg[20]_0 (int_B_7_n_23),
        .\q1_reg[21]_0 (int_B_7_n_24),
        .\q1_reg[22]_0 (int_B_7_n_25),
        .\q1_reg[23]_0 (int_B_7_n_26),
        .\q1_reg[26]_0 (int_B_7_n_27),
        .\q1_reg[27]_0 (int_B_7_n_28),
        .\q1_reg[28]_0 (int_B_7_n_29),
        .\q1_reg[29]_0 (int_B_7_n_30),
        .\q1_reg[2]_0 (int_B_7_n_8),
        .\q1_reg[30]_0 (int_B_7_n_31),
        .\q1_reg[3]_0 (int_B_7_n_9),
        .\q1_reg[4]_0 (int_B_7_n_10),
        .\q1_reg[6]_0 (int_B_7_n_11),
        .\q1_reg[7]_0 (int_B_7_n_12),
        .\q1_reg[8]_0 (int_B_7_n_13),
        .\q1_reg[9]_0 (int_B_7_n_14),
        .\rdata[10]_i_5 (s_axi_control_RVALID_INST_0_i_2_n_0),
        .\rdata[10]_i_5_0 (int_B_4_n_17),
        .\rdata[10]_i_5_1 (int_A_15_n_31),
        .\rdata[14]_i_5 (int_B_4_n_20),
        .\rdata[14]_i_5_0 (int_A_15_n_30),
        .\rdata[24]_i_3 (\rdata[31]_i_22_n_0 ),
        .\rdata[24]_i_3_0 (int_B_4_n_27),
        .\rdata[25]_i_5 (int_B_4_n_28),
        .\rdata[25]_i_5_0 (int_A_15_n_28),
        .\rdata[31]_i_11 (int_B_4_n_31),
        .\rdata[31]_i_11_0 (int_A_15_n_2),
        .\rdata[31]_i_21_0 (int_B_5_q1),
        .\rdata[5]_i_3 (int_B_4_n_15),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_7_n_33),
        .\s_axi_control_ARADDR[5] (int_B_7_n_32),
        .s_axi_control_ARADDR_2_sp_1(int_B_7_n_34),
        .s_axi_control_ARADDR_3_sp_1(int_B_7_n_35),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg[2]_rep__1_n_0 ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'hD5000000D500D500)) 
    int_B_7_read_i_1
       (.I0(int_B_14_read_i_3_n_0),
        .I1(s_axi_control_ARADDR[10]),
        .I2(s_axi_control_ARADDR[9]),
        .I3(int_C_ce1),
        .I4(int_B_7_read_i_2_n_0),
        .I5(int_B_9_read_i_2_n_0),
        .O(int_B_7_read0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h33370000)) 
    int_B_7_read_i_2
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[9]),
        .I2(s_axi_control_ARADDR[8]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(int_B_14_read_i_3_n_0),
        .O(int_B_7_read_i_2_n_0));
  FDRE int_B_7_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_7_read0),
        .Q(int_B_7_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5555555C0000000)) 
    int_B_7_write_i_1
       (.I0(int_A_1_write_i_2_n_0),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[7]),
        .I3(s_axi_control_AWADDR[8]),
        .I4(int_B_7_write_i_2_n_0),
        .I5(int_B_7_write_reg_n_0),
        .O(int_B_7_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_B_7_write_i_2
       (.I0(s_axi_control_AWADDR[11]),
        .I1(s_axi_control_AWADDR[10]),
        .I2(s_axi_control_AWADDR[9]),
        .I3(s_axi_control_AWADDR[5]),
        .I4(s_axi_control_AWADDR[4]),
        .I5(s_axi_control_AWADDR[6]),
        .O(int_B_7_write_i_2_n_0));
  FDRE int_B_7_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_7_write_i_1_n_0),
        .Q(int_B_7_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_44 int_B_8
       (.Q(p_0_in__0),
        .address0({tmp_product__0_14,tmp_product__0_13,tmp_product__0_12,tmp_product__0_11}),
        .ap_clk(ap_clk),
        .int_A_14_read_reg(int_B_8_n_0),
        .int_A_14_read_reg_0(int_B_8_n_1),
        .int_A_14_read_reg_1(int_B_8_n_2),
        .int_A_14_read_reg_2(int_B_8_n_3),
        .int_B_10_read(int_B_10_read),
        .int_B_8_read(int_B_8_read),
        .int_B_9_read(int_B_9_read),
        .int_C_ce1(int_C_ce1),
        .q00_23(q00_23),
        .q1({int_B_8_q1[31],int_B_8_q1[28],int_B_8_q1[26],int_B_8_q1[24:22],int_B_8_q1[20:19],int_B_8_q1[17],int_B_8_q1[15:11],int_B_8_q1[9:8],int_B_8_q1[5:4],int_B_8_q1[2:0]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_8_write_reg_n_0),
        .\q1_reg[16]_0 (int_B_8_n_29),
        .\q1_reg[18]_0 (int_B_8_n_28),
        .\q1_reg[21]_0 (int_B_8_n_27),
        .\q1_reg[27]_0 (int_B_8_n_26),
        .\q1_reg[29]_0 (int_B_8_n_25),
        .\q1_reg[3]_0 (int_B_8_n_31),
        .\q1_reg[7]_0 (int_B_8_n_30),
        .\rdata[30]_i_5_0 ({int_B_9_q1[30:29],int_B_9_q1[27],int_B_9_q1[25],int_B_9_q1[21],int_B_9_q1[18],int_B_9_q1[16],int_B_9_q1[10],int_B_9_q1[7:6],int_B_9_q1[3]}),
        .\rdata[30]_i_5_1 ({int_B_10_q1[30:29],int_B_10_q1[27],int_B_10_q1[25],int_B_10_q1[21],int_B_10_q1[18],int_B_10_q1[16],int_B_10_q1[10],int_B_10_q1[7:6],int_B_10_q1[3]}),
        .\rdata_reg[10] (int_B_14_n_15),
        .\rdata_reg[10]_0 (int_B_13_n_22),
        .\rdata_reg[10]_1 (int_B_7_n_3),
        .\rdata_reg[25] (int_B_14_n_29),
        .\rdata_reg[25]_0 (int_B_13_n_30),
        .\rdata_reg[25]_1 (int_B_7_n_1),
        .\rdata_reg[30] (int_B_11_n_30),
        .\rdata_reg[30]_0 (int_B_15_n_0),
        .\rdata_reg[30]_1 (int_B_0_n_24),
        .\rdata_reg[6] (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[6]_0 (\rdata[31]_i_17_n_0 ),
        .\rdata_reg[6]_1 (int_B_11_n_21),
        .\rdata_reg[6]_2 (int_C_n_30),
        .\rdata_reg[6]_3 (int_B_4_n_10),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_8_n_33),
        .\s_axi_control_ARADDR[5] (int_B_8_n_32),
        .s_axi_control_ARADDR_2_sp_1(int_B_8_n_34),
        .s_axi_control_ARADDR_3_sp_1(int_B_8_n_35),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg_n_0_[2] ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h80A0000000200000)) 
    int_B_8_read_i_1
       (.I0(int_B_10_read_i_2_n_0),
        .I1(int_B_9_read_i_4_n_0),
        .I2(s_axi_control_ARADDR[9]),
        .I3(s_axi_control_ARADDR[10]),
        .I4(int_B_14_read_i_3_n_0),
        .I5(s_axi_control_ARADDR[6]),
        .O(int_B_8_read0));
  FDRE int_B_8_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_8_read0),
        .Q(int_B_8_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_8_write_i_1
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_8_write_i_2_n_0),
        .I5(int_B_8_write_reg_n_0),
        .O(int_B_8_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    int_B_8_write_i_2
       (.I0(s_axi_control_AWADDR[4]),
        .I1(s_axi_control_AWADDR[5]),
        .I2(s_axi_control_AWADDR[6]),
        .I3(int_B_8_write_i_3_n_0),
        .I4(int_A_0_write_i_3_n_0),
        .I5(aw_hs),
        .O(int_B_8_write_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_B_8_write_i_3
       (.I0(s_axi_control_AWADDR[8]),
        .I1(s_axi_control_AWADDR[7]),
        .O(int_B_8_write_i_3_n_0));
  FDRE int_B_8_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_8_write_i_1_n_0),
        .Q(int_B_8_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_45 int_B_9
       (.D(int_B_9_n_0),
        .Q(p_0_in__0),
        .address0({tmp_product__0_14,tmp_product__0_13,tmp_product__0_12,tmp_product__0_11}),
        .ap_clk(ap_clk),
        .int_A_14_read_reg(int_B_9_n_16),
        .int_A_14_read_reg_0(int_B_9_n_18),
        .int_A_14_read_reg_1(int_B_9_n_21),
        .int_A_14_read_reg_2(int_B_9_n_24),
        .int_A_14_read_reg_3(int_B_9_n_25),
        .int_B_10_read(int_B_10_read),
        .int_B_7_read_reg(int_B_9_n_15),
        .int_B_7_read_reg_0(int_B_9_n_22),
        .int_B_8_read(int_B_8_read),
        .int_B_9_read(int_B_9_read),
        .int_C_ce1(int_C_ce1),
        .q00_24(q00_24),
        .q1({int_B_9_q1[30:29],int_B_9_q1[27],int_B_9_q1[25],int_B_9_q1[21],int_B_9_q1[18],int_B_9_q1[16],int_B_9_q1[10],int_B_9_q1[7:6],int_B_9_q1[3]}),
        .\q1_reg[0]_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\q1_reg[0]_1 (int_B_9_write_reg_n_0),
        .\q1_reg[12]_0 (int_B_9_n_19),
        .\q1_reg[13]_0 (int_B_9_n_20),
        .\q1_reg[17]_0 (int_B_9_n_23),
        .\q1_reg[1]_0 (int_B_9_n_12),
        .\q1_reg[22]_0 (int_B_9_n_26),
        .\q1_reg[23]_0 (int_B_9_n_27),
        .\q1_reg[24]_0 (int_B_9_n_28),
        .\q1_reg[26]_0 (int_B_9_n_29),
        .\q1_reg[28]_0 (int_B_9_n_30),
        .\q1_reg[2]_0 (int_B_9_n_13),
        .\q1_reg[31]_0 (int_B_9_n_31),
        .\q1_reg[4]_0 (int_B_9_n_14),
        .\q1_reg[9]_0 (int_B_9_n_17),
        .\rdata[31]_i_11 ({int_B_10_q1[31],int_B_10_q1[28],int_B_10_q1[26],int_B_10_q1[24:22],int_B_10_q1[20:19],int_B_10_q1[17],int_B_10_q1[15:11],int_B_10_q1[9:8],int_B_10_q1[5:4],int_B_10_q1[2:0]}),
        .\rdata[31]_i_11_0 ({int_B_8_q1[31],int_B_8_q1[28],int_B_8_q1[26],int_B_8_q1[24:22],int_B_8_q1[20:19],int_B_8_q1[17],int_B_8_q1[15:11],int_B_8_q1[9:8],int_B_8_q1[5:4],int_B_8_q1[2:0]}),
        .\rdata_reg[0] (int_A_6_n_29),
        .\rdata_reg[0]_0 (\rdata[31]_i_9_n_0 ),
        .\rdata_reg[0]_1 (int_A_11_n_0),
        .\rdata_reg[0]_2 (\rdata[31]_i_6_n_0 ),
        .\rdata_reg[0]_3 (int_A_3_n_2),
        .\rdata_reg[0]_4 (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[0]_5 (\rdata[31]_i_17_n_0 ),
        .\rdata_reg[0]_6 (int_B_11_n_1),
        .\rdata_reg[0]_7 (int_C_n_0),
        .\rdata_reg[0]_8 (int_B_0_n_6),
        .\rdata_reg[11] (int_B_14_n_16),
        .\rdata_reg[11]_0 (int_B_13_n_23),
        .\rdata_reg[11]_1 (int_B_4_n_9),
        .\rdata_reg[14] (int_B_11_n_22),
        .\rdata_reg[14]_0 (int_C_n_31),
        .\rdata_reg[14]_1 (int_B_7_n_2),
        .\rdata_reg[15] (int_B_11_n_23),
        .\rdata_reg[15]_0 (int_B_14_n_19),
        .\rdata_reg[15]_1 (int_B_4_n_12),
        .\rdata_reg[15]_2 (int_A_15_n_29),
        .\rdata_reg[19] (int_B_14_n_23),
        .\rdata_reg[19]_0 (int_B_13_n_27),
        .\rdata_reg[19]_1 (int_B_0_n_19),
        .\rdata_reg[20] (int_B_14_n_24),
        .\rdata_reg[20]_0 (int_B_13_n_28),
        .\rdata_reg[20]_1 (int_B_0_n_20),
        .\rdata_reg[5] (int_B_11_n_20),
        .\rdata_reg[5]_0 (int_B_14_n_11),
        .\rdata_reg[5]_1 (int_B_0_n_7),
        .\rdata_reg[5]_2 (int_B_7_n_4),
        .\rdata_reg[8] (int_B_14_n_13),
        .\rdata_reg[8]_0 (int_B_13_n_20),
        .\rdata_reg[8]_1 (int_B_0_n_16),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[5:2]),
        .\s_axi_control_ARADDR[4] (int_B_9_n_33),
        .\s_axi_control_ARADDR[5] (int_B_9_n_32),
        .s_axi_control_ARADDR_2_sp_1(int_B_9_n_34),
        .s_axi_control_ARADDR_3_sp_1(int_B_9_n_35),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .tmp_product(\FSM_onehot_wstate_reg_n_0_[2] ),
        .tmp_product__0(\FSM_onehot_rstate_reg[1]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0000D00000000000)) 
    int_B_9_read_i_1
       (.I0(int_B_9_read_i_2_n_0),
        .I1(int_B_9_read_i_3_n_0),
        .I2(s_axi_control_ARADDR[10]),
        .I3(s_axi_control_ARADDR[9]),
        .I4(int_B_9_read_i_4_n_0),
        .I5(int_C_ce1),
        .O(int_B_9_read0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_B_9_read_i_2
       (.I0(s_axi_control_ARADDR[12]),
        .I1(s_axi_control_ARADDR[13]),
        .I2(s_axi_control_ARADDR[11]),
        .I3(s_axi_control_ARADDR[10]),
        .O(int_B_9_read_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    int_B_9_read_i_3
       (.I0(int_B_14_read_i_3_n_0),
        .I1(s_axi_control_ARADDR[8]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[9]),
        .O(int_B_9_read_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_B_9_read_i_4
       (.I0(s_axi_control_ARADDR[7]),
        .I1(s_axi_control_ARADDR[8]),
        .O(int_B_9_read_i_4_n_0));
  FDRE int_B_9_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_9_read0),
        .Q(int_B_9_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5FFFFFF0000)) 
    int_B_9_write_i_1
       (.I0(\FSM_onehot_wstate_reg_n_0_[2] ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(int_B_9_write0),
        .I5(int_B_9_write_reg_n_0),
        .O(int_B_9_write_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    int_B_9_write_i_2
       (.I0(int_B_8_write_i_3_n_0),
        .I1(aw_hs),
        .I2(s_axi_control_AWADDR[6]),
        .I3(s_axi_control_AWADDR[4]),
        .I4(s_axi_control_AWADDR[5]),
        .I5(int_A_0_write_i_3_n_0),
        .O(int_B_9_write0));
  FDRE int_B_9_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_B_9_write_i_1_n_0),
        .Q(int_B_9_write_reg_n_0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram__parameterized0 int_C
       (.address0(address0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .int_B_14_read(int_B_14_read),
        .int_B_14_read_reg(int_C_n_0),
        .int_B_14_read_reg_0(int_C_n_30),
        .int_B_14_read_reg_1(int_C_n_31),
        .int_B_15_read(int_B_15_read),
        .int_C_ce1(int_C_ce1),
        .mem_reg_0(mem_reg),
        .q1({int_C_q1[31:15],int_C_q1[13:7],int_C_q1[5:1]}),
        .\rdata[14]_i_5 (\rdata[31]_i_4_n_0 ),
        .\rdata[14]_i_5_0 ({int_B_14_q1[14],int_B_14_q1[6],int_B_14_q1[0]}),
        .\rdata[14]_i_5_1 ({int_B_15_q1[14],int_B_15_q1[6],int_B_15_q1[0]}),
        .s_axi_control_ARADDR(s_axi_control_ARADDR[9:2]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    int_C_read_i_1
       (.I0(s_axi_control_ARADDR[10]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(s_axi_control_ARADDR[13]),
        .I4(s_axi_control_ARADDR[11]),
        .I5(s_axi_control_ARADDR[12]),
        .O(int_C_read0));
  FDRE int_C_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_C_read0),
        .Q(int_C_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_idle_i_2
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter7),
        .O(ap_enable_reg_pp0_iter6_reg));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFE00FF0000)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_0),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(p_0_in[7]),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    int_ap_ready_i_2
       (.I0(\rdata[0]_i_13_n_0 ),
        .I1(int_B_11_read_i_2_n_0),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(int_ap_ready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(int_ap_start1),
        .I3(s_axi_control_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    int_ap_start_i_2
       (.I0(p_0_in__0[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(p_0_in__0[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_0_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    int_gie_i_1
       (.I0(p_0_in__0[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(s_axi_control_WDATA[0]),
        .I3(p_0_in__0[0]),
        .I4(s_axi_control_WSTRB[0]),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFBF00400000)) 
    \int_ier[0]_i_1 
       (.I0(\int_ier[1]_i_2_n_0 ),
        .I1(p_0_in__0[1]),
        .I2(s_axi_control_WSTRB[0]),
        .I3(p_0_in__0[0]),
        .I4(s_axi_control_WDATA[0]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00400000)) 
    \int_ier[1]_i_1 
       (.I0(\int_ier[1]_i_2_n_0 ),
        .I1(p_0_in__0[1]),
        .I2(s_axi_control_WSTRB[0]),
        .I3(p_0_in__0[0]),
        .I4(s_axi_control_WDATA[1]),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \int_ier[1]_i_2 
       (.I0(int_A_1_write_i_2_n_0),
        .I1(\int_ier[1]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[13] ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[12] ),
        .I5(\waddr_reg_n_0_[8] ),
        .O(\int_ier[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_ier[1]_i_3 
       (.I0(\waddr_reg_n_0_[11] ),
        .I1(p_0_in__0[3]),
        .I2(\waddr_reg_n_0_[10] ),
        .I3(p_0_in__0[2]),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\int_ier[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_loop_exit_ready_pp0_iter8_reg),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \int_isr[0]_i_2 
       (.I0(\int_ier[1]_i_2_n_0 ),
        .I1(p_0_in__0[1]),
        .I2(p_0_in__0[0]),
        .I3(s_axi_control_WSTRB[0]),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_loop_exit_ready_pp0_iter8_reg),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_0_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(int_ap_ready_i_2_n_0),
        .O(int_task_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \j3_fu_244[4]_i_1 
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \rdata[0]_i_13 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(int_B_9_read_i_2_n_0),
        .I3(s_axi_control_ARADDR[9]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[0]_i_14 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[6]),
        .O(\rdata[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_15 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_7 
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(int_task_ap_done),
        .O(\rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \rdata[31]_i_1 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(int_C_read),
        .I3(s_axi_control_RVALID_INST_0_i_3_n_0),
        .I4(\rdata[31]_i_5_n_0 ),
        .I5(\rdata[31]_i_6_n_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_12 
       (.I0(int_A_1_read),
        .I1(int_A_0_read),
        .O(\rdata[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \rdata[31]_i_17 
       (.I0(s_axi_control_RVALID_INST_0_i_2_n_0),
        .I1(\rdata[31]_i_22_n_0 ),
        .I2(int_B_7_read),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .O(\rdata[31]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[31]_i_22 
       (.I0(int_B_0_read),
        .I1(int_B_1_read),
        .I2(int_A_15_read),
        .O(\rdata[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    \rdata[31]_i_23 
       (.I0(int_B_8_read),
        .I1(int_B_9_read),
        .I2(int_B_10_read),
        .I3(int_B_11_read),
        .I4(int_B_12_read),
        .I5(int_B_13_read),
        .O(\rdata[31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdata[31]_i_3 
       (.I0(int_B_14_read),
        .I1(int_B_15_read),
        .I2(int_B_4_read),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[31]_i_4 
       (.I0(int_B_8_read),
        .I1(int_B_9_read),
        .I2(int_B_10_read),
        .I3(int_B_11_read),
        .I4(int_B_12_read),
        .I5(int_B_13_read),
        .O(\rdata[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \rdata[31]_i_5 
       (.I0(int_A_14_read),
        .I1(int_A_13_read),
        .I2(int_A_12_read),
        .I3(s_axi_control_RVALID_INST_0_i_7_n_0),
        .I4(\rdata[31]_i_9_n_0 ),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[31]_i_6 
       (.I0(int_C_ce1),
        .I1(int_A_4_read),
        .I2(int_A_5_read),
        .I3(int_A_3_read),
        .I4(int_A_2_read),
        .I5(\rdata[31]_i_12_n_0 ),
        .O(\rdata[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[31]_i_9 
       (.I0(int_A_8_read),
        .I1(int_A_6_read),
        .I2(int_A_7_read),
        .O(\rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[9]_i_14 
       (.I0(\rdata[0]_i_13_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[0]_i_14_n_0 ),
        .O(\rdata[9]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[9]_i_18 
       (.I0(int_A_9_read),
        .I1(int_A_10_read),
        .O(\rdata[9]_i_18_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_9_n_0),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_25),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_24),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_23),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_22),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_21),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_20),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_19),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_4_n_2),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_0_n_5),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_18),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_3_n_1),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_17),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_16),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_15),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_14),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_13),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_12),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_11),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_10),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_9),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_8),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_30),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_7),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_6),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_12_n_1),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_29),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_28),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_27),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_3_n_0),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_A_0_n_26),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_B_4_n_3),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_control_RVALID_INST_0
       (.I0(s_axi_control_RVALID_INST_0_i_1_n_0),
        .O(s_axi_control_RVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    s_axi_control_RVALID_INST_0_i_1
       (.I0(s_axi_control_RVALID_INST_0_i_2_n_0),
        .I1(int_B_15_read),
        .I2(int_B_14_read),
        .I3(s_axi_control_RVALID_INST_0_i_3_n_0),
        .I4(s_axi_control_RVALID_INST_0_i_4_n_0),
        .I5(s_axi_control_RVALID_INST_0_i_5_n_0),
        .O(s_axi_control_RVALID_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h01)) 
    s_axi_control_RVALID_INST_0_i_2
       (.I0(int_B_2_read),
        .I1(int_B_3_read),
        .I2(int_B_4_read),
        .O(s_axi_control_RVALID_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_axi_control_RVALID_INST_0_i_3
       (.I0(int_B_5_read),
        .I1(int_B_6_read),
        .I2(int_B_7_read),
        .I3(int_A_15_read),
        .I4(int_B_1_read),
        .I5(int_B_0_read),
        .O(s_axi_control_RVALID_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    s_axi_control_RVALID_INST_0_i_4
       (.I0(s_axi_control_RVALID_INST_0_i_6_n_0),
        .I1(int_C_read),
        .I2(\FSM_onehot_rstate_reg_n_0_[2] ),
        .I3(int_B_13_read),
        .I4(int_B_11_read),
        .I5(int_B_12_read),
        .O(s_axi_control_RVALID_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    s_axi_control_RVALID_INST_0_i_5
       (.I0(s_axi_control_RVALID_INST_0_i_7_n_0),
        .I1(int_A_12_read),
        .I2(int_A_13_read),
        .I3(int_A_14_read),
        .I4(s_axi_control_RVALID_INST_0_i_8_n_0),
        .I5(\rdata[31]_i_9_n_0 ),
        .O(s_axi_control_RVALID_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_axi_control_RVALID_INST_0_i_6
       (.I0(int_A_1_read),
        .I1(int_A_0_read),
        .I2(int_A_2_read),
        .I3(int_A_3_read),
        .I4(int_A_5_read),
        .I5(int_A_4_read),
        .O(s_axi_control_RVALID_INST_0_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    s_axi_control_RVALID_INST_0_i_7
       (.I0(int_A_10_read),
        .I1(int_A_9_read),
        .I2(int_A_11_read),
        .O(s_axi_control_RVALID_INST_0_i_7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    s_axi_control_RVALID_INST_0_i_8
       (.I0(int_B_10_read),
        .I1(int_B_9_read),
        .I2(int_B_8_read),
        .O(s_axi_control_RVALID_INST_0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    s_axi_control_WREADY_INST_0
       (.I0(\FSM_onehot_wstate_reg[2]_rep_n_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .O(s_axi_control_WREADY));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__0_i_1
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__0_i_1__0
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_4));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__0_i_1__1
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_7));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product_i_1
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_3));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product_i_1__0
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_6));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product_i_1__1
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_9));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product_i_1__2
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(int_ap_start_reg_10));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(aw_hs));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[8]),
        .Q(\waddr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[9]),
        .Q(\waddr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[12] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[10]),
        .Q(\waddr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \waddr_reg[13] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[11]),
        .Q(\waddr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(p_0_in__0[0]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(p_0_in__0[1]),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(p_0_in__0[2]),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(p_0_in__0[3]),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram
   (q1,
    \q1_reg[17]_0 ,
    \q1_reg[18]_0 ,
    D,
    \FSM_onehot_rstate_reg[1] ,
    q00,
    int_C_ce1,
    int_A_0_read,
    int_A_1_read,
    \rdata[31]_i_7_0 ,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[2]_2 ,
    \rdata_reg[2]_3 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[4]_1 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[8]_2 ,
    \rdata_reg[8]_3 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[11]_2 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[12]_2 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[13]_2 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[14]_2 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[19]_2 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[20]_1 ,
    \rdata_reg[20]_2 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[22]_2 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[23]_2 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[26]_2 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[28]_2 ,
    \rdata_reg[31] ,
    \rdata_reg[31]_0 ,
    \rdata_reg[31]_1 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[6]_2 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[10]_2 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[16]_2 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[21]_2 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[25]_2 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[29]_2 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[30]_1 ,
    \rdata_reg[30]_2 ,
    \q1_reg[0]_0 ,
    s_axi_control_ARVALID,
    \rdata_reg[2]_4 ,
    p_0_in,
    \rdata[2]_i_2_0 ,
    int_ap_ready,
    \rdata[3]_i_5_0 ,
    \rdata_reg[31]_2 ,
    int_A_2_read,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    \rdata[31]_i_7_1 ,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    address0,
    buff0_reg_3,
    s_axi_control_WSTRB);
  output [3:0]q1;
  output \q1_reg[17]_0 ;
  output \q1_reg[18]_0 ;
  output [24:0]D;
  output \FSM_onehot_rstate_reg[1] ;
  output [31:0]q00;
  input int_C_ce1;
  input int_A_0_read;
  input int_A_1_read;
  input [27:0]\rdata[31]_i_7_0 ;
  input \rdata_reg[4] ;
  input \rdata_reg[5] ;
  input \rdata_reg[6] ;
  input \rdata_reg[8] ;
  input \rdata_reg[10] ;
  input \rdata_reg[11] ;
  input \rdata_reg[12] ;
  input \rdata_reg[13] ;
  input \rdata_reg[14] ;
  input \rdata_reg[15] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input \rdata_reg[18] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input \rdata_reg[21] ;
  input \rdata_reg[22] ;
  input \rdata_reg[23] ;
  input \rdata_reg[24] ;
  input \rdata_reg[25] ;
  input \rdata_reg[26] ;
  input \rdata_reg[27] ;
  input \rdata_reg[28] ;
  input \rdata_reg[29] ;
  input \rdata_reg[30] ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[2]_2 ;
  input \rdata_reg[2]_3 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[8]_2 ;
  input \rdata_reg[8]_3 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[11]_2 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[12]_2 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[13]_2 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[14]_2 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[19]_2 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[20]_1 ;
  input \rdata_reg[20]_2 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[22]_2 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[23]_2 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[26]_2 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[28]_2 ;
  input \rdata_reg[31] ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[31]_1 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[6]_2 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[10]_2 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[16]_2 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[21]_2 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[25]_2 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[29]_2 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[30]_1 ;
  input \rdata_reg[30]_2 ;
  input \q1_reg[0]_0 ;
  input s_axi_control_ARVALID;
  input \rdata_reg[2]_4 ;
  input [0:0]p_0_in;
  input \rdata[2]_i_2_0 ;
  input int_ap_ready;
  input \rdata[3]_i_5_0 ;
  input \rdata_reg[31]_2 ;
  input int_A_2_read;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [0:0]\rdata[31]_i_7_1 ;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [3:0]address0;
  input buff0_reg_3;
  input [3:0]s_axi_control_WSTRB;

  wire [24:0]D;
  wire \FSM_onehot_rstate_reg[1] ;
  wire [3:0]address0;
  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire int_A_0_ce1;
  wire [31:2]int_A_0_q1;
  wire int_A_0_read;
  wire int_A_1_read;
  wire int_A_2_read;
  wire int_C_ce1;
  wire int_ap_ready;
  wire [0:0]p_0_in;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00;
  wire [3:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[18]_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[2]_i_2_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_6_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_13_n_0 ;
  wire [27:0]\rdata[31]_i_7_0 ;
  wire [0:0]\rdata[31]_i_7_1 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[3]_i_12_n_0 ;
  wire \rdata[3]_i_5_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[10]_2 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[11]_2 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[12]_2 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[13]_2 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[14]_2 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[16]_2 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[19]_2 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[20]_2 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[21]_2 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[22]_2 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[23]_2 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[25]_2 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[26]_2 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[28]_2 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire \rdata_reg[29]_2 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[2]_2 ;
  wire \rdata_reg[2]_3 ;
  wire \rdata_reg[2]_4 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[30]_2 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[31]_2 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[6]_2 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[8]_2 ;
  wire \rdata_reg[8]_3 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_0_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[10]),
        .Q(int_A_0_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[11]),
        .Q(int_A_0_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[12]),
        .Q(int_A_0_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[13]),
        .Q(int_A_0_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[14]),
        .Q(int_A_0_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[15]),
        .Q(int_A_0_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[16]),
        .Q(int_A_0_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[17]),
        .Q(int_A_0_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[18]),
        .Q(int_A_0_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[19]),
        .Q(int_A_0_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[20]),
        .Q(int_A_0_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[21]),
        .Q(int_A_0_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[22]),
        .Q(int_A_0_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[23]),
        .Q(int_A_0_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[24]),
        .Q(int_A_0_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[25]),
        .Q(int_A_0_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[26]),
        .Q(int_A_0_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[27]),
        .Q(int_A_0_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[28]),
        .Q(int_A_0_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[29]),
        .Q(int_A_0_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[2]),
        .Q(int_A_0_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[30]),
        .Q(int_A_0_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[31]),
        .Q(int_A_0_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[3]),
        .Q(int_A_0_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[4]),
        .Q(int_A_0_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[5]),
        .Q(int_A_0_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[6]),
        .Q(int_A_0_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[7]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[8]),
        .Q(int_A_0_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_0_ce1),
        .D(q10[9]),
        .Q(q1[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata_reg[10]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[10]_1 ),
        .I4(\rdata_reg[10]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[10]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[10]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [6]),
        .I5(\rdata_reg[10] ),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata_reg[11]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[11]_1 ),
        .I4(\rdata_reg[11]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[11]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[11]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [7]),
        .I5(\rdata_reg[11] ),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBFAAAAAAAA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata_reg[12]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[12]_1 ),
        .I4(\rdata_reg[12]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[12]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[12]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [8]),
        .I5(\rdata_reg[12] ),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata_reg[13]_0 ),
        .I2(\rdata_reg[13]_1 ),
        .I3(\rdata_reg[8]_1 ),
        .I4(\rdata_reg[13]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[13]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[13]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [9]),
        .I5(\rdata_reg[13] ),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata_reg[14]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[14]_1 ),
        .I4(\rdata_reg[14]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[14]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[14]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [10]),
        .I5(\rdata_reg[14] ),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata_reg[2]_3 ),
        .I2(\rdata_reg[15]_0 ),
        .I3(\rdata_reg[15]_1 ),
        .I4(\rdata_reg[2]_1 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[15]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[15]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [11]),
        .I5(\rdata_reg[15] ),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBFAAAAAAAA)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata_reg[16]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[16]_1 ),
        .I4(\rdata_reg[16]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[16]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[16]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [12]),
        .I5(\rdata_reg[16] ),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[17]_i_5 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[17]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [13]),
        .I5(\rdata_reg[17] ),
        .O(\q1_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[18]_i_5 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[18]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [14]),
        .I5(\rdata_reg[18] ),
        .O(\q1_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata_reg[19]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[19]_1 ),
        .I4(\rdata_reg[19]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[19]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[19]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [15]),
        .I5(\rdata_reg[19] ),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata_reg[20]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[20]_1 ),
        .I4(\rdata_reg[20]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[20]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[20]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [16]),
        .I5(\rdata_reg[20] ),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata_reg[2]_3 ),
        .I2(\rdata_reg[21]_0 ),
        .I3(\rdata_reg[21]_1 ),
        .I4(\rdata_reg[21]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[21]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[21]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [17]),
        .I5(\rdata_reg[21] ),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata_reg[22]_0 ),
        .I2(\rdata_reg[22]_1 ),
        .I3(\rdata_reg[8]_1 ),
        .I4(\rdata_reg[22]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[22]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[22]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [18]),
        .I5(\rdata_reg[22] ),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBFAAAAAAAA)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata_reg[23]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[23]_1 ),
        .I4(\rdata_reg[23]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[23]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[23]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [19]),
        .I5(\rdata_reg[23] ),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata_reg[2]_3 ),
        .I2(\rdata_reg[24]_0 ),
        .I3(\rdata_reg[24]_1 ),
        .I4(\rdata_reg[2]_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[24]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[24]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [20]),
        .I5(\rdata_reg[24] ),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata_reg[25]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[25]_1 ),
        .I4(\rdata_reg[25]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[25]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[25]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [21]),
        .I5(\rdata_reg[25] ),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata_reg[26]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[26]_1 ),
        .I4(\rdata_reg[26]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[26]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[26]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [22]),
        .I5(\rdata_reg[26] ),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata_reg[2]_3 ),
        .I2(\rdata_reg[27]_0 ),
        .I3(\rdata_reg[27]_1 ),
        .I4(\rdata_reg[2]_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[27]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[27]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [23]),
        .I5(\rdata_reg[27] ),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata_reg[28]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[28]_1 ),
        .I4(\rdata_reg[28]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[28]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[28]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [24]),
        .I5(\rdata_reg[28] ),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBFBAAAAAAAA)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata_reg[29]_0 ),
        .I2(\rdata_reg[29]_1 ),
        .I3(\rdata_reg[8]_1 ),
        .I4(\rdata_reg[29]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[29]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[29]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [25]),
        .I5(\rdata_reg[29] ),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFAAFFAACFAACFAA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(\rdata_reg[2]_0 ),
        .I3(\rdata_reg[2]_1 ),
        .I4(\rdata_reg[2]_2 ),
        .I5(\rdata_reg[2]_3 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \rdata[2]_i_2 
       (.I0(\q1_reg[0]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\rdata[2]_i_6_n_0 ),
        .I3(\rdata_reg[2]_4 ),
        .I4(p_0_in),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFB888)) 
    \rdata[2]_i_6 
       (.I0(int_A_0_q1[2]),
        .I1(int_A_0_read),
        .I2(\rdata[31]_i_7_0 [0]),
        .I3(int_A_1_read),
        .I4(\rdata[2]_i_2_0 ),
        .O(\rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata_reg[30]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[30]_1 ),
        .I4(\rdata_reg[30]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[30]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[30]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [26]),
        .I5(\rdata_reg[30] ),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444477777774777)) 
    \rdata[31]_i_13 
       (.I0(int_A_0_q1[31]),
        .I1(int_A_0_read),
        .I2(int_A_2_read),
        .I3(\rdata[31]_i_7_1 ),
        .I4(int_A_1_read),
        .I5(\rdata[31]_i_7_0 [27]),
        .O(\rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[31]_0 ),
        .I4(\rdata_reg[31]_1 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \rdata[31]_i_7 
       (.I0(\rdata[31]_i_13_n_0 ),
        .I1(\rdata_reg[31]_2 ),
        .I2(int_A_1_read),
        .I3(int_A_0_read),
        .I4(int_A_2_read),
        .I5(int_C_ce1),
        .O(\rdata[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFB888)) 
    \rdata[3]_i_12 
       (.I0(int_A_0_q1[3]),
        .I1(int_A_0_read),
        .I2(\rdata[31]_i_7_0 [1]),
        .I3(int_A_1_read),
        .I4(\rdata[3]_i_5_0 ),
        .O(\rdata[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \rdata[3]_i_5 
       (.I0(\q1_reg[0]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(\rdata[3]_i_12_n_0 ),
        .I3(\rdata_reg[2]_4 ),
        .I4(int_ap_ready),
        .O(\FSM_onehot_rstate_reg[1] ));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata_reg[2]_3 ),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[4]_1 ),
        .I4(\rdata_reg[2]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[4]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[4]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [2]),
        .I5(\rdata_reg[4] ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata_reg[2]_3 ),
        .I2(\rdata_reg[5]_0 ),
        .I3(\rdata_reg[5]_1 ),
        .I4(\rdata_reg[2]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[5]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[5]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [3]),
        .I5(\rdata_reg[5] ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata_reg[6]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[6]_1 ),
        .I4(\rdata_reg[6]_2 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[6]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[6]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [4]),
        .I5(\rdata_reg[6] ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFBAAAAAAAA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata_reg[8]_0 ),
        .I2(\rdata_reg[8]_1 ),
        .I3(\rdata_reg[8]_2 ),
        .I4(\rdata_reg[8]_3 ),
        .I5(\rdata_reg[2]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h4540404055555555)) 
    \rdata[8]_i_2 
       (.I0(int_C_ce1),
        .I1(int_A_0_q1[8]),
        .I2(int_A_0_read),
        .I3(int_A_1_read),
        .I4(\rdata[31]_i_7_0 [5]),
        .I5(\rdata_reg[8] ),
        .O(\rdata[8]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_15
   (s_axi_control_ARVALID_0,
    q1,
    q00_0,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    interrupt,
    \rdata[9]_i_5_0 ,
    int_A_0_read,
    \rdata[9]_i_5_1 ,
    int_A_2_read,
    int_A_1_read,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    address0,
    int_C_ce1,
    buff0_reg_3,
    s_axi_control_WSTRB);
  output s_axi_control_ARVALID_0;
  output [30:0]q1;
  output [31:0]q00_0;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input interrupt;
  input [0:0]\rdata[9]_i_5_0 ;
  input int_A_0_read;
  input [0:0]\rdata[9]_i_5_1 ;
  input int_A_2_read;
  input int_A_1_read;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [3:0]address0;
  input int_C_ce1;
  input buff0_reg_3;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]address0;
  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire int_A_0_read;
  wire int_A_1_ce1;
  wire [9:9]int_A_1_q1;
  wire int_A_1_read;
  wire int_A_2_read;
  wire int_C_ce1;
  wire interrupt;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_0;
  wire [30:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \rdata[9]_i_12_n_0 ;
  wire [0:0]\rdata[9]_i_5_0 ;
  wire [0:0]\rdata[9]_i_5_1 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire s_axi_control_ARVALID;
  wire s_axi_control_ARVALID_0;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_0[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__0
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_0[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_0[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_0[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_0[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_0[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_0[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_0[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__0
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_0[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_0[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_0[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_0[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_0[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_0[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_0[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_0[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_0[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__0
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__0
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_0[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__0
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_0[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__0
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_0[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__0
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_0[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__0
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_0[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__0
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_0[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_0[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__0
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_0[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__0
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_0[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_0[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_0[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_0[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_0[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_0[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__0
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_0[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__0 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_1_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[10]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[11]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[12]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[13]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[14]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[15]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[16]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[17]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[18]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[19]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[20]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[21]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[22]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[23]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[24]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[25]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[26]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[27]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[28]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[29]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[30]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[31]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_1_ce1),
        .D(q10[9]),
        .Q(int_A_1_q1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h05F505F503F300F0)) 
    \rdata[9]_i_12 
       (.I0(int_A_1_q1),
        .I1(\rdata[9]_i_5_0 ),
        .I2(int_A_0_read),
        .I3(\rdata[9]_i_5_1 ),
        .I4(int_A_2_read),
        .I5(int_A_1_read),
        .O(\rdata[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0700FFFF07000700)) 
    \rdata[9]_i_5 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\rdata[9]_i_12_n_0 ),
        .I3(\rdata_reg[9] ),
        .I4(\rdata_reg[9]_0 ),
        .I5(interrupt),
        .O(s_axi_control_ARVALID_0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_16
   (q00_9,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB,
    tmp_product);
  output [31:0]q00_9;
  output [31:0]q1;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;
  input tmp_product;

  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire [1:0]i_fu_789_p3;
  wire int_A_10_ce1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_9;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_9[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__9
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_9[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_9[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_9[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_9[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_9[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_9[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_9[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__9
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_9[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_9[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_9[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_9[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_9[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_9[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_9[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_9[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_9[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__9
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__9
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_9[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__9
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_9[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__9
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_9[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__9
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_9[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__9
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_9[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__9
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_9[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_9[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__9
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_9[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__9
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_9[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_9[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_9[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_9[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_9[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_9[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__9
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_9[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__9 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_10_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_10_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_17
   (int_A_10_read_reg,
    q1,
    int_A_10_read_reg_0,
    int_A_10_read_reg_1,
    int_A_10_read_reg_2,
    int_A_11_read_reg,
    int_A_10_read_reg_3,
    int_A_10_read_reg_4,
    q00_10,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[31]_i_8_0 ,
    int_A_10_read,
    int_A_9_read,
    \rdata_reg[31]_i_8_1 ,
    \rdata_reg[12] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    int_A_11_read,
    \rdata_reg[23] ,
    \rdata_reg[31] ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB,
    tmp_product);
  output int_A_10_read_reg;
  output [24:0]q1;
  output int_A_10_read_reg_0;
  output int_A_10_read_reg_1;
  output int_A_10_read_reg_2;
  output int_A_11_read_reg;
  output int_A_10_read_reg_3;
  output int_A_10_read_reg_4;
  output [31:0]q00_10;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input [6:0]\rdata_reg[31]_i_8_0 ;
  input int_A_10_read;
  input int_A_9_read;
  input [6:0]\rdata_reg[31]_i_8_1 ;
  input \rdata_reg[12] ;
  input \rdata_reg[16] ;
  input \rdata_reg[17] ;
  input int_A_11_read;
  input \rdata_reg[23] ;
  input \rdata_reg[31] ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;
  input tmp_product;

  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire [1:0]i_fu_789_p3;
  wire int_A_10_read;
  wire int_A_10_read_reg;
  wire int_A_10_read_reg_0;
  wire int_A_10_read_reg_1;
  wire int_A_10_read_reg_2;
  wire int_A_10_read_reg_3;
  wire int_A_10_read_reg_4;
  wire int_A_11_ce1;
  wire [31:0]int_A_11_q1;
  wire int_A_11_read;
  wire int_A_11_read_reg;
  wire int_A_9_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_10;
  wire [24:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \rdata[0]_i_10_n_0 ;
  wire \rdata[12]_i_11_n_0 ;
  wire \rdata[16]_i_11_n_0 ;
  wire \rdata[17]_i_10_n_0 ;
  wire \rdata[23]_i_11_n_0 ;
  wire \rdata[31]_i_15_n_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[31] ;
  wire [6:0]\rdata_reg[31]_i_8_0 ;
  wire [6:0]\rdata_reg[31]_i_8_1 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_10[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__10
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_10[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_10[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_10[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_10[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_10[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_10[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_10[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__10
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_10[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_10[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_10[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_10[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_10[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_10[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_10[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_10[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_10[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__10
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__10
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_10[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__10
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_10[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__10
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_10[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__10
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_10[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__10
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_10[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__10
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_10[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_10[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__10
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_10[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__10
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_10[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_10[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_10[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_10[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_10[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_10[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__10
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_10[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__10 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_11_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[0]),
        .Q(int_A_11_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[10]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[11]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[12]),
        .Q(int_A_11_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[13]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[14]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[15]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[16]),
        .Q(int_A_11_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[17]),
        .Q(int_A_11_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[18]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[19]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[1]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[20]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[21]),
        .Q(int_A_11_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[22]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[23]),
        .Q(int_A_11_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[24]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[25]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[26]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[27]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[28]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[29]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[2]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[30]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[31]),
        .Q(int_A_11_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[3]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[4]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[5]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[6]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[7]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[8]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_11_ce1),
        .D(q10[9]),
        .Q(q1[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[0]_i_10 
       (.I0(int_A_11_q1[0]),
        .I1(\rdata_reg[31]_i_8_0 [0]),
        .I2(int_A_10_read),
        .I3(int_A_9_read),
        .I4(\rdata_reg[31]_i_8_1 [0]),
        .O(\rdata[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[12]_i_11 
       (.I0(int_A_11_q1[12]),
        .I1(\rdata_reg[31]_i_8_0 [1]),
        .I2(int_A_10_read),
        .I3(int_A_9_read),
        .I4(\rdata_reg[31]_i_8_1 [1]),
        .O(\rdata[12]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[16]_i_11 
       (.I0(int_A_11_q1[16]),
        .I1(\rdata_reg[31]_i_8_0 [2]),
        .I2(int_A_10_read),
        .I3(int_A_9_read),
        .I4(\rdata_reg[31]_i_8_1 [2]),
        .O(\rdata[16]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[17]_i_10 
       (.I0(int_A_11_q1[17]),
        .I1(\rdata_reg[31]_i_8_0 [3]),
        .I2(int_A_10_read),
        .I3(int_A_9_read),
        .I4(\rdata_reg[31]_i_8_1 [3]),
        .O(\rdata[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[21]_i_13 
       (.I0(int_A_11_read),
        .I1(int_A_11_q1[21]),
        .I2(\rdata_reg[31]_i_8_0 [4]),
        .I3(int_A_10_read),
        .I4(int_A_9_read),
        .I5(\rdata_reg[31]_i_8_1 [4]),
        .O(int_A_11_read_reg));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[23]_i_11 
       (.I0(int_A_11_q1[23]),
        .I1(\rdata_reg[31]_i_8_0 [5]),
        .I2(int_A_10_read),
        .I3(int_A_9_read),
        .I4(\rdata_reg[31]_i_8_1 [5]),
        .O(\rdata[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[31]_i_15 
       (.I0(int_A_11_q1[31]),
        .I1(\rdata_reg[31]_i_8_0 [6]),
        .I2(int_A_10_read),
        .I3(int_A_9_read),
        .I4(\rdata_reg[31]_i_8_1 [6]),
        .O(\rdata[31]_i_15_n_0 ));
  MUXF7 \rdata_reg[0]_i_4 
       (.I0(\rdata[0]_i_10_n_0 ),
        .I1(\rdata_reg[0]_0 ),
        .O(int_A_10_read_reg),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[12]_i_4 
       (.I0(\rdata[12]_i_11_n_0 ),
        .I1(\rdata_reg[12] ),
        .O(int_A_10_read_reg_0),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[16]_i_4 
       (.I0(\rdata[16]_i_11_n_0 ),
        .I1(\rdata_reg[16] ),
        .O(int_A_10_read_reg_1),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[17]_i_3 
       (.I0(\rdata[17]_i_10_n_0 ),
        .I1(\rdata_reg[17] ),
        .O(int_A_10_read_reg_2),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[23]_i_4 
       (.I0(\rdata[23]_i_11_n_0 ),
        .I1(\rdata_reg[23] ),
        .O(int_A_10_read_reg_3),
        .S(\rdata_reg[0] ));
  MUXF7 \rdata_reg[31]_i_8 
       (.I0(\rdata[31]_i_15_n_0 ),
        .I1(\rdata_reg[31] ),
        .O(int_A_10_read_reg_4),
        .S(\rdata_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_18
   (int_A_11_read_reg,
    D,
    \q1_reg[1]_0 ,
    \q1_reg[2]_0 ,
    \q1_reg[7]_0 ,
    \q1_reg[9]_0 ,
    int_A_10_read_reg,
    int_A_10_read_reg_0,
    int_A_10_read_reg_1,
    int_A_10_read_reg_2,
    int_A_10_read_reg_3,
    int_A_12_read_reg,
    int_A_12_read_reg_0,
    int_A_12_read_reg_1,
    int_A_12_read_reg_2,
    int_A_12_read_reg_3,
    int_A_12_read_reg_4,
    int_A_12_read_reg_5,
    int_A_12_read_reg_6,
    int_A_12_read_reg_7,
    int_A_12_read_reg_8,
    int_A_12_read_reg_9,
    \q1_reg[31]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[12]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[6]_0 ,
    \q1_reg[0]_0 ,
    q00_11,
    \rdata_reg[21] ,
    int_A_11_read,
    int_A_9_read,
    int_A_10_read,
    \rdata_reg[21]_0 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[3]_2 ,
    \rdata_reg[3]_3 ,
    q1,
    \rdata_reg[9] ,
    int_A_12_read,
    \rdata[1]_i_3_0 ,
    \rdata[9]_i_4_0 ,
    \rdata[9]_i_4_1 ,
    \rdata[2]_i_3_0 ,
    \rdata[3]_i_2_0 ,
    \rdata[7]_i_3_0 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata[9]_i_4_2 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    s_axi_control_WVALID,
    \rdata_reg[31]_i_8 ,
    int_A_13_read,
    \rdata_reg[31]_i_8_0 ,
    int_A_14_read,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB,
    tmp_product);
  output int_A_11_read_reg;
  output [0:0]D;
  output \q1_reg[1]_0 ;
  output \q1_reg[2]_0 ;
  output \q1_reg[7]_0 ;
  output \q1_reg[9]_0 ;
  output int_A_10_read_reg;
  output int_A_10_read_reg_0;
  output int_A_10_read_reg_1;
  output int_A_10_read_reg_2;
  output int_A_10_read_reg_3;
  output int_A_12_read_reg;
  output int_A_12_read_reg_0;
  output int_A_12_read_reg_1;
  output int_A_12_read_reg_2;
  output int_A_12_read_reg_3;
  output int_A_12_read_reg_4;
  output int_A_12_read_reg_5;
  output int_A_12_read_reg_6;
  output int_A_12_read_reg_7;
  output int_A_12_read_reg_8;
  output int_A_12_read_reg_9;
  output \q1_reg[31]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[12]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[6]_0 ;
  output \q1_reg[0]_0 ;
  output [31:0]q00_11;
  input \rdata_reg[21] ;
  input int_A_11_read;
  input int_A_9_read;
  input int_A_10_read;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[3]_2 ;
  input \rdata_reg[3]_3 ;
  input [4:0]q1;
  input [4:0]\rdata_reg[9] ;
  input int_A_12_read;
  input \rdata[1]_i_3_0 ;
  input [4:0]\rdata[9]_i_4_0 ;
  input \rdata[9]_i_4_1 ;
  input \rdata[2]_i_3_0 ;
  input \rdata[3]_i_2_0 ;
  input \rdata[7]_i_3_0 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata[9]_i_4_2 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input s_axi_control_WVALID;
  input [10:0]\rdata_reg[31]_i_8 ;
  input int_A_13_read;
  input [10:0]\rdata_reg[31]_i_8_0 ;
  input int_A_14_read;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;
  input tmp_product;

  wire [0:0]D;
  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire [1:0]i_fu_789_p3;
  wire int_A_10_read;
  wire int_A_10_read_reg;
  wire int_A_10_read_reg_0;
  wire int_A_10_read_reg_1;
  wire int_A_10_read_reg_2;
  wire int_A_10_read_reg_3;
  wire int_A_11_read;
  wire int_A_11_read_reg;
  wire int_A_12_ce1;
  wire [31:0]int_A_12_q1;
  wire int_A_12_read;
  wire int_A_12_read_reg;
  wire int_A_12_read_reg_0;
  wire int_A_12_read_reg_1;
  wire int_A_12_read_reg_2;
  wire int_A_12_read_reg_3;
  wire int_A_12_read_reg_4;
  wire int_A_12_read_reg_5;
  wire int_A_12_read_reg_6;
  wire int_A_12_read_reg_7;
  wire int_A_12_read_reg_8;
  wire int_A_12_read_reg_9;
  wire int_A_13_read;
  wire int_A_14_read;
  wire int_A_9_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_11;
  wire [4:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[1]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[9]_0 ;
  wire \rdata[1]_i_3_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[21]_i_12_n_0 ;
  wire \rdata[2]_i_3_0 ;
  wire \rdata[2]_i_7_n_0 ;
  wire \rdata[3]_i_2_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_6_n_0 ;
  wire \rdata[7]_i_3_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata[9]_i_11_n_0 ;
  wire [4:0]\rdata[9]_i_4_0 ;
  wire \rdata[9]_i_4_1 ;
  wire \rdata[9]_i_4_2 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire [10:0]\rdata_reg[31]_i_8 ;
  wire [10:0]\rdata_reg[31]_i_8_0 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[3]_2 ;
  wire \rdata_reg[3]_3 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire [4:0]\rdata_reg[9] ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_11[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__11
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_11[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_11[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_11[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_11[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_11[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_11[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_11[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__11
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_11[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_11[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_11[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_11[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_11[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_11[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_11[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_11[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_11[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__11
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__11
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_11[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__11
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_11[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__11
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_11[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__11
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_11[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__11
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_11[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__11
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_11[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_11[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__11
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_11[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__11
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_11[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_11[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_11[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_11[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_11[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_11[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__11
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_11[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__11 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_1 ),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_12_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[0]),
        .Q(int_A_12_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[10]),
        .Q(int_A_12_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[11]),
        .Q(int_A_12_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[12]),
        .Q(int_A_12_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[13]),
        .Q(int_A_12_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[14]),
        .Q(int_A_12_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[15]),
        .Q(int_A_12_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[16]),
        .Q(int_A_12_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[17]),
        .Q(int_A_12_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[18]),
        .Q(int_A_12_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[19]),
        .Q(int_A_12_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[1]),
        .Q(int_A_12_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[20]),
        .Q(int_A_12_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[21]),
        .Q(int_A_12_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[22]),
        .Q(int_A_12_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[23]),
        .Q(int_A_12_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[24]),
        .Q(int_A_12_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[25]),
        .Q(int_A_12_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[26]),
        .Q(int_A_12_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[27]),
        .Q(int_A_12_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[28]),
        .Q(int_A_12_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[29]),
        .Q(int_A_12_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[2]),
        .Q(int_A_12_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[30]),
        .Q(int_A_12_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[31]),
        .Q(int_A_12_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[3]),
        .Q(int_A_12_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[4]),
        .Q(int_A_12_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[5]),
        .Q(int_A_12_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[6]),
        .Q(int_A_12_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[7]),
        .Q(int_A_12_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[8]),
        .Q(int_A_12_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_12_ce1),
        .D(q10[9]),
        .Q(int_A_12_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[0]_i_11 
       (.I0(int_A_12_q1[0]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [0]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [0]),
        .I5(int_A_14_read),
        .O(\q1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[10]_i_8 
       (.I0(int_A_12_q1[10]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [2]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [2]),
        .I5(int_A_14_read),
        .O(\q1_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h0000FF5D)) 
    \rdata[11]_i_3 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[11]),
        .I3(\rdata_reg[11] ),
        .I4(\rdata_reg[11]_0 ),
        .O(int_A_12_read_reg_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[12]_i_12 
       (.I0(int_A_12_q1[12]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [3]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [3]),
        .I5(int_A_14_read),
        .O(\q1_reg[12]_0 ));
  LUT5 #(
    .INIT(32'h00A2FFFF)) 
    \rdata[13]_i_4 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[13]),
        .I3(\rdata_reg[13] ),
        .I4(\rdata_reg[13]_0 ),
        .O(int_A_12_read_reg_1));
  LUT5 #(
    .INIT(32'h0000FF5D)) 
    \rdata[14]_i_3 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[14]),
        .I3(\rdata_reg[14] ),
        .I4(\rdata_reg[14]_0 ),
        .O(int_A_12_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \rdata[15]_i_17 
       (.I0(int_A_10_read),
        .I1(int_A_9_read),
        .I2(int_A_11_read),
        .I3(\rdata_reg[21] ),
        .I4(int_A_12_q1[15]),
        .I5(int_A_12_read),
        .O(int_A_10_read_reg_1));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[16]_i_12 
       (.I0(int_A_12_q1[16]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [4]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [4]),
        .I5(int_A_14_read),
        .O(\q1_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[17]_i_11 
       (.I0(int_A_12_q1[17]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [5]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [5]),
        .I5(int_A_14_read),
        .O(\q1_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hFFFFA200)) 
    \rdata[18]_i_3 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[18]),
        .I3(\rdata_reg[18] ),
        .I4(\rdata_reg[18]_0 ),
        .O(int_A_12_read_reg_3));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[19]_i_8 
       (.I0(int_A_12_q1[19]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [6]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [6]),
        .I5(int_A_14_read),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h000000008A808A8A)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_8_n_0 ),
        .I1(q1[0]),
        .I2(int_A_9_read),
        .I3(\rdata_reg[9] [0]),
        .I4(int_A_10_read),
        .I5(\rdata_reg[21] ),
        .O(\q1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFB000B0FFFFFFFF)) 
    \rdata[1]_i_8 
       (.I0(int_A_12_q1[1]),
        .I1(int_A_12_read),
        .I2(\rdata[1]_i_3_0 ),
        .I3(int_A_11_read),
        .I4(\rdata[9]_i_4_0 [0]),
        .I5(\rdata[9]_i_4_1 ),
        .O(\rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[20]_i_8 
       (.I0(int_A_12_q1[20]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [7]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [7]),
        .I5(int_A_14_read),
        .O(\q1_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[21]_i_12 
       (.I0(int_A_12_q1[21]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [8]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [8]),
        .I5(int_A_14_read),
        .O(\rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000155555555)) 
    \rdata[21]_i_4 
       (.I0(\rdata_reg[21] ),
        .I1(int_A_11_read),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[21]_i_12_n_0 ),
        .I5(\rdata_reg[21]_0 ),
        .O(int_A_11_read_reg));
  LUT5 #(
    .INIT(32'hFFFFA200)) 
    \rdata[22]_i_4 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[22]),
        .I3(\rdata_reg[22] ),
        .I4(\rdata_reg[22]_0 ),
        .O(int_A_12_read_reg_4));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[23]_i_12 
       (.I0(int_A_12_q1[23]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [9]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [9]),
        .I5(int_A_14_read),
        .O(\q1_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \rdata[24]_i_17 
       (.I0(int_A_10_read),
        .I1(int_A_9_read),
        .I2(int_A_11_read),
        .I3(\rdata_reg[21] ),
        .I4(int_A_12_q1[24]),
        .I5(int_A_12_read),
        .O(int_A_10_read_reg_2));
  LUT5 #(
    .INIT(32'h0000FF5D)) 
    \rdata[25]_i_3 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[25]),
        .I3(\rdata_reg[25] ),
        .I4(\rdata_reg[25]_0 ),
        .O(int_A_12_read_reg_5));
  LUT5 #(
    .INIT(32'h0000FF5D)) 
    \rdata[26]_i_3 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[26]),
        .I3(\rdata_reg[26] ),
        .I4(\rdata_reg[26]_0 ),
        .O(int_A_12_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \rdata[27]_i_17 
       (.I0(int_A_10_read),
        .I1(int_A_9_read),
        .I2(int_A_11_read),
        .I3(\rdata_reg[21] ),
        .I4(int_A_12_q1[27]),
        .I5(int_A_12_read),
        .O(int_A_10_read_reg_3));
  LUT5 #(
    .INIT(32'h0000FF5D)) 
    \rdata[28]_i_3 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[28]),
        .I3(\rdata_reg[28] ),
        .I4(\rdata_reg[28]_0 ),
        .O(int_A_12_read_reg_7));
  LUT5 #(
    .INIT(32'h00A2FFFF)) 
    \rdata[29]_i_4 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[29]),
        .I3(\rdata_reg[29] ),
        .I4(\rdata_reg[29]_0 ),
        .O(int_A_12_read_reg_8));
  LUT6 #(
    .INIT(64'h000000008A808A8A)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_7_n_0 ),
        .I1(q1[1]),
        .I2(int_A_9_read),
        .I3(\rdata_reg[9] [1]),
        .I4(int_A_10_read),
        .I5(\rdata_reg[21] ),
        .O(\q1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFB000B0FFFFFFFF)) 
    \rdata[2]_i_7 
       (.I0(int_A_12_q1[2]),
        .I1(int_A_12_read),
        .I2(\rdata[2]_i_3_0 ),
        .I3(int_A_11_read),
        .I4(\rdata[9]_i_4_0 [1]),
        .I5(\rdata[9]_i_4_1 ),
        .O(\rdata[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF5D)) 
    \rdata[30]_i_3 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[30]),
        .I3(\rdata_reg[30] ),
        .I4(\rdata_reg[30]_0 ),
        .O(int_A_12_read_reg_9));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[31]_i_16 
       (.I0(int_A_12_q1[31]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [10]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [10]),
        .I5(int_A_14_read),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hBBFBBBFBFFFF0000)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata_reg[3] ),
        .I2(\rdata_reg[3]_0 ),
        .I3(\rdata_reg[3]_1 ),
        .I4(\rdata_reg[3]_2 ),
        .I5(\rdata_reg[3]_3 ),
        .O(D));
  LUT6 #(
    .INIT(64'h000000008A808A8A)) 
    \rdata[3]_i_2 
       (.I0(\rdata[3]_i_6_n_0 ),
        .I1(q1[2]),
        .I2(int_A_9_read),
        .I3(\rdata_reg[9] [2]),
        .I4(int_A_10_read),
        .I5(\rdata_reg[21] ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFB000B0FFFFFFFF)) 
    \rdata[3]_i_6 
       (.I0(int_A_12_q1[3]),
        .I1(int_A_12_read),
        .I2(\rdata[3]_i_2_0 ),
        .I3(int_A_11_read),
        .I4(\rdata[9]_i_4_0 [2]),
        .I5(\rdata[9]_i_4_1 ),
        .O(\rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \rdata[4]_i_17 
       (.I0(int_A_10_read),
        .I1(int_A_9_read),
        .I2(int_A_11_read),
        .I3(\rdata_reg[21] ),
        .I4(int_A_12_q1[4]),
        .I5(int_A_12_read),
        .O(int_A_10_read_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \rdata[5]_i_17 
       (.I0(int_A_10_read),
        .I1(int_A_9_read),
        .I2(int_A_11_read),
        .I3(\rdata_reg[21] ),
        .I4(int_A_12_q1[5]),
        .I5(int_A_12_read),
        .O(int_A_10_read_reg_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    \rdata[6]_i_8 
       (.I0(int_A_12_q1[6]),
        .I1(int_A_12_read),
        .I2(\rdata_reg[31]_i_8 [1]),
        .I3(int_A_13_read),
        .I4(\rdata_reg[31]_i_8_0 [1]),
        .I5(int_A_14_read),
        .O(\q1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000045404545)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_7_n_0 ),
        .I1(q1[3]),
        .I2(int_A_9_read),
        .I3(\rdata_reg[9] [3]),
        .I4(int_A_10_read),
        .I5(\rdata_reg[21] ),
        .O(\q1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00F4FFF400000000)) 
    \rdata[7]_i_7 
       (.I0(int_A_12_q1[7]),
        .I1(int_A_12_read),
        .I2(\rdata[7]_i_3_0 ),
        .I3(int_A_11_read),
        .I4(\rdata[9]_i_4_0 [3]),
        .I5(\rdata[9]_i_4_1 ),
        .O(\rdata[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF5D)) 
    \rdata[8]_i_3 
       (.I0(\rdata_reg[8] ),
        .I1(int_A_12_read),
        .I2(int_A_12_q1[8]),
        .I3(\rdata_reg[8]_0 ),
        .I4(\rdata_reg[8]_1 ),
        .O(int_A_12_read_reg));
  LUT6 #(
    .INIT(64'hFFB000B0FFFFFFFF)) 
    \rdata[9]_i_11 
       (.I0(int_A_12_q1[9]),
        .I1(int_A_12_read),
        .I2(\rdata[9]_i_4_2 ),
        .I3(int_A_11_read),
        .I4(\rdata[9]_i_4_0 [4]),
        .I5(\rdata[9]_i_4_1 ),
        .O(\rdata[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000008A808A8A)) 
    \rdata[9]_i_4 
       (.I0(\rdata[9]_i_11_n_0 ),
        .I1(q1[4]),
        .I2(int_A_9_read),
        .I3(\rdata_reg[9] [4]),
        .I4(int_A_10_read),
        .I5(\rdata_reg[21] ),
        .O(\q1_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_19
   (int_A_7_read_reg,
    int_A_7_read_reg_0,
    int_A_7_read_reg_1,
    int_A_7_read_reg_2,
    int_A_7_read_reg_3,
    q1,
    q00_12,
    int_A_7_read,
    int_A_6_read,
    int_A_8_read,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    int_A_13_read,
    int_A_14_read,
    \rdata[27]_i_4_0 ,
    int_A_12_read,
    \rdata[4]_i_4_0 ,
    \rdata[5]_i_4_0 ,
    \rdata[15]_i_4_0 ,
    \rdata[24]_i_4_0 ,
    \rdata[27]_i_4_1 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB,
    tmp_product);
  output int_A_7_read_reg;
  output int_A_7_read_reg_0;
  output int_A_7_read_reg_1;
  output int_A_7_read_reg_2;
  output int_A_7_read_reg_3;
  output [26:0]q1;
  output [31:0]q00_12;
  input int_A_7_read;
  input int_A_6_read;
  input int_A_8_read;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input int_A_13_read;
  input int_A_14_read;
  input [4:0]\rdata[27]_i_4_0 ;
  input int_A_12_read;
  input \rdata[4]_i_4_0 ;
  input \rdata[5]_i_4_0 ;
  input \rdata[15]_i_4_0 ;
  input \rdata[24]_i_4_0 ;
  input \rdata[27]_i_4_1 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;
  input tmp_product;

  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire [1:0]i_fu_789_p3;
  wire int_A_12_read;
  wire int_A_13_ce1;
  wire [27:4]int_A_13_q1;
  wire int_A_13_read;
  wire int_A_14_read;
  wire int_A_6_read;
  wire int_A_7_read;
  wire int_A_7_read_reg;
  wire int_A_7_read_reg_0;
  wire int_A_7_read_reg_1;
  wire int_A_7_read_reg_2;
  wire int_A_7_read_reg_3;
  wire int_A_8_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_12;
  wire [26:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \rdata[15]_i_11_n_0 ;
  wire \rdata[15]_i_4_0 ;
  wire \rdata[24]_i_11_n_0 ;
  wire \rdata[24]_i_4_0 ;
  wire \rdata[27]_i_11_n_0 ;
  wire [4:0]\rdata[27]_i_4_0 ;
  wire \rdata[27]_i_4_1 ;
  wire \rdata[4]_i_11_n_0 ;
  wire \rdata[4]_i_4_0 ;
  wire \rdata[5]_i_11_n_0 ;
  wire \rdata[5]_i_4_0 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_12[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__12
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_12[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_12[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_12[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_12[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_12[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_12[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_12[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__12
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_12[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_12[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_12[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_12[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_12[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_12[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_12[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_12[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_12[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__12
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__12
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_12[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__12
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_12[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__12
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_12[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__12
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_12[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__12
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_12[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__12
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_12[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_12[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__12
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_12[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__12
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_12[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_12[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_12[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_12[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_12[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_12[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__12
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_12[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__12 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_13_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[10]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[11]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[12]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[13]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[14]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[15]),
        .Q(int_A_13_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[16]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[17]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[18]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[19]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[20]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[21]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[22]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[23]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[24]),
        .Q(int_A_13_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[25]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[26]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[27]),
        .Q(int_A_13_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[28]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[29]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[30]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[31]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[4]),
        .Q(int_A_13_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[5]),
        .Q(int_A_13_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[6]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[7]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[8]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_13_ce1),
        .D(q10[9]),
        .Q(q1[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \rdata[15]_i_11 
       (.I0(int_A_13_q1[15]),
        .I1(int_A_13_read),
        .I2(int_A_14_read),
        .I3(\rdata[27]_i_4_0 [2]),
        .I4(int_A_12_read),
        .I5(\rdata[15]_i_4_0 ),
        .O(\rdata[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \rdata[15]_i_4 
       (.I0(\rdata[15]_i_11_n_0 ),
        .I1(int_A_7_read),
        .I2(int_A_6_read),
        .I3(int_A_8_read),
        .I4(\rdata_reg[15] ),
        .I5(\rdata_reg[15]_0 ),
        .O(int_A_7_read_reg_1));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \rdata[24]_i_11 
       (.I0(int_A_13_q1[24]),
        .I1(int_A_13_read),
        .I2(int_A_14_read),
        .I3(\rdata[27]_i_4_0 [3]),
        .I4(int_A_12_read),
        .I5(\rdata[24]_i_4_0 ),
        .O(\rdata[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \rdata[24]_i_4 
       (.I0(\rdata[24]_i_11_n_0 ),
        .I1(int_A_7_read),
        .I2(int_A_6_read),
        .I3(int_A_8_read),
        .I4(\rdata_reg[24] ),
        .I5(\rdata_reg[24]_0 ),
        .O(int_A_7_read_reg_2));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \rdata[27]_i_11 
       (.I0(int_A_13_q1[27]),
        .I1(int_A_13_read),
        .I2(int_A_14_read),
        .I3(\rdata[27]_i_4_0 [4]),
        .I4(int_A_12_read),
        .I5(\rdata[27]_i_4_1 ),
        .O(\rdata[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \rdata[27]_i_4 
       (.I0(\rdata[27]_i_11_n_0 ),
        .I1(int_A_7_read),
        .I2(int_A_6_read),
        .I3(int_A_8_read),
        .I4(\rdata_reg[27] ),
        .I5(\rdata_reg[27]_0 ),
        .O(int_A_7_read_reg_3));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \rdata[4]_i_11 
       (.I0(int_A_13_q1[4]),
        .I1(int_A_13_read),
        .I2(int_A_14_read),
        .I3(\rdata[27]_i_4_0 [0]),
        .I4(int_A_12_read),
        .I5(\rdata[4]_i_4_0 ),
        .O(\rdata[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \rdata[4]_i_4 
       (.I0(\rdata[4]_i_11_n_0 ),
        .I1(int_A_7_read),
        .I2(int_A_6_read),
        .I3(int_A_8_read),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[4]_0 ),
        .O(int_A_7_read_reg));
  LUT6 #(
    .INIT(64'h00000000FFFFB888)) 
    \rdata[5]_i_11 
       (.I0(int_A_13_q1[5]),
        .I1(int_A_13_read),
        .I2(int_A_14_read),
        .I3(\rdata[27]_i_4_0 [1]),
        .I4(int_A_12_read),
        .I5(\rdata[5]_i_4_0 ),
        .O(\rdata[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \rdata[5]_i_4 
       (.I0(\rdata[5]_i_11_n_0 ),
        .I1(int_A_7_read),
        .I2(int_A_6_read),
        .I3(int_A_8_read),
        .I4(\rdata_reg[5] ),
        .I5(\rdata_reg[5]_0 ),
        .O(int_A_7_read_reg_0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_20
   (\i2_fu_240_reg[1] ,
    int_A_12_read_reg,
    q1,
    int_A_12_read_reg_0,
    int_A_12_read_reg_1,
    int_A_12_read_reg_2,
    int_A_12_read_reg_3,
    int_A_12_read_reg_4,
    int_A_12_read_reg_5,
    int_A_12_read_reg_6,
    int_A_12_read_reg_7,
    int_A_12_read_reg_8,
    int_A_12_read_reg_9,
    int_A_12_read_reg_10,
    int_A_12_read_reg_11,
    int_A_12_read_reg_12,
    int_A_12_read_reg_13,
    int_A_12_read_reg_14,
    q00_13,
    Q,
    int_A_12_read,
    int_A_14_read,
    int_A_13_read,
    \rdata[30]_i_3 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB,
    tmp_product);
  output \i2_fu_240_reg[1] ;
  output int_A_12_read_reg;
  output [15:0]q1;
  output int_A_12_read_reg_0;
  output int_A_12_read_reg_1;
  output int_A_12_read_reg_2;
  output int_A_12_read_reg_3;
  output int_A_12_read_reg_4;
  output int_A_12_read_reg_5;
  output int_A_12_read_reg_6;
  output int_A_12_read_reg_7;
  output int_A_12_read_reg_8;
  output int_A_12_read_reg_9;
  output int_A_12_read_reg_10;
  output int_A_12_read_reg_11;
  output int_A_12_read_reg_12;
  output int_A_12_read_reg_13;
  output int_A_12_read_reg_14;
  output [31:0]q00_13;
  input [2:0]Q;
  input int_A_12_read;
  input int_A_14_read;
  input int_A_13_read;
  input [15:0]\rdata[30]_i_3 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;
  input tmp_product;

  wire [2:0]Q;
  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire \i2_fu_240_reg[1] ;
  wire [1:0]i_fu_789_p3;
  wire int_A_12_read;
  wire int_A_12_read_reg;
  wire int_A_12_read_reg_0;
  wire int_A_12_read_reg_1;
  wire int_A_12_read_reg_10;
  wire int_A_12_read_reg_11;
  wire int_A_12_read_reg_12;
  wire int_A_12_read_reg_13;
  wire int_A_12_read_reg_14;
  wire int_A_12_read_reg_2;
  wire int_A_12_read_reg_3;
  wire int_A_12_read_reg_4;
  wire int_A_12_read_reg_5;
  wire int_A_12_read_reg_6;
  wire int_A_12_read_reg_7;
  wire int_A_12_read_reg_8;
  wire int_A_12_read_reg_9;
  wire int_A_13_read;
  wire int_A_14_ce1;
  wire [30:1]int_A_14_q1;
  wire int_A_14_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_13;
  wire [15:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [15:0]\rdata[30]_i_3 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_13[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_0_15_0_0_i_15
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\i2_fu_240_reg[1] ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__13
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_13[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_13[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_13[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_13[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_13[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_13[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_13[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__13
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_13[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_13[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_13[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_13[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_13[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_13[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_13[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_13[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_13[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__13
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__13
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_13[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__13
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_13[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__13
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_13[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__13
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_13[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__13
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_13[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__13
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_13[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_13[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__13
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_13[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__13
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_13[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_13[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_13[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_13[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_13[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_13[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__13
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_13[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__13 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_14_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[10]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[11]),
        .Q(int_A_14_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[12]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[13]),
        .Q(int_A_14_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[14]),
        .Q(int_A_14_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[15]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[16]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[17]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[18]),
        .Q(int_A_14_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[19]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[1]),
        .Q(int_A_14_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[20]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[21]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[22]),
        .Q(int_A_14_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[23]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[24]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[25]),
        .Q(int_A_14_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[26]),
        .Q(int_A_14_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[27]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[28]),
        .Q(int_A_14_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[29]),
        .Q(int_A_14_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[2]),
        .Q(int_A_14_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[30]),
        .Q(int_A_14_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[31]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[3]),
        .Q(int_A_14_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[4]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[5]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[6]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[7]),
        .Q(int_A_14_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[8]),
        .Q(int_A_14_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_14_ce1),
        .D(q10[9]),
        .Q(int_A_14_q1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[11]_i_7 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[11]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [6]),
        .O(int_A_12_read_reg_6));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[13]_i_11 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[13]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [7]),
        .O(int_A_12_read_reg_5));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[14]_i_7 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[14]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [8]),
        .O(int_A_12_read_reg_4));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \rdata[18]_i_10 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[18]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [9]),
        .O(int_A_12_read_reg_10));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \rdata[1]_i_15 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[1]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [0]),
        .O(int_A_12_read_reg_14));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \rdata[22]_i_11 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[22]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [10]),
        .O(int_A_12_read_reg_9));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[25]_i_7 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[25]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [11]),
        .O(int_A_12_read_reg_3));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[26]_i_7 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[26]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [12]),
        .O(int_A_12_read_reg_2));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[28]_i_7 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[28]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [13]),
        .O(int_A_12_read_reg_1));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[29]_i_11 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[29]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [14]),
        .O(int_A_12_read_reg_0));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \rdata[2]_i_14 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[2]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [1]),
        .O(int_A_12_read_reg_13));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[30]_i_7 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[30]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [15]),
        .O(int_A_12_read_reg));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \rdata[3]_i_13 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[3]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [2]),
        .O(int_A_12_read_reg_12));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[7]_i_14 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[7]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [3]),
        .O(int_A_12_read_reg_8));
  LUT5 #(
    .INIT(32'h00155515)) 
    \rdata[8]_i_7 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[8]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [4]),
        .O(int_A_12_read_reg_7));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \rdata[9]_i_17 
       (.I0(int_A_12_read),
        .I1(int_A_14_q1[9]),
        .I2(int_A_14_read),
        .I3(int_A_13_read),
        .I4(\rdata[30]_i_3 [5]),
        .O(int_A_12_read_reg_11));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_21
   (\i2_fu_240_reg[0] ,
    \q1_reg[16]_0 ,
    \q1_reg[31]_0 ,
    q1,
    \q1_reg[25]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[14]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[4]_0 ,
    q00_14,
    Q,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[16]_2 ,
    \rdata_reg[16]_3 ,
    \rdata[16]_i_3_0 ,
    \rdata[16]_i_3_1 ,
    \rdata[16]_i_3_2 ,
    \rdata[16]_i_3_3 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    int_A_15_read,
    \rdata[31]_i_21 ,
    int_B_0_read,
    int_B_1_read,
    \rdata[31]_i_21_0 ,
    ap_clk,
    s_axi_control_WDATA,
    int_A_0_address1,
    i_fu_789_p3,
    int_C_ce1,
    buff0_reg,
    s_axi_control_WSTRB);
  output \i2_fu_240_reg[0] ;
  output \q1_reg[16]_0 ;
  output \q1_reg[31]_0 ;
  output [24:0]q1;
  output \q1_reg[25]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[14]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[4]_0 ;
  output [31:0]q00_14;
  input [1:0]Q;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[16]_2 ;
  input \rdata_reg[16]_3 ;
  input \rdata[16]_i_3_0 ;
  input \rdata[16]_i_3_1 ;
  input \rdata[16]_i_3_2 ;
  input \rdata[16]_i_3_3 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input int_A_15_read;
  input [6:0]\rdata[31]_i_21 ;
  input int_B_0_read;
  input int_B_1_read;
  input [6:0]\rdata[31]_i_21_0 ;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]int_A_0_address1;
  input [3:0]i_fu_789_p3;
  input int_C_ce1;
  input buff0_reg;
  input [3:0]s_axi_control_WSTRB;

  wire [1:0]Q;
  wire ap_clk;
  wire buff0_reg;
  wire \i2_fu_240_reg[0] ;
  wire [3:0]i_fu_789_p3;
  wire [3:0]int_A_0_address1;
  wire int_A_15_ce1;
  wire [31:4]int_A_15_q1;
  wire int_A_15_read;
  wire int_B_0_read;
  wire int_B_1_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_14;
  wire [24:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[14]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[25]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[4]_0 ;
  wire \rdata[16]_i_14_n_0 ;
  wire \rdata[16]_i_3_0 ;
  wire \rdata[16]_i_3_1 ;
  wire \rdata[16]_i_3_2 ;
  wire \rdata[16]_i_3_3 ;
  wire \rdata[16]_i_7_n_0 ;
  wire [6:0]\rdata[31]_i_21 ;
  wire [6:0]\rdata[31]_i_21_0 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[16]_2 ;
  wire \rdata_reg[16]_3 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_14[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_0_15_0_0_i_14
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\i2_fu_240_reg[0] ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__14
       (.I0(buff0_reg),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_14[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_14[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_14[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_14[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_14[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_14[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_14[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__14
       (.I0(buff0_reg),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_14[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_14[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_14[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_14[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_14[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_14[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_14[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_14[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_14[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__14
       (.I0(int_C_ce1),
        .I1(buff0_reg),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__14
       (.I0(buff0_reg),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_14[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__14
       (.I0(int_C_ce1),
        .I1(buff0_reg),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_14[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__14
       (.I0(int_C_ce1),
        .I1(buff0_reg),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_14[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__14
       (.I0(int_C_ce1),
        .I1(buff0_reg),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_14[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__14
       (.I0(int_C_ce1),
        .I1(buff0_reg),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_14[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__14
       (.I0(int_C_ce1),
        .I1(buff0_reg),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_14[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_14[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__14
       (.I0(int_C_ce1),
        .I1(buff0_reg),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_14[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__14
       (.I0(int_C_ce1),
        .I1(buff0_reg),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_14[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_14[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_14[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_14[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_14[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_14[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__14
       (.I0(buff0_reg),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_14[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(i_fu_789_p3[1]),
        .DPRA2(i_fu_789_p3[2]),
        .DPRA3(i_fu_789_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__14 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_15_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[10]),
        .Q(int_A_15_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[11]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[12]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[13]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[14]),
        .Q(int_A_15_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[15]),
        .Q(int_A_15_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[16]),
        .Q(int_A_15_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[17]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[18]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[19]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[20]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[21]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[22]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[23]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[24]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[25]),
        .Q(int_A_15_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[26]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[27]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[28]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[29]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[30]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[31]),
        .Q(int_A_15_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[4]),
        .Q(int_A_15_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[5]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[6]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[7]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[8]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_15_ce1),
        .D(q10[9]),
        .Q(q1[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[10]_i_16 
       (.I0(int_A_15_q1[10]),
        .I1(int_A_15_read),
        .I2(\rdata[31]_i_21 [1]),
        .I3(int_B_0_read),
        .I4(int_B_1_read),
        .I5(\rdata[31]_i_21_0 [1]),
        .O(\q1_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[14]_i_16 
       (.I0(int_A_15_q1[14]),
        .I1(int_A_15_read),
        .I2(\rdata[31]_i_21 [2]),
        .I3(int_B_0_read),
        .I4(int_B_1_read),
        .I5(\rdata[31]_i_21_0 [2]),
        .O(\q1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[15]_i_10 
       (.I0(int_A_15_q1[15]),
        .I1(int_A_15_read),
        .I2(\rdata[31]_i_21 [3]),
        .I3(int_B_0_read),
        .I4(int_B_1_read),
        .I5(\rdata[31]_i_21_0 [3]),
        .O(\q1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[16]_i_14 
       (.I0(int_A_15_q1[16]),
        .I1(int_A_15_read),
        .I2(\rdata[31]_i_21 [4]),
        .I3(int_B_0_read),
        .I4(int_B_1_read),
        .I5(\rdata[31]_i_21_0 [4]),
        .O(\rdata[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \rdata[16]_i_3 
       (.I0(\rdata[16]_i_7_n_0 ),
        .I1(\rdata_reg[16] ),
        .I2(\rdata_reg[16]_0 ),
        .I3(\rdata_reg[16]_1 ),
        .I4(\rdata_reg[16]_2 ),
        .I5(\rdata_reg[16]_3 ),
        .O(\q1_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hFFBAAAAA)) 
    \rdata[16]_i_7 
       (.I0(\rdata[16]_i_14_n_0 ),
        .I1(\rdata[16]_i_3_0 ),
        .I2(\rdata[16]_i_3_1 ),
        .I3(\rdata[16]_i_3_2 ),
        .I4(\rdata[16]_i_3_3 ),
        .O(\rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[25]_i_16 
       (.I0(int_A_15_q1[25]),
        .I1(int_A_15_read),
        .I2(\rdata[31]_i_21 [5]),
        .I3(int_B_0_read),
        .I4(int_B_1_read),
        .I5(\rdata[31]_i_21_0 [5]),
        .O(\q1_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[31]_i_26 
       (.I0(int_A_15_q1[31]),
        .I1(int_A_15_read),
        .I2(\rdata[31]_i_21 [6]),
        .I3(int_B_0_read),
        .I4(int_B_1_read),
        .I5(\rdata[31]_i_21_0 [6]),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[4]_i_10 
       (.I0(int_A_15_q1[4]),
        .I1(int_A_15_read),
        .I2(\rdata[31]_i_21 [0]),
        .I3(int_B_0_read),
        .I4(int_B_1_read),
        .I5(\rdata[31]_i_21_0 [0]),
        .O(\q1_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_22
   (q00_1,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    address0,
    int_C_ce1,
    buff0_reg_3,
    s_axi_control_WSTRB,
    buff0_reg_4);
  output [31:0]q00_1;
  output [31:0]q1;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input [1:0]address0;
  input int_C_ce1;
  input buff0_reg_3;
  input [3:0]s_axi_control_WSTRB;
  input buff0_reg_4;

  wire [1:0]address0;
  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire [1:0]i_fu_789_p3;
  wire int_A_2_ce1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_1;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_1[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__1
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_4),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_1[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_1[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_1[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_1[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_1[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_1[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_1[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__1
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_4),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_1[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_1[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_1[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_1[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_1[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_1[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_1[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_1[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_1[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__1
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_4),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_1[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_1[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_1[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_1[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_1[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_1[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_1[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_1[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__1
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_1[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_1[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_1[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_1[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_1[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_1[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__1
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_4),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_1[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__1 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_2_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_2_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_23
   (D,
    s_axi_control_ARADDR_1_sp_1,
    \q1_reg[31]_0 ,
    \q1_reg[2]_0 ,
    \q1_reg[3]_0 ,
    \q1_reg[4]_0 ,
    \q1_reg[5]_0 ,
    \q1_reg[6]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[11]_0 ,
    \q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    \q1_reg[14]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[18]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[24]_0 ,
    \q1_reg[25]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[29]_0 ,
    \q1_reg[30]_0 ,
    int_A_1_read_reg,
    q00_2,
    int_C_ce1,
    int_A_1_read,
    q1,
    int_A_0_read,
    \rdata[7]_i_2_0 ,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[1]_2 ,
    \rdata_reg[1]_3 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    s_axi_control_ARADDR,
    int_A_3_read,
    \rdata[0]_i_12_0 ,
    int_A_2_read,
    \rdata[30]_i_2 ,
    \rdata[30]_i_2_0 ,
    \rdata_reg[7]_2 ,
    s_axi_control_ARVALID,
    \rdata_reg[1]_4 ,
    \rdata_reg[1]_5 ,
    \rdata[1]_i_2_0 ,
    \rdata[1]_i_6_0 ,
    \rdata[2]_i_6 ,
    \rdata[3]_i_12 ,
    \rdata[4]_i_2 ,
    \rdata[5]_i_2 ,
    \rdata[6]_i_2 ,
    \rdata_reg[7]_3 ,
    p_0_in,
    \rdata[7]_i_6_0 ,
    \rdata[8]_i_2 ,
    \rdata[10]_i_2 ,
    \rdata[11]_i_2 ,
    \rdata[12]_i_2 ,
    \rdata[13]_i_2 ,
    \rdata[14]_i_2 ,
    \rdata[15]_i_2 ,
    \rdata[16]_i_2 ,
    \rdata[17]_i_5 ,
    \rdata[18]_i_5 ,
    \rdata[19]_i_2 ,
    \rdata[20]_i_2 ,
    \rdata[21]_i_2 ,
    \rdata[22]_i_2 ,
    \rdata[23]_i_2 ,
    \rdata[24]_i_2 ,
    \rdata[25]_i_2 ,
    \rdata[26]_i_2 ,
    \rdata[27]_i_2 ,
    \rdata[28]_i_2 ,
    \rdata[29]_i_2 ,
    \rdata[30]_i_2_1 ,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    address0,
    buff0_reg_3,
    s_axi_control_WSTRB);
  output [1:0]D;
  output s_axi_control_ARADDR_1_sp_1;
  output [0:0]\q1_reg[31]_0 ;
  output \q1_reg[2]_0 ;
  output \q1_reg[3]_0 ;
  output \q1_reg[4]_0 ;
  output \q1_reg[5]_0 ;
  output \q1_reg[6]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[11]_0 ;
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output \q1_reg[14]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[18]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[24]_0 ;
  output \q1_reg[25]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[29]_0 ;
  output \q1_reg[30]_0 ;
  output int_A_1_read_reg;
  output [31:0]q00_2;
  input int_C_ce1;
  input int_A_1_read;
  input [2:0]q1;
  input int_A_0_read;
  input [2:0]\rdata[7]_i_2_0 ;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[1]_2 ;
  input \rdata_reg[1]_3 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input [1:0]s_axi_control_ARADDR;
  input int_A_3_read;
  input \rdata[0]_i_12_0 ;
  input int_A_2_read;
  input [29:0]\rdata[30]_i_2 ;
  input \rdata[30]_i_2_0 ;
  input \rdata_reg[7]_2 ;
  input s_axi_control_ARVALID;
  input \rdata_reg[1]_4 ;
  input \rdata_reg[1]_5 ;
  input \rdata[1]_i_2_0 ;
  input \rdata[1]_i_6_0 ;
  input \rdata[2]_i_6 ;
  input \rdata[3]_i_12 ;
  input \rdata[4]_i_2 ;
  input \rdata[5]_i_2 ;
  input \rdata[6]_i_2 ;
  input \rdata_reg[7]_3 ;
  input [0:0]p_0_in;
  input \rdata[7]_i_6_0 ;
  input \rdata[8]_i_2 ;
  input \rdata[10]_i_2 ;
  input \rdata[11]_i_2 ;
  input \rdata[12]_i_2 ;
  input \rdata[13]_i_2 ;
  input \rdata[14]_i_2 ;
  input \rdata[15]_i_2 ;
  input \rdata[16]_i_2 ;
  input \rdata[17]_i_5 ;
  input \rdata[18]_i_5 ;
  input \rdata[19]_i_2 ;
  input \rdata[20]_i_2 ;
  input \rdata[21]_i_2 ;
  input \rdata[22]_i_2 ;
  input \rdata[23]_i_2 ;
  input \rdata[24]_i_2 ;
  input \rdata[25]_i_2 ;
  input \rdata[26]_i_2 ;
  input \rdata[27]_i_2 ;
  input \rdata[28]_i_2 ;
  input \rdata[29]_i_2 ;
  input \rdata[30]_i_2_1 ;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input [1:0]address0;
  input buff0_reg_3;
  input [3:0]s_axi_control_WSTRB;

  wire [1:0]D;
  wire [1:0]address0;
  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire [1:0]i_fu_789_p3;
  wire int_A_0_read;
  wire int_A_1_read;
  wire int_A_1_read_reg;
  wire int_A_2_read;
  wire int_A_3_ce1;
  wire [30:0]int_A_3_q1;
  wire int_A_3_read;
  wire int_C_ce1;
  wire [0:0]p_0_in;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_2;
  wire [2:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[14]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[25]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[30]_0 ;
  wire [0:0]\q1_reg[31]_0 ;
  wire \q1_reg[3]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[8]_0 ;
  wire \rdata[0]_i_12_0 ;
  wire \rdata[0]_i_12_n_0 ;
  wire \rdata[0]_i_19_n_0 ;
  wire \rdata[10]_i_2 ;
  wire \rdata[11]_i_2 ;
  wire \rdata[12]_i_2 ;
  wire \rdata[13]_i_2 ;
  wire \rdata[14]_i_2 ;
  wire \rdata[15]_i_2 ;
  wire \rdata[16]_i_2 ;
  wire \rdata[17]_i_5 ;
  wire \rdata[18]_i_5 ;
  wire \rdata[19]_i_2 ;
  wire \rdata[1]_i_14_n_0 ;
  wire \rdata[1]_i_2_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_6_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[20]_i_2 ;
  wire \rdata[21]_i_2 ;
  wire \rdata[22]_i_2 ;
  wire \rdata[23]_i_2 ;
  wire \rdata[24]_i_2 ;
  wire \rdata[25]_i_2 ;
  wire \rdata[26]_i_2 ;
  wire \rdata[27]_i_2 ;
  wire \rdata[28]_i_2 ;
  wire \rdata[29]_i_2 ;
  wire \rdata[2]_i_6 ;
  wire [29:0]\rdata[30]_i_2 ;
  wire \rdata[30]_i_2_0 ;
  wire \rdata[30]_i_2_1 ;
  wire \rdata[3]_i_12 ;
  wire \rdata[4]_i_2 ;
  wire \rdata[5]_i_2 ;
  wire \rdata[6]_i_2 ;
  wire \rdata[7]_i_13_n_0 ;
  wire [2:0]\rdata[7]_i_2_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_6_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[8]_i_2 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[1]_2 ;
  wire \rdata_reg[1]_3 ;
  wire \rdata_reg[1]_4 ;
  wire \rdata_reg[1]_5 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[7]_3 ;
  wire [1:0]s_axi_control_ARADDR;
  wire s_axi_control_ARADDR_1_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  assign s_axi_control_ARADDR_1_sp_1 = s_axi_control_ARADDR_1_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_2[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__2
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\rdata_reg[7]_2 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_2[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_2[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_2[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_2[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_2[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_2[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_2[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__2
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\rdata_reg[7]_2 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_2[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_2[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_2[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_2[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_2[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_2[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_2[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_2[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_2[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__2
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__2
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\rdata_reg[7]_2 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_2[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__2
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_2[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__2
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_2[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__2
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_2[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__2
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_2[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__2
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_2[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_2[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__2
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_2[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__2
       (.I0(int_C_ce1),
        .I1(buff0_reg_3),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_2[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_2[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_2[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_2[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_2[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_2[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__2
       (.I0(buff0_reg_3),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\rdata_reg[7]_2 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_2[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(address0[0]),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(address0[1]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__2 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_3_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[0]),
        .Q(int_A_3_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[10]),
        .Q(int_A_3_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[11]),
        .Q(int_A_3_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[12]),
        .Q(int_A_3_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[13]),
        .Q(int_A_3_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[14]),
        .Q(int_A_3_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[15]),
        .Q(int_A_3_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[16]),
        .Q(int_A_3_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[17]),
        .Q(int_A_3_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[18]),
        .Q(int_A_3_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[19]),
        .Q(int_A_3_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[1]),
        .Q(int_A_3_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[20]),
        .Q(int_A_3_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[21]),
        .Q(int_A_3_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[22]),
        .Q(int_A_3_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[23]),
        .Q(int_A_3_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[24]),
        .Q(int_A_3_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[25]),
        .Q(int_A_3_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[26]),
        .Q(int_A_3_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[27]),
        .Q(int_A_3_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[28]),
        .Q(int_A_3_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[29]),
        .Q(int_A_3_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[2]),
        .Q(int_A_3_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[30]),
        .Q(int_A_3_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[31]),
        .Q(\q1_reg[31]_0 ),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[3]),
        .Q(int_A_3_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[4]),
        .Q(int_A_3_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[5]),
        .Q(int_A_3_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[6]),
        .Q(int_A_3_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[7]),
        .Q(int_A_3_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[8]),
        .Q(int_A_3_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_3_ce1),
        .D(q10[9]),
        .Q(int_A_3_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555544444445444)) 
    \rdata[0]_i_12 
       (.I0(int_C_ce1),
        .I1(\rdata[0]_i_19_n_0 ),
        .I2(int_A_1_read),
        .I3(q1[0]),
        .I4(int_A_0_read),
        .I5(\rdata[7]_i_2_0 [0]),
        .O(\rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \rdata[0]_i_19 
       (.I0(int_A_3_q1[0]),
        .I1(int_A_3_read),
        .I2(\rdata[0]_i_12_0 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [0]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\rdata[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \rdata[0]_i_5 
       (.I0(\rdata[0]_i_12_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[0]),
        .O(s_axi_control_ARADDR_1_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[10]_i_6 
       (.I0(int_A_3_q1[10]),
        .I1(int_A_3_read),
        .I2(\rdata[10]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [9]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[11]_i_6 
       (.I0(int_A_3_q1[11]),
        .I1(int_A_3_read),
        .I2(\rdata[11]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [10]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[12]_i_6 
       (.I0(int_A_3_q1[12]),
        .I1(int_A_3_read),
        .I2(\rdata[12]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [11]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[13]_i_6 
       (.I0(int_A_3_q1[13]),
        .I1(int_A_3_read),
        .I2(\rdata[13]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [12]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[14]_i_6 
       (.I0(int_A_3_q1[14]),
        .I1(int_A_3_read),
        .I2(\rdata[14]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [13]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[15]_i_5 
       (.I0(int_A_3_q1[15]),
        .I1(int_A_3_read),
        .I2(\rdata[15]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [14]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[16]_i_6 
       (.I0(int_A_3_q1[16]),
        .I1(int_A_3_read),
        .I2(\rdata[16]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [15]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[17]_i_12 
       (.I0(int_A_3_q1[17]),
        .I1(int_A_3_read),
        .I2(\rdata[17]_i_5 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [16]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[18]_i_12 
       (.I0(int_A_3_q1[18]),
        .I1(int_A_3_read),
        .I2(\rdata[18]_i_5 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [17]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[19]_i_6 
       (.I0(int_A_3_q1[19]),
        .I1(int_A_3_read),
        .I2(\rdata[19]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [18]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h8AAAAAAA8AAA8AAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata_reg[1] ),
        .I2(\rdata_reg[1]_0 ),
        .I3(\rdata_reg[1]_1 ),
        .I4(\rdata_reg[1]_2 ),
        .I5(\rdata_reg[1]_3 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[1]_i_14 
       (.I0(int_A_3_q1[1]),
        .I1(int_A_3_read),
        .I2(\rdata[1]_i_6_0 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [1]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\rdata[1]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h15FF1515)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_6_n_0 ),
        .I1(\rdata_reg[7]_2 ),
        .I2(s_axi_control_ARVALID),
        .I3(\rdata_reg[1]_4 ),
        .I4(\rdata_reg[1]_5 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h002AAA2A00000000)) 
    \rdata[1]_i_6 
       (.I0(\rdata[1]_i_14_n_0 ),
        .I1(int_A_1_read),
        .I2(q1[1]),
        .I3(int_A_0_read),
        .I4(\rdata[7]_i_2_0 [1]),
        .I5(\rdata[1]_i_2_0 ),
        .O(\rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0070FFFFFF70)) 
    \rdata[20]_i_6 
       (.I0(int_A_3_q1[20]),
        .I1(int_A_3_read),
        .I2(\rdata[20]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2_0 ),
        .I5(\rdata[30]_i_2 [19]),
        .O(\q1_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[21]_i_6 
       (.I0(int_A_3_q1[21]),
        .I1(int_A_3_read),
        .I2(\rdata[21]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [20]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0070FFFFFF70)) 
    \rdata[22]_i_6 
       (.I0(int_A_3_q1[22]),
        .I1(int_A_3_read),
        .I2(\rdata[22]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2_0 ),
        .I5(\rdata[30]_i_2 [21]),
        .O(\q1_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[23]_i_6 
       (.I0(int_A_3_q1[23]),
        .I1(int_A_3_read),
        .I2(\rdata[23]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [22]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[24]_i_5 
       (.I0(int_A_3_q1[24]),
        .I1(int_A_3_read),
        .I2(\rdata[24]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [23]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[25]_i_6 
       (.I0(int_A_3_q1[25]),
        .I1(int_A_3_read),
        .I2(\rdata[25]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [24]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[26]_i_6 
       (.I0(int_A_3_q1[26]),
        .I1(int_A_3_read),
        .I2(\rdata[26]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [25]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[27]_i_5 
       (.I0(int_A_3_q1[27]),
        .I1(int_A_3_read),
        .I2(\rdata[27]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [26]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[28]_i_6 
       (.I0(int_A_3_q1[28]),
        .I1(int_A_3_read),
        .I2(\rdata[28]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [27]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0070FFFFFF70)) 
    \rdata[29]_i_6 
       (.I0(int_A_3_q1[29]),
        .I1(int_A_3_read),
        .I2(\rdata[29]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2_0 ),
        .I5(\rdata[30]_i_2 [28]),
        .O(\q1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \rdata[2]_i_13 
       (.I0(int_A_3_q1[2]),
        .I1(int_A_3_read),
        .I2(\rdata[2]_i_6 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [2]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0070FFFFFF70)) 
    \rdata[30]_i_6 
       (.I0(int_A_3_q1[30]),
        .I1(int_A_3_read),
        .I2(\rdata[30]_i_2_1 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2_0 ),
        .I5(\rdata[30]_i_2 [29]),
        .O(\q1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \rdata[3]_i_16 
       (.I0(int_A_3_q1[3]),
        .I1(int_A_3_read),
        .I2(\rdata[3]_i_12 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [3]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[4]_i_5 
       (.I0(int_A_3_q1[4]),
        .I1(int_A_3_read),
        .I2(\rdata[4]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [4]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[5]_i_5 
       (.I0(int_A_3_q1[5]),
        .I1(int_A_3_read),
        .I2(\rdata[5]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [5]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \rdata[6]_i_6 
       (.I0(int_A_3_q1[6]),
        .I1(int_A_3_read),
        .I2(\rdata[6]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [6]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\q1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFACAFAFAFACAFACA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata_reg[7] ),
        .I2(\rdata_reg[1]_1 ),
        .I3(\rdata_reg[7]_0 ),
        .I4(\rdata_reg[7]_1 ),
        .I5(\rdata_reg[1]_3 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \rdata[7]_i_13 
       (.I0(int_A_3_q1[7]),
        .I1(int_A_3_read),
        .I2(\rdata[7]_i_6_0 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2 [7]),
        .I5(\rdata[30]_i_2_0 ),
        .O(\rdata[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \rdata[7]_i_2 
       (.I0(\rdata_reg[7]_2 ),
        .I1(s_axi_control_ARVALID),
        .I2(\rdata[7]_i_6_n_0 ),
        .I3(\rdata_reg[7]_3 ),
        .I4(p_0_in),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \rdata[7]_i_6 
       (.I0(\rdata[7]_i_13_n_0 ),
        .I1(q1[2]),
        .I2(int_A_1_read),
        .I3(int_A_0_read),
        .I4(\rdata[7]_i_2_0 [2]),
        .O(\rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0070FFFFFF70)) 
    \rdata[8]_i_6 
       (.I0(int_A_3_q1[8]),
        .I1(int_A_3_read),
        .I2(\rdata[8]_i_2 ),
        .I3(int_A_2_read),
        .I4(\rdata[30]_i_2_0 ),
        .I5(\rdata[30]_i_2 [8]),
        .O(\q1_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \rdata[9]_i_19 
       (.I0(int_A_1_read),
        .I1(int_A_0_read),
        .I2(int_A_2_read),
        .I3(int_A_3_q1[9]),
        .I4(int_A_3_read),
        .O(int_A_1_read_reg));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_24
   (\q1_reg[9]_0 ,
    q1,
    \q1_reg[31]_0 ,
    q00_3,
    int_A_4_read,
    int_A_5_read,
    \rdata[31]_i_7 ,
    int_A_3_read,
    \rdata[9]_i_5 ,
    \rdata[31]_i_7_0 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB,
    buff0_reg_6);
  output \q1_reg[9]_0 ;
  output [29:0]q1;
  output \q1_reg[31]_0 ;
  output [31:0]q00_3;
  input int_A_4_read;
  input int_A_5_read;
  input [1:0]\rdata[31]_i_7 ;
  input int_A_3_read;
  input \rdata[9]_i_5 ;
  input [0:0]\rdata[31]_i_7_0 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;
  input buff0_reg_6;

  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire [1:0]i_fu_789_p3;
  wire int_A_3_read;
  wire int_A_4_ce1;
  wire [31:9]int_A_4_q1;
  wire int_A_4_read;
  wire int_A_5_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_3;
  wire [29:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[9]_0 ;
  wire [1:0]\rdata[31]_i_7 ;
  wire [0:0]\rdata[31]_i_7_0 ;
  wire \rdata[9]_i_5 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_3[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__3
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_6),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_3[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_3[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_3[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_3[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_3[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_3[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_3[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__3
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_6),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_3[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_3[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_3[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_3[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_3[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_3[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_3[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_3[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_3[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__3
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__3
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_6),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_3[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__3
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_3[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__3
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_3[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__3
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_3[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__3
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_3[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__3
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_3[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_3[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__3
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_3[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__3
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_3[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_3[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_3[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_3[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_3[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_3[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__3
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_6),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_3[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__3 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_4_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[10]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[11]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[12]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[13]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[14]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[15]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[16]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[17]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[18]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[19]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[20]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[21]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[22]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[23]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[24]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[25]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[26]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[27]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[28]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[29]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[30]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[31]),
        .Q(int_A_4_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_4_ce1),
        .D(q10[9]),
        .Q(int_A_4_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \rdata[31]_i_14 
       (.I0(int_A_4_q1[31]),
        .I1(int_A_4_read),
        .I2(\rdata[31]_i_7 [1]),
        .I3(int_A_5_read),
        .I4(\rdata[31]_i_7_0 ),
        .I5(int_A_3_read),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B888)) 
    \rdata[9]_i_13 
       (.I0(int_A_4_q1[9]),
        .I1(int_A_4_read),
        .I2(int_A_5_read),
        .I3(\rdata[31]_i_7 [0]),
        .I4(int_A_3_read),
        .I5(\rdata[9]_i_5 ),
        .O(\q1_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_25
   (int_A_5_read_reg,
    q1,
    int_A_5_read_reg_0,
    int_A_5_read_reg_1,
    int_A_5_read_reg_2,
    int_A_5_read_reg_3,
    int_A_5_read_reg_4,
    int_A_5_read_reg_5,
    int_A_5_read_reg_6,
    int_A_5_read_reg_7,
    int_A_5_read_reg_8,
    int_A_5_read_reg_9,
    int_A_5_read_reg_10,
    int_A_5_read_reg_11,
    int_A_5_read_reg_12,
    int_A_5_read_reg_13,
    int_A_5_read_reg_14,
    int_A_5_read_reg_15,
    int_A_5_read_reg_16,
    int_A_5_read_reg_17,
    int_A_5_read_reg_18,
    int_A_5_read_reg_19,
    int_A_5_read_reg_20,
    int_A_5_read_reg_21,
    int_A_5_read_reg_22,
    int_A_5_read_reg_23,
    int_A_5_read_reg_24,
    int_A_5_read_reg_25,
    int_A_5_read_reg_26,
    int_A_5_read_reg_27,
    int_A_5_read_reg_28,
    q00_4,
    int_A_5_read,
    int_A_3_read,
    int_A_4_read,
    \rdata[30]_i_6 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB,
    buff0_reg_6);
  output int_A_5_read_reg;
  output [1:0]q1;
  output int_A_5_read_reg_0;
  output int_A_5_read_reg_1;
  output int_A_5_read_reg_2;
  output int_A_5_read_reg_3;
  output int_A_5_read_reg_4;
  output int_A_5_read_reg_5;
  output int_A_5_read_reg_6;
  output int_A_5_read_reg_7;
  output int_A_5_read_reg_8;
  output int_A_5_read_reg_9;
  output int_A_5_read_reg_10;
  output int_A_5_read_reg_11;
  output int_A_5_read_reg_12;
  output int_A_5_read_reg_13;
  output int_A_5_read_reg_14;
  output int_A_5_read_reg_15;
  output int_A_5_read_reg_16;
  output int_A_5_read_reg_17;
  output int_A_5_read_reg_18;
  output int_A_5_read_reg_19;
  output int_A_5_read_reg_20;
  output int_A_5_read_reg_21;
  output int_A_5_read_reg_22;
  output int_A_5_read_reg_23;
  output int_A_5_read_reg_24;
  output int_A_5_read_reg_25;
  output int_A_5_read_reg_26;
  output int_A_5_read_reg_27;
  output int_A_5_read_reg_28;
  output [31:0]q00_4;
  input int_A_5_read;
  input int_A_3_read;
  input int_A_4_read;
  input [29:0]\rdata[30]_i_6 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;
  input buff0_reg_6;

  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire [1:0]i_fu_789_p3;
  wire int_A_3_read;
  wire int_A_4_read;
  wire int_A_5_ce1;
  wire [30:0]int_A_5_q1;
  wire int_A_5_read;
  wire int_A_5_read_reg;
  wire int_A_5_read_reg_0;
  wire int_A_5_read_reg_1;
  wire int_A_5_read_reg_10;
  wire int_A_5_read_reg_11;
  wire int_A_5_read_reg_12;
  wire int_A_5_read_reg_13;
  wire int_A_5_read_reg_14;
  wire int_A_5_read_reg_15;
  wire int_A_5_read_reg_16;
  wire int_A_5_read_reg_17;
  wire int_A_5_read_reg_18;
  wire int_A_5_read_reg_19;
  wire int_A_5_read_reg_2;
  wire int_A_5_read_reg_20;
  wire int_A_5_read_reg_21;
  wire int_A_5_read_reg_22;
  wire int_A_5_read_reg_23;
  wire int_A_5_read_reg_24;
  wire int_A_5_read_reg_25;
  wire int_A_5_read_reg_26;
  wire int_A_5_read_reg_27;
  wire int_A_5_read_reg_28;
  wire int_A_5_read_reg_3;
  wire int_A_5_read_reg_4;
  wire int_A_5_read_reg_5;
  wire int_A_5_read_reg_6;
  wire int_A_5_read_reg_7;
  wire int_A_5_read_reg_8;
  wire int_A_5_read_reg_9;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_4;
  wire [1:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [29:0]\rdata[30]_i_6 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_4[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__4
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_6),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_4[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_4[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_4[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_4[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_4[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_4[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_4[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__4
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_6),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_4[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_4[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_4[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_4[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_4[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_4[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_4[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_4[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_4[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__4
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__4
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_6),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_4[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__4
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_4[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__4
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_4[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__4
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_4[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__4
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_4[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__4
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_4[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_4[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__4
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_4[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__4
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_4[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_4[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_4[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_4[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_4[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_4[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__4
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_6),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_4[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__4 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_5_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[0]),
        .Q(int_A_5_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[10]),
        .Q(int_A_5_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[11]),
        .Q(int_A_5_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[12]),
        .Q(int_A_5_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[13]),
        .Q(int_A_5_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[14]),
        .Q(int_A_5_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[15]),
        .Q(int_A_5_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[16]),
        .Q(int_A_5_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[17]),
        .Q(int_A_5_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[18]),
        .Q(int_A_5_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[19]),
        .Q(int_A_5_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[1]),
        .Q(int_A_5_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[20]),
        .Q(int_A_5_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[21]),
        .Q(int_A_5_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[22]),
        .Q(int_A_5_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[23]),
        .Q(int_A_5_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[24]),
        .Q(int_A_5_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[25]),
        .Q(int_A_5_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[26]),
        .Q(int_A_5_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[27]),
        .Q(int_A_5_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[28]),
        .Q(int_A_5_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[29]),
        .Q(int_A_5_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[2]),
        .Q(int_A_5_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[30]),
        .Q(int_A_5_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[31]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[3]),
        .Q(int_A_5_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[4]),
        .Q(int_A_5_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[5]),
        .Q(int_A_5_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[6]),
        .Q(int_A_5_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[7]),
        .Q(int_A_5_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[8]),
        .Q(int_A_5_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_5_ce1),
        .D(q10[9]),
        .Q(q1[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h33200020)) 
    \rdata[0]_i_20 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[0]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [0]),
        .O(int_A_5_read_reg));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[10]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[10]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [9]),
        .O(int_A_5_read_reg_8));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[11]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[11]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [10]),
        .O(int_A_5_read_reg_9));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[12]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[12]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [11]),
        .O(int_A_5_read_reg_10));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[13]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[13]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [12]),
        .O(int_A_5_read_reg_11));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[14]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[14]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [13]),
        .O(int_A_5_read_reg_12));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[15]_i_14 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[15]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [14]),
        .O(int_A_5_read_reg_13));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[16]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[16]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [15]),
        .O(int_A_5_read_reg_14));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[17]_i_16 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[17]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [16]),
        .O(int_A_5_read_reg_15));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[18]_i_16 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[18]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [17]),
        .O(int_A_5_read_reg_16));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[19]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[19]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [18]),
        .O(int_A_5_read_reg_17));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[1]_i_18 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[1]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [1]),
        .O(int_A_5_read_reg_0));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[20]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[20]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [19]),
        .O(int_A_5_read_reg_18));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[21]_i_14 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[21]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [20]),
        .O(int_A_5_read_reg_19));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[22]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[22]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [21]),
        .O(int_A_5_read_reg_20));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[23]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[23]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [22]),
        .O(int_A_5_read_reg_21));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[24]_i_14 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[24]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [23]),
        .O(int_A_5_read_reg_22));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[25]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[25]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [24]),
        .O(int_A_5_read_reg_23));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[26]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[26]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [25]),
        .O(int_A_5_read_reg_24));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[27]_i_14 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[27]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [26]),
        .O(int_A_5_read_reg_25));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[28]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[28]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [27]),
        .O(int_A_5_read_reg_26));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[29]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[29]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [28]),
        .O(int_A_5_read_reg_27));
  LUT5 #(
    .INIT(32'h33200020)) 
    \rdata[2]_i_17 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[2]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [2]),
        .O(int_A_5_read_reg_1));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[30]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[30]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [29]),
        .O(int_A_5_read_reg_28));
  LUT5 #(
    .INIT(32'h33200020)) 
    \rdata[3]_i_17 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[3]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [3]),
        .O(int_A_5_read_reg_2));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[4]_i_14 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[4]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [4]),
        .O(int_A_5_read_reg_3));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[5]_i_14 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[5]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [5]),
        .O(int_A_5_read_reg_4));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[6]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[6]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [6]),
        .O(int_A_5_read_reg_5));
  LUT5 #(
    .INIT(32'h33200020)) 
    \rdata[7]_i_17 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[7]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [7]),
        .O(int_A_5_read_reg_6));
  LUT5 #(
    .INIT(32'hCCDFFFDF)) 
    \rdata[8]_i_13 
       (.I0(int_A_5_read),
        .I1(int_A_3_read),
        .I2(int_A_5_q1[8]),
        .I3(int_A_4_read),
        .I4(\rdata[30]_i_6 [8]),
        .O(int_A_5_read_reg_7));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_26
   (\q1_reg[1]_0 ,
    q1,
    \q1_reg[2]_0 ,
    \q1_reg[3]_0 ,
    int_A_8_read_reg,
    int_A_8_read_reg_0,
    int_A_8_read_reg_1,
    q00_5,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    int_A_7_read,
    int_A_6_read,
    int_A_8_read,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB);
  output \q1_reg[1]_0 ;
  output [25:0]q1;
  output \q1_reg[2]_0 ;
  output \q1_reg[3]_0 ;
  output int_A_8_read_reg;
  output int_A_8_read_reg_0;
  output int_A_8_read_reg_1;
  output [31:0]q00_5;
  input [5:0]\rdata_reg[9] ;
  input [5:0]\rdata_reg[9]_0 ;
  input int_A_7_read;
  input int_A_6_read;
  input int_A_8_read;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;

  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire [1:0]i_fu_789_p3;
  wire int_A_6_ce1;
  wire [9:0]int_A_6_q1;
  wire int_A_6_read;
  wire int_A_7_read;
  wire int_A_8_read;
  wire int_A_8_read_reg;
  wire int_A_8_read_reg_0;
  wire int_A_8_read_reg_1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_5;
  wire [25:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[1]_0 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[3]_0 ;
  wire [5:0]\rdata_reg[9] ;
  wire [5:0]\rdata_reg[9]_0 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_5[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__5
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_5[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_5[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_5[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_5[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_5[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_5[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_5[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__5
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_5[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_5[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_5[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_5[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_5[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_5[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_5[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_5[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_5[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__5
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__5
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_5[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__5
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_5[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__5
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_5[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__5
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_5[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__5
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_5[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__5
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_5[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_5[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__5
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_5[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__5
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_5[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_5[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_5[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_5[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_5[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_5[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__5
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_5[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__5 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_6_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[0]),
        .Q(int_A_6_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[10]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[11]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[12]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[13]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[14]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[15]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[16]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[17]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[18]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[19]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[1]),
        .Q(int_A_6_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[20]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[21]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[22]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[23]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[24]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[25]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[26]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[27]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[28]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[29]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[2]),
        .Q(int_A_6_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[30]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[31]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[3]),
        .Q(int_A_6_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[4]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[5]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[6]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[7]),
        .Q(int_A_6_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[8]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_6_ce1),
        .D(q10[9]),
        .Q(int_A_6_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[0]_i_3 
       (.I0(int_A_8_read),
        .I1(int_A_6_q1[0]),
        .I2(int_A_6_read),
        .I3(int_A_7_read),
        .I4(\rdata_reg[9] [0]),
        .I5(\rdata_reg[9]_0 [0]),
        .O(int_A_8_read_reg));
  LUT6 #(
    .INIT(64'h5555330F555533FF)) 
    \rdata[1]_i_4 
       (.I0(int_A_6_q1[1]),
        .I1(\rdata_reg[9] [1]),
        .I2(\rdata_reg[9]_0 [1]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(int_A_8_read),
        .O(\q1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5555330F555533FF)) 
    \rdata[2]_i_4 
       (.I0(int_A_6_q1[2]),
        .I1(\rdata_reg[9] [2]),
        .I2(\rdata_reg[9]_0 [2]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(int_A_8_read),
        .O(\q1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5555330F555533FF)) 
    \rdata[3]_i_3 
       (.I0(int_A_6_q1[3]),
        .I1(\rdata_reg[9] [3]),
        .I2(\rdata_reg[9]_0 [3]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(int_A_8_read),
        .O(\q1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[7]_i_4 
       (.I0(int_A_8_read),
        .I1(int_A_6_q1[7]),
        .I2(int_A_6_read),
        .I3(int_A_7_read),
        .I4(\rdata_reg[9] [4]),
        .I5(\rdata_reg[9]_0 [4]),
        .O(int_A_8_read_reg_0));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[9]_i_3 
       (.I0(int_A_8_read),
        .I1(int_A_6_q1[9]),
        .I2(int_A_6_read),
        .I3(int_A_7_read),
        .I4(\rdata_reg[9] [5]),
        .I5(\rdata_reg[9]_0 [5]),
        .O(int_A_8_read_reg_1));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_27
   (\q1_reg[13]_0 ,
    q1,
    \q1_reg[18]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[29]_0 ,
    q00_6,
    \rdata_reg[29] ,
    int_A_7_read,
    int_A_6_read,
    \rdata_reg[29]_0 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB);
  output \q1_reg[13]_0 ;
  output [27:0]q1;
  output \q1_reg[18]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[29]_0 ;
  output [31:0]q00_6;
  input [3:0]\rdata_reg[29] ;
  input int_A_7_read;
  input int_A_6_read;
  input [3:0]\rdata_reg[29]_0 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;

  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire [1:0]i_fu_789_p3;
  wire int_A_6_read;
  wire int_A_7_ce1;
  wire [29:13]int_A_7_q1;
  wire int_A_7_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_6;
  wire [27:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[29]_0 ;
  wire [3:0]\rdata_reg[29] ;
  wire [3:0]\rdata_reg[29]_0 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_6[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__6
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_6[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_6[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_6[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_6[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_6[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_6[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_6[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__6
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_6[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_6[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_6[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_6[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_6[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_6[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_6[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_6[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_6[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__6
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__6
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_6[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__6
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_6[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__6
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_6[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__6
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_6[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__6
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_6[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__6
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_6[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_6[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__6
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_6[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__6
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_6[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_6[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_6[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_6[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_6[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_6[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__6
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_6[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__6 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_7_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[13]),
        .Q(int_A_7_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[14]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[15]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[16]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[17]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[18]),
        .Q(int_A_7_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[19]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[20]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[21]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[22]),
        .Q(int_A_7_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[23]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[24]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[25]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[26]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[27]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[28]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[29]),
        .Q(int_A_7_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[30]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[31]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_7_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCAFCCA0)) 
    \rdata[13]_i_5 
       (.I0(int_A_7_q1[13]),
        .I1(\rdata_reg[29] [0]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[29]_0 [0]),
        .O(\q1_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hCCAFCCA0)) 
    \rdata[18]_i_4 
       (.I0(int_A_7_q1[18]),
        .I1(\rdata_reg[29] [1]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[29]_0 [1]),
        .O(\q1_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hCCAFCCA0)) 
    \rdata[22]_i_5 
       (.I0(int_A_7_q1[22]),
        .I1(\rdata_reg[29] [2]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[29]_0 [2]),
        .O(\q1_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hCCAFCCA0)) 
    \rdata[29]_i_5 
       (.I0(int_A_7_q1[29]),
        .I1(\rdata_reg[29] [3]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[29]_0 [3]),
        .O(\q1_reg[29]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_28
   (int_A_8_read_reg,
    q1,
    int_A_8_read_reg_0,
    \q1_reg[6]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[11]_0 ,
    int_A_8_read_reg_1,
    \q1_reg[14]_0 ,
    int_A_8_read_reg_2,
    int_A_8_read_reg_3,
    int_A_8_read_reg_4,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    int_A_8_read_reg_5,
    int_A_8_read_reg_6,
    int_A_8_read_reg_7,
    \q1_reg[25]_0 ,
    \q1_reg[26]_0 ,
    int_A_8_read_reg_8,
    \q1_reg[28]_0 ,
    \q1_reg[30]_0 ,
    \q1_reg[31]_0 ,
    q00_7,
    int_A_8_read,
    \rdata_reg[31] ,
    int_A_7_read,
    int_A_6_read,
    \rdata_reg[31]_0 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB);
  output int_A_8_read_reg;
  output [9:0]q1;
  output int_A_8_read_reg_0;
  output \q1_reg[6]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[11]_0 ;
  output int_A_8_read_reg_1;
  output \q1_reg[14]_0 ;
  output int_A_8_read_reg_2;
  output int_A_8_read_reg_3;
  output int_A_8_read_reg_4;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output int_A_8_read_reg_5;
  output int_A_8_read_reg_6;
  output int_A_8_read_reg_7;
  output \q1_reg[25]_0 ;
  output \q1_reg[26]_0 ;
  output int_A_8_read_reg_8;
  output \q1_reg[28]_0 ;
  output \q1_reg[30]_0 ;
  output \q1_reg[31]_0 ;
  output [31:0]q00_7;
  input int_A_8_read;
  input [21:0]\rdata_reg[31] ;
  input int_A_7_read;
  input int_A_6_read;
  input [21:0]\rdata_reg[31]_0 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;

  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire [1:0]i_fu_789_p3;
  wire int_A_6_read;
  wire int_A_7_read;
  wire int_A_8_ce1;
  wire [31:4]int_A_8_q1;
  wire int_A_8_read;
  wire int_A_8_read_reg;
  wire int_A_8_read_reg_0;
  wire int_A_8_read_reg_1;
  wire int_A_8_read_reg_2;
  wire int_A_8_read_reg_3;
  wire int_A_8_read_reg_4;
  wire int_A_8_read_reg_5;
  wire int_A_8_read_reg_6;
  wire int_A_8_read_reg_7;
  wire int_A_8_read_reg_8;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_7;
  wire [9:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[14]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[25]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[30]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[8]_0 ;
  wire [21:0]\rdata_reg[31] ;
  wire [21:0]\rdata_reg[31]_0 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_7[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__7
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_7[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_7[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_7[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_7[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_7[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_7[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_7[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__7
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_7[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_7[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_7[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_7[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_7[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_7[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_7[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_7[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_7[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__7
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__7
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_7[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__7
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_7[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__7
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_7[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__7
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_7[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__7
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_7[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__7
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_7[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_7[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__7
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_7[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__7
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_7[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_7[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_7[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_7[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_7[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_7[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__7
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_7[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__7 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_8_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[10]),
        .Q(int_A_8_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[11]),
        .Q(int_A_8_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[12]),
        .Q(int_A_8_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[13]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[14]),
        .Q(int_A_8_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[15]),
        .Q(int_A_8_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[16]),
        .Q(int_A_8_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[17]),
        .Q(int_A_8_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[18]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[19]),
        .Q(int_A_8_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[20]),
        .Q(int_A_8_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[21]),
        .Q(int_A_8_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[22]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[23]),
        .Q(int_A_8_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[24]),
        .Q(int_A_8_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[25]),
        .Q(int_A_8_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[26]),
        .Q(int_A_8_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[27]),
        .Q(int_A_8_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[28]),
        .Q(int_A_8_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[29]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[30]),
        .Q(int_A_8_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[31]),
        .Q(int_A_8_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[4]),
        .Q(int_A_8_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[5]),
        .Q(int_A_8_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[6]),
        .Q(int_A_8_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[7]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[8]),
        .Q(int_A_8_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_8_ce1),
        .D(q10[9]),
        .Q(q1[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[10]_i_4 
       (.I0(int_A_8_q1[10]),
        .I1(\rdata_reg[31] [4]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [4]),
        .O(\q1_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[11]_i_4 
       (.I0(int_A_8_q1[11]),
        .I1(\rdata_reg[31] [5]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [5]),
        .O(\q1_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[12]_i_5 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[12]),
        .I2(\rdata_reg[31] [6]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [6]),
        .O(int_A_8_read_reg_1));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[14]_i_4 
       (.I0(int_A_8_q1[14]),
        .I1(\rdata_reg[31] [7]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [7]),
        .O(\q1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[15]_i_13 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[15]),
        .I2(\rdata_reg[31] [8]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [8]),
        .O(int_A_8_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[16]_i_5 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[16]),
        .I2(\rdata_reg[31] [9]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [9]),
        .O(int_A_8_read_reg_3));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[17]_i_4 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[17]),
        .I2(\rdata_reg[31] [10]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [10]),
        .O(int_A_8_read_reg_4));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[19]_i_4 
       (.I0(int_A_8_q1[19]),
        .I1(\rdata_reg[31] [11]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [11]),
        .O(\q1_reg[19]_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[20]_i_4 
       (.I0(int_A_8_q1[20]),
        .I1(\rdata_reg[31] [12]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [12]),
        .O(\q1_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[21]_i_5 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[21]),
        .I2(\rdata_reg[31] [13]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [13]),
        .O(int_A_8_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[23]_i_5 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[23]),
        .I2(\rdata_reg[31] [14]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [14]),
        .O(int_A_8_read_reg_6));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[24]_i_13 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[24]),
        .I2(\rdata_reg[31] [15]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [15]),
        .O(int_A_8_read_reg_7));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[25]_i_4 
       (.I0(int_A_8_q1[25]),
        .I1(\rdata_reg[31] [16]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [16]),
        .O(\q1_reg[25]_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[26]_i_4 
       (.I0(int_A_8_q1[26]),
        .I1(\rdata_reg[31] [17]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [17]),
        .O(\q1_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[27]_i_13 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[27]),
        .I2(\rdata_reg[31] [18]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [18]),
        .O(int_A_8_read_reg_8));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[28]_i_4 
       (.I0(int_A_8_q1[28]),
        .I1(\rdata_reg[31] [19]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [19]),
        .O(\q1_reg[28]_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[30]_i_4 
       (.I0(int_A_8_q1[30]),
        .I1(\rdata_reg[31] [20]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [20]),
        .O(\q1_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \rdata[31]_i_10 
       (.I0(int_A_8_q1[31]),
        .I1(int_A_7_read),
        .I2(\rdata_reg[31] [21]),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [21]),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[4]_i_13 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[4]),
        .I2(\rdata_reg[31] [0]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [0]),
        .O(int_A_8_read_reg));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[5]_i_13 
       (.I0(int_A_8_read),
        .I1(int_A_8_q1[5]),
        .I2(\rdata_reg[31] [1]),
        .I3(int_A_7_read),
        .I4(int_A_6_read),
        .I5(\rdata_reg[31]_0 [1]),
        .O(int_A_8_read_reg_0));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[6]_i_4 
       (.I0(int_A_8_q1[6]),
        .I1(\rdata_reg[31] [2]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [2]),
        .O(\q1_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[8]_i_4 
       (.I0(int_A_8_q1[8]),
        .I1(\rdata_reg[31] [3]),
        .I2(int_A_7_read),
        .I3(int_A_6_read),
        .I4(\rdata_reg[31]_0 [3]),
        .O(\q1_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_29
   (int_A_11_read_reg,
    q1,
    int_A_11_read_reg_0,
    int_A_11_read_reg_1,
    int_A_11_read_reg_2,
    int_A_11_read_reg_3,
    int_A_11_read_reg_4,
    int_A_11_read_reg_5,
    int_A_11_read_reg_6,
    int_A_11_read_reg_7,
    \q1_reg[4]_0 ,
    \q1_reg[5]_0 ,
    int_A_10_read_reg,
    int_A_10_read_reg_0,
    int_A_11_read_reg_8,
    \q1_reg[15]_0 ,
    int_A_10_read_reg_1,
    int_A_10_read_reg_2,
    \q1_reg[24]_0 ,
    \q1_reg[27]_0 ,
    int_A_11_read_reg_9,
    q00_8,
    int_A_11_read,
    int_A_9_read,
    int_A_10_read,
    \rdata[30]_i_3 ,
    \rdata[30]_i_3_0 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[10] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    i_fu_789_p3,
    buff0_reg_3,
    buff0_reg_4,
    int_C_ce1,
    buff0_reg_5,
    s_axi_control_WSTRB,
    buff0_reg_6);
  output int_A_11_read_reg;
  output [11:0]q1;
  output int_A_11_read_reg_0;
  output int_A_11_read_reg_1;
  output int_A_11_read_reg_2;
  output int_A_11_read_reg_3;
  output int_A_11_read_reg_4;
  output int_A_11_read_reg_5;
  output int_A_11_read_reg_6;
  output int_A_11_read_reg_7;
  output \q1_reg[4]_0 ;
  output \q1_reg[5]_0 ;
  output int_A_10_read_reg;
  output int_A_10_read_reg_0;
  output int_A_11_read_reg_8;
  output \q1_reg[15]_0 ;
  output int_A_10_read_reg_1;
  output int_A_10_read_reg_2;
  output \q1_reg[24]_0 ;
  output \q1_reg[27]_0 ;
  output int_A_11_read_reg_9;
  output [31:0]q00_8;
  input int_A_11_read;
  input int_A_9_read;
  input int_A_10_read;
  input [19:0]\rdata[30]_i_3 ;
  input [19:0]\rdata[30]_i_3_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[10] ;
  input \rdata_reg[19] ;
  input \rdata_reg[20] ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [1:0]i_fu_789_p3;
  input buff0_reg_3;
  input buff0_reg_4;
  input int_C_ce1;
  input buff0_reg_5;
  input [3:0]s_axi_control_WSTRB;
  input buff0_reg_6;

  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire [1:0]i_fu_789_p3;
  wire int_A_10_read;
  wire int_A_10_read_reg;
  wire int_A_10_read_reg_0;
  wire int_A_10_read_reg_1;
  wire int_A_10_read_reg_2;
  wire int_A_11_read;
  wire int_A_11_read_reg;
  wire int_A_11_read_reg_0;
  wire int_A_11_read_reg_1;
  wire int_A_11_read_reg_2;
  wire int_A_11_read_reg_3;
  wire int_A_11_read_reg_4;
  wire int_A_11_read_reg_5;
  wire int_A_11_read_reg_6;
  wire int_A_11_read_reg_7;
  wire int_A_11_read_reg_8;
  wire int_A_11_read_reg_9;
  wire int_A_9_ce1;
  wire [30:4]int_A_9_q1;
  wire int_A_9_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_8;
  wire [11:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[5]_0 ;
  wire \rdata[10]_i_7_n_0 ;
  wire \rdata[19]_i_7_n_0 ;
  wire \rdata[20]_i_7_n_0 ;
  wire [19:0]\rdata[30]_i_3 ;
  wire [19:0]\rdata[30]_i_3_0 ;
  wire \rdata[6]_i_7_n_0 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_8[0]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__8
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_8[10]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_8[11]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_8[12]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_8[13]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_8[14]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_8[15]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_8[16]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__8
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_8[17]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_8[18]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_8[19]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_8[1]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_8[20]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_8[21]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_8[22]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_8[23]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_8[24]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__8
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__8
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(buff0_reg_6),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_8[25]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__8
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_8[26]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__8
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_8[27]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__8
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_8[28]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__8
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_8[29]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__8
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_8[2]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_8[30]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__8
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_8[31]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__8
       (.I0(int_C_ce1),
        .I1(buff0_reg_5),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_8[3]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_8[4]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_8[5]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_8[6]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_8[7]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_8[8]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__8
       (.I0(buff0_reg_5),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(buff0_reg),
        .A1(buff0_reg_0),
        .A2(buff0_reg_1),
        .A3(buff0_reg_2),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_8[9]),
        .DPRA0(i_fu_789_p3[0]),
        .DPRA1(buff0_reg_3),
        .DPRA2(i_fu_789_p3[1]),
        .DPRA3(buff0_reg_4),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__8 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_A_9_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[10]),
        .Q(int_A_9_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[11]),
        .Q(int_A_9_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[12]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[13]),
        .Q(int_A_9_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[14]),
        .Q(int_A_9_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[15]),
        .Q(int_A_9_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[16]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[17]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[18]),
        .Q(int_A_9_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[19]),
        .Q(int_A_9_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[20]),
        .Q(int_A_9_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[21]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[22]),
        .Q(int_A_9_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[23]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[24]),
        .Q(int_A_9_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[25]),
        .Q(int_A_9_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[26]),
        .Q(int_A_9_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[27]),
        .Q(int_A_9_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[28]),
        .Q(int_A_9_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[29]),
        .Q(int_A_9_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[30]),
        .Q(int_A_9_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[31]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[4]),
        .Q(int_A_9_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[5]),
        .Q(int_A_9_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[6]),
        .Q(int_A_9_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[7]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[8]),
        .Q(int_A_9_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_A_9_ce1),
        .D(q10[9]),
        .Q(q1[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h5350535F)) 
    \rdata[10]_i_7 
       (.I0(int_A_9_q1[10]),
        .I1(\rdata[30]_i_3 [4]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3_0 [4]),
        .O(\rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[11]_i_8 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[11]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [5]),
        .I5(\rdata[30]_i_3_0 [5]),
        .O(int_A_11_read_reg_0));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    \rdata[13]_i_12 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[13]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [6]),
        .I5(\rdata[30]_i_3_0 [6]),
        .O(int_A_11_read_reg_8));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[14]_i_8 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[14]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [7]),
        .I5(\rdata[30]_i_3_0 [7]),
        .O(int_A_11_read_reg_1));
  LUT6 #(
    .INIT(64'h5555333355550FFF)) 
    \rdata[15]_i_12 
       (.I0(int_A_9_q1[15]),
        .I1(\rdata[30]_i_3 [8]),
        .I2(int_A_11_read),
        .I3(\rdata[30]_i_3_0 [8]),
        .I4(int_A_9_read),
        .I5(int_A_10_read),
        .O(\q1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[18]_i_11 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[18]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [9]),
        .I5(\rdata[30]_i_3_0 [9]),
        .O(int_A_11_read_reg_2));
  LUT5 #(
    .INIT(32'h5350535F)) 
    \rdata[19]_i_7 
       (.I0(int_A_9_q1[19]),
        .I1(\rdata[30]_i_3 [10]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3_0 [10]),
        .O(\rdata[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h5350535F)) 
    \rdata[20]_i_7 
       (.I0(int_A_9_q1[20]),
        .I1(\rdata[30]_i_3 [11]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3_0 [11]),
        .O(\rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[22]_i_12 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[22]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [12]),
        .I5(\rdata[30]_i_3_0 [12]),
        .O(int_A_11_read_reg_3));
  LUT6 #(
    .INIT(64'h5555333355550FFF)) 
    \rdata[24]_i_12 
       (.I0(int_A_9_q1[24]),
        .I1(\rdata[30]_i_3 [13]),
        .I2(int_A_11_read),
        .I3(\rdata[30]_i_3_0 [13]),
        .I4(int_A_9_read),
        .I5(int_A_10_read),
        .O(\q1_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[25]_i_8 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[25]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [14]),
        .I5(\rdata[30]_i_3_0 [14]),
        .O(int_A_11_read_reg_4));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[26]_i_8 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[26]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [15]),
        .I5(\rdata[30]_i_3_0 [15]),
        .O(int_A_11_read_reg_5));
  LUT6 #(
    .INIT(64'h5555333355550FFF)) 
    \rdata[27]_i_12 
       (.I0(int_A_9_q1[27]),
        .I1(\rdata[30]_i_3 [16]),
        .I2(int_A_11_read),
        .I3(\rdata[30]_i_3_0 [16]),
        .I4(int_A_9_read),
        .I5(int_A_10_read),
        .O(\q1_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[28]_i_8 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[28]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [17]),
        .I5(\rdata[30]_i_3_0 [17]),
        .O(int_A_11_read_reg_6));
  LUT6 #(
    .INIT(64'h30353F35303F3F3F)) 
    \rdata[29]_i_12 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[29]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [18]),
        .I5(\rdata[30]_i_3_0 [18]),
        .O(int_A_11_read_reg_9));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[30]_i_8 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[30]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [19]),
        .I5(\rdata[30]_i_3_0 [19]),
        .O(int_A_11_read_reg_7));
  LUT6 #(
    .INIT(64'h5555333355550FFF)) 
    \rdata[4]_i_12 
       (.I0(int_A_9_q1[4]),
        .I1(\rdata[30]_i_3 [0]),
        .I2(int_A_11_read),
        .I3(\rdata[30]_i_3_0 [0]),
        .I4(int_A_9_read),
        .I5(int_A_10_read),
        .O(\q1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h5555333355550FFF)) 
    \rdata[5]_i_12 
       (.I0(int_A_9_q1[5]),
        .I1(\rdata[30]_i_3 [1]),
        .I2(int_A_11_read),
        .I3(\rdata[30]_i_3_0 [1]),
        .I4(int_A_9_read),
        .I5(int_A_10_read),
        .O(\q1_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h5350535F)) 
    \rdata[6]_i_7 
       (.I0(int_A_9_q1[6]),
        .I1(\rdata[30]_i_3 [2]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3_0 [2]),
        .O(\rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCAC0CACFC0C0C0)) 
    \rdata[8]_i_8 
       (.I0(int_A_11_read),
        .I1(int_A_9_q1[8]),
        .I2(int_A_9_read),
        .I3(int_A_10_read),
        .I4(\rdata[30]_i_3 [3]),
        .I5(\rdata[30]_i_3_0 [3]),
        .O(int_A_11_read_reg));
  MUXF7 \rdata_reg[10]_i_3 
       (.I0(\rdata[10]_i_7_n_0 ),
        .I1(\rdata_reg[10] ),
        .O(int_A_10_read_reg_0),
        .S(\rdata_reg[6] ));
  MUXF7 \rdata_reg[19]_i_3 
       (.I0(\rdata[19]_i_7_n_0 ),
        .I1(\rdata_reg[19] ),
        .O(int_A_10_read_reg_1),
        .S(\rdata_reg[6] ));
  MUXF7 \rdata_reg[20]_i_3 
       (.I0(\rdata[20]_i_7_n_0 ),
        .I1(\rdata_reg[20] ),
        .O(int_A_10_read_reg_2),
        .S(\rdata_reg[6] ));
  MUXF7 \rdata_reg[6]_i_3 
       (.I0(\rdata[6]_i_7_n_0 ),
        .I1(\rdata_reg[6]_0 ),
        .O(int_A_10_read_reg),
        .S(\rdata_reg[6] ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_30
   (\q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[29]_0 ,
    D,
    \q1_reg[0]_0 ,
    \q1_reg[5]_0 ,
    q1,
    \q1_reg[6]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[11]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[24]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[30]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[9]_0 ,
    \q1_reg[7]_0 ,
    \q1_reg[3]_0 ,
    \q1_reg[2]_0 ,
    \q1_reg[1]_0 ,
    \s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_15,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[12]_2 ,
    \rdata_reg[12]_3 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[18]_1 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[18]_2 ,
    \rdata_reg[18]_3 ,
    \rdata_reg[18]_4 ,
    \rdata_reg[18]_5 ,
    \rdata_reg[18]_6 ,
    \rdata[30]_i_5 ,
    \rdata[0]_i_2 ,
    \rdata[0]_i_2_0 ,
    \rdata[30]_i_5_0 ,
    \rdata[30]_i_12_0 ,
    int_A_15_read,
    \rdata[30]_i_12_1 ,
    int_B_0_read,
    int_B_1_read,
    \rdata[8]_i_5 ,
    \rdata[8]_i_5_0 ,
    \rdata[12]_i_3_0 ,
    \rdata[12]_i_3_1 ,
    \rdata[13]_i_3_0 ,
    \rdata[13]_i_3_1 ,
    \rdata[18]_i_2_0 ,
    \rdata[18]_i_2_1 ,
    \rdata[19]_i_5 ,
    \rdata[19]_i_5_0 ,
    \rdata[20]_i_5 ,
    \rdata[20]_i_5_0 ,
    \rdata[22]_i_3_0 ,
    \rdata[22]_i_3_1 ,
    \rdata[23]_i_3_0 ,
    \rdata[23]_i_3_1 ,
    \rdata[29]_i_3_0 ,
    \rdata[29]_i_3_1 ,
    \rdata[30]_i_5_1 ,
    \rdata[30]_i_5_2 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[29]_0 ;
  output [0:0]D;
  output \q1_reg[0]_0 ;
  output \q1_reg[5]_0 ;
  output [6:0]q1;
  output \q1_reg[6]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[11]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[24]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[30]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[9]_0 ;
  output \q1_reg[7]_0 ;
  output \q1_reg[3]_0 ;
  output \q1_reg[2]_0 ;
  output \q1_reg[1]_0 ;
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_15;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[12]_2 ;
  input \rdata_reg[12]_3 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[23] ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[18]_1 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[18]_2 ;
  input \rdata_reg[18]_3 ;
  input \rdata_reg[18]_4 ;
  input \rdata_reg[18]_5 ;
  input \rdata_reg[18]_6 ;
  input \rdata[30]_i_5 ;
  input \rdata[0]_i_2 ;
  input \rdata[0]_i_2_0 ;
  input \rdata[30]_i_5_0 ;
  input [24:0]\rdata[30]_i_12_0 ;
  input int_A_15_read;
  input [24:0]\rdata[30]_i_12_1 ;
  input int_B_0_read;
  input int_B_1_read;
  input \rdata[8]_i_5 ;
  input \rdata[8]_i_5_0 ;
  input \rdata[12]_i_3_0 ;
  input \rdata[12]_i_3_1 ;
  input \rdata[13]_i_3_0 ;
  input \rdata[13]_i_3_1 ;
  input \rdata[18]_i_2_0 ;
  input \rdata[18]_i_2_1 ;
  input \rdata[19]_i_5 ;
  input \rdata[19]_i_5_0 ;
  input \rdata[20]_i_5 ;
  input \rdata[20]_i_5_0 ;
  input \rdata[22]_i_3_0 ;
  input \rdata[22]_i_3_1 ;
  input \rdata[23]_i_3_0 ;
  input \rdata[23]_i_3_1 ;
  input \rdata[29]_i_3_0 ;
  input \rdata[29]_i_3_1 ;
  input \rdata[30]_i_5_1 ;
  input \rdata[30]_i_5_2 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [0:0]D;
  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_A_15_read;
  wire int_B_0_ce1;
  wire [30:0]int_B_0_q1;
  wire int_B_0_read;
  wire int_B_1_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_15;
  wire [6:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[1]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[30]_0 ;
  wire \q1_reg[3]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[8]_0 ;
  wire \q1_reg[9]_0 ;
  wire \rdata[0]_i_16_n_0 ;
  wire \rdata[0]_i_2 ;
  wire \rdata[0]_i_2_0 ;
  wire \rdata[12]_i_14_n_0 ;
  wire \rdata[12]_i_3_0 ;
  wire \rdata[12]_i_3_1 ;
  wire \rdata[12]_i_7_n_0 ;
  wire \rdata[13]_i_14_n_0 ;
  wire \rdata[13]_i_3_0 ;
  wire \rdata[13]_i_3_1 ;
  wire \rdata[13]_i_7_n_0 ;
  wire \rdata[18]_i_13_n_0 ;
  wire \rdata[18]_i_2_0 ;
  wire \rdata[18]_i_2_1 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_6_n_0 ;
  wire \rdata[19]_i_14_n_0 ;
  wire \rdata[19]_i_5 ;
  wire \rdata[19]_i_5_0 ;
  wire \rdata[20]_i_14_n_0 ;
  wire \rdata[20]_i_5 ;
  wire \rdata[20]_i_5_0 ;
  wire \rdata[22]_i_14_n_0 ;
  wire \rdata[22]_i_3_0 ;
  wire \rdata[22]_i_3_1 ;
  wire \rdata[22]_i_7_n_0 ;
  wire \rdata[23]_i_14_n_0 ;
  wire \rdata[23]_i_3_0 ;
  wire \rdata[23]_i_3_1 ;
  wire \rdata[23]_i_7_n_0 ;
  wire \rdata[29]_i_14_n_0 ;
  wire \rdata[29]_i_3_0 ;
  wire \rdata[29]_i_3_1 ;
  wire \rdata[29]_i_7_n_0 ;
  wire [24:0]\rdata[30]_i_12_0 ;
  wire [24:0]\rdata[30]_i_12_1 ;
  wire \rdata[30]_i_14_n_0 ;
  wire \rdata[30]_i_5 ;
  wire \rdata[30]_i_5_0 ;
  wire \rdata[30]_i_5_1 ;
  wire \rdata[30]_i_5_2 ;
  wire \rdata[8]_i_14_n_0 ;
  wire \rdata[8]_i_5 ;
  wire \rdata[8]_i_5_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[12]_2 ;
  wire \rdata_reg[12]_3 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[18]_1 ;
  wire \rdata_reg[18]_2 ;
  wire \rdata_reg[18]_3 ;
  wire \rdata_reg[18]_4 ;
  wire \rdata_reg[18]_5 ;
  wire \rdata_reg[18]_6 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_15[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__15
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(\q1_reg[0]_1 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__14
       (.I0(s_axi_control_ARADDR[0]),
        .I1(\q1_reg[0]_1 ),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__14
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\q1_reg[0]_1 ),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__14
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\q1_reg[0]_1 ),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__14
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\q1_reg[0]_1 ),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_15[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_15[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_15[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_15[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_15[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_15[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_15[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__15
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(\q1_reg[0]_1 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_15[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_15[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_15[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_15[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_15[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_15[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_15[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_15[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_15[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__15
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__15
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(\q1_reg[0]_1 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_15[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__15
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_15[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__15
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_15[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__15
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_15[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__15
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_15[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__15
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_15[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_15[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__15
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_15[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__15
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_15[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_15[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_15[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_15[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_15[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_15[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__15
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(\q1_reg[0]_1 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_15[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__15 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_1 ),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_0_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[0]),
        .Q(int_B_0_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[10]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[11]),
        .Q(int_B_0_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[12]),
        .Q(int_B_0_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[13]),
        .Q(int_B_0_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[14]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[15]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[16]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[17]),
        .Q(int_B_0_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[18]),
        .Q(int_B_0_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[19]),
        .Q(int_B_0_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[1]),
        .Q(int_B_0_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[20]),
        .Q(int_B_0_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[21]),
        .Q(int_B_0_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[22]),
        .Q(int_B_0_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[23]),
        .Q(int_B_0_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[24]),
        .Q(int_B_0_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[25]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[26]),
        .Q(int_B_0_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[27]),
        .Q(int_B_0_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[28]),
        .Q(int_B_0_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[29]),
        .Q(int_B_0_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[2]),
        .Q(int_B_0_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[30]),
        .Q(int_B_0_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[31]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[3]),
        .Q(int_B_0_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[4]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[5]),
        .Q(int_B_0_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[6]),
        .Q(int_B_0_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[7]),
        .Q(int_B_0_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[8]),
        .Q(int_B_0_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_0_ce1),
        .D(q10[9]),
        .Q(int_B_0_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \rdata[0]_i_16 
       (.I0(int_B_0_q1[0]),
        .I1(int_B_0_read),
        .I2(\rdata[30]_i_12_0 [0]),
        .I3(int_B_1_read),
        .I4(\rdata[30]_i_12_1 [0]),
        .I5(int_A_15_read),
        .O(\rdata[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00A2AAAA)) 
    \rdata[0]_i_9 
       (.I0(\rdata[0]_i_16_n_0 ),
        .I1(\rdata[30]_i_5 ),
        .I2(\rdata[0]_i_2 ),
        .I3(\rdata[0]_i_2_0 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\q1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[11]_i_16 
       (.I0(int_B_0_q1[11]),
        .I1(\rdata[30]_i_12_0 [9]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [9]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\q1_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[12]_i_14 
       (.I0(int_B_0_q1[12]),
        .I1(\rdata[30]_i_12_0 [10]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [10]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\rdata[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_7_n_0 ),
        .I1(\rdata_reg[12] ),
        .I2(\rdata_reg[12]_0 ),
        .I3(\rdata_reg[12]_1 ),
        .I4(\rdata_reg[12]_2 ),
        .I5(\rdata_reg[12]_3 ),
        .O(\q1_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \rdata[12]_i_7 
       (.I0(\rdata[12]_i_14_n_0 ),
        .I1(\rdata[12]_i_3_0 ),
        .I2(\rdata[12]_i_3_1 ),
        .I3(\rdata[30]_i_5 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[13]_i_14 
       (.I0(int_B_0_q1[13]),
        .I1(\rdata[30]_i_12_0 [11]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [11]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\rdata[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_7_n_0 ),
        .I1(\rdata_reg[13] ),
        .I2(\rdata_reg[13]_0 ),
        .I3(\rdata_reg[13]_1 ),
        .I4(\rdata_reg[12]_2 ),
        .I5(\rdata_reg[12]_3 ),
        .O(\q1_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rdata[13]_i_7 
       (.I0(\rdata[13]_i_14_n_0 ),
        .I1(\rdata[13]_i_3_0 ),
        .I2(\rdata[30]_i_5 ),
        .I3(\rdata[13]_i_3_1 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[17]_i_15 
       (.I0(int_B_0_q1[17]),
        .I1(\rdata[30]_i_12_0 [12]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [12]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\q1_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata_reg[18]_2 ),
        .I2(\rdata_reg[18]_3 ),
        .I3(\rdata_reg[18]_4 ),
        .I4(\rdata_reg[18]_5 ),
        .I5(\rdata_reg[18]_6 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[18]_i_13 
       (.I0(int_B_0_q1[18]),
        .I1(\rdata[30]_i_12_0 [13]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [13]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\rdata[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \rdata[18]_i_2 
       (.I0(\rdata[18]_i_6_n_0 ),
        .I1(\rdata_reg[18] ),
        .I2(\rdata_reg[18]_0 ),
        .I3(\rdata_reg[18]_1 ),
        .I4(\rdata_reg[12]_2 ),
        .I5(\rdata_reg[12]_3 ),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \rdata[18]_i_6 
       (.I0(\rdata[18]_i_13_n_0 ),
        .I1(\rdata[18]_i_2_0 ),
        .I2(\rdata[18]_i_2_1 ),
        .I3(\rdata[30]_i_5 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\rdata[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \rdata[19]_i_12 
       (.I0(\rdata[19]_i_14_n_0 ),
        .I1(\rdata[19]_i_5 ),
        .I2(\rdata[19]_i_5_0 ),
        .I3(\rdata[30]_i_5 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F50FFF)) 
    \rdata[19]_i_14 
       (.I0(int_B_0_q1[19]),
        .I1(\rdata[30]_i_12_0 [14]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [14]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\rdata[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \rdata[1]_i_10 
       (.I0(int_B_0_q1[1]),
        .I1(int_B_0_read),
        .I2(\rdata[30]_i_12_0 [1]),
        .I3(int_B_1_read),
        .I4(\rdata[30]_i_12_1 [1]),
        .I5(int_A_15_read),
        .O(\q1_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \rdata[20]_i_12 
       (.I0(\rdata[20]_i_14_n_0 ),
        .I1(\rdata[20]_i_5 ),
        .I2(\rdata[30]_i_5 ),
        .I3(\rdata[20]_i_5_0 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\q1_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F50FFF)) 
    \rdata[20]_i_14 
       (.I0(int_B_0_q1[20]),
        .I1(\rdata[30]_i_12_0 [15]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [15]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\rdata[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \rdata[21]_i_8 
       (.I0(int_B_0_q1[21]),
        .I1(int_B_0_read),
        .I2(\rdata[30]_i_12_0 [16]),
        .I3(int_B_1_read),
        .I4(\rdata[30]_i_12_1 [16]),
        .I5(int_A_15_read),
        .O(\q1_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[22]_i_14 
       (.I0(int_B_0_q1[22]),
        .I1(\rdata[30]_i_12_0 [17]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [17]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\rdata[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \rdata[22]_i_3 
       (.I0(\rdata[22]_i_7_n_0 ),
        .I1(\rdata_reg[22] ),
        .I2(\rdata_reg[22]_0 ),
        .I3(\rdata_reg[22]_1 ),
        .I4(\rdata_reg[12]_2 ),
        .I5(\rdata_reg[12]_3 ),
        .O(\q1_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rdata[22]_i_7 
       (.I0(\rdata[22]_i_14_n_0 ),
        .I1(\rdata[22]_i_3_0 ),
        .I2(\rdata[30]_i_5 ),
        .I3(\rdata[22]_i_3_1 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \rdata[23]_i_14 
       (.I0(int_B_0_q1[23]),
        .I1(int_B_0_read),
        .I2(\rdata[30]_i_12_0 [18]),
        .I3(int_B_1_read),
        .I4(\rdata[30]_i_12_1 [18]),
        .I5(int_A_15_read),
        .O(\rdata[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \rdata[23]_i_3 
       (.I0(\rdata[23]_i_7_n_0 ),
        .I1(\rdata_reg[23] ),
        .I2(\rdata_reg[23]_0 ),
        .I3(\rdata_reg[23]_1 ),
        .I4(\rdata_reg[12]_2 ),
        .I5(\rdata_reg[12]_3 ),
        .O(\q1_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rdata[23]_i_7 
       (.I0(\rdata[23]_i_14_n_0 ),
        .I1(\rdata[23]_i_3_0 ),
        .I2(\rdata[30]_i_5 ),
        .I3(\rdata[23]_i_3_1 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[24]_i_9 
       (.I0(int_B_0_q1[24]),
        .I1(\rdata[30]_i_12_0 [19]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [19]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\q1_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[26]_i_16 
       (.I0(int_B_0_q1[26]),
        .I1(\rdata[30]_i_12_0 [20]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [20]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\q1_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000B888B888)) 
    \rdata[27]_i_10 
       (.I0(int_B_0_q1[27]),
        .I1(int_B_0_read),
        .I2(\rdata[30]_i_12_0 [21]),
        .I3(int_B_1_read),
        .I4(\rdata[30]_i_12_1 [21]),
        .I5(int_A_15_read),
        .O(\q1_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[28]_i_16 
       (.I0(int_B_0_q1[28]),
        .I1(\rdata[30]_i_12_0 [22]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [22]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\q1_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[29]_i_14 
       (.I0(int_B_0_q1[29]),
        .I1(\rdata[30]_i_12_0 [23]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [23]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\rdata[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \rdata[29]_i_3 
       (.I0(\rdata[29]_i_7_n_0 ),
        .I1(\rdata_reg[29] ),
        .I2(\rdata_reg[29]_0 ),
        .I3(\rdata_reg[29]_1 ),
        .I4(\rdata_reg[12]_2 ),
        .I5(\rdata_reg[12]_3 ),
        .O(\q1_reg[29]_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \rdata[29]_i_7 
       (.I0(\rdata[29]_i_14_n_0 ),
        .I1(\rdata[29]_i_3_0 ),
        .I2(\rdata[30]_i_5 ),
        .I3(\rdata[29]_i_3_1 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \rdata[2]_i_9 
       (.I0(int_B_0_q1[2]),
        .I1(int_B_0_read),
        .I2(\rdata[30]_i_12_0 [2]),
        .I3(int_B_1_read),
        .I4(\rdata[30]_i_12_1 [2]),
        .I5(int_A_15_read),
        .O(\q1_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h8A80AAAA)) 
    \rdata[30]_i_12 
       (.I0(\rdata[30]_i_14_n_0 ),
        .I1(\rdata[30]_i_5_1 ),
        .I2(\rdata[30]_i_5 ),
        .I3(\rdata[30]_i_5_2 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\q1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F50FFF)) 
    \rdata[30]_i_14 
       (.I0(int_B_0_q1[30]),
        .I1(\rdata[30]_i_12_0 [24]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [24]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\rdata[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \rdata[3]_i_8 
       (.I0(int_B_0_q1[3]),
        .I1(int_B_0_read),
        .I2(\rdata[30]_i_12_0 [3]),
        .I3(int_B_1_read),
        .I4(\rdata[30]_i_12_1 [3]),
        .I5(int_A_15_read),
        .O(\q1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[5]_i_9 
       (.I0(int_B_0_q1[5]),
        .I1(\rdata[30]_i_12_0 [4]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [4]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\q1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFC0CFA0AF000)) 
    \rdata[6]_i_16 
       (.I0(int_B_0_q1[6]),
        .I1(\rdata[30]_i_12_0 [5]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [5]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\q1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \rdata[7]_i_9 
       (.I0(int_B_0_q1[7]),
        .I1(int_B_0_read),
        .I2(\rdata[30]_i_12_0 [6]),
        .I3(int_B_1_read),
        .I4(\rdata[30]_i_12_1 [6]),
        .I5(int_A_15_read),
        .O(\q1_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \rdata[8]_i_12 
       (.I0(\rdata[8]_i_14_n_0 ),
        .I1(\rdata[8]_i_5 ),
        .I2(\rdata[8]_i_5_0 ),
        .I3(\rdata[30]_i_5 ),
        .I4(\rdata[30]_i_5_0 ),
        .O(\q1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h05F503F305F50FFF)) 
    \rdata[8]_i_14 
       (.I0(int_B_0_q1[8]),
        .I1(\rdata[30]_i_12_0 [7]),
        .I2(int_A_15_read),
        .I3(\rdata[30]_i_12_1 [7]),
        .I4(int_B_0_read),
        .I5(int_B_1_read),
        .O(\rdata[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \rdata[9]_i_7 
       (.I0(int_B_0_q1[9]),
        .I1(int_B_0_read),
        .I2(\rdata[30]_i_12_0 [8]),
        .I3(int_B_1_read),
        .I4(\rdata[30]_i_12_1 [8]),
        .I5(int_A_15_read),
        .O(\q1_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_31
   (\s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_16,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB,
    tmp_product_0);
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_16;
  output [31:0]q1;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;
  input tmp_product_0;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_1_ce1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_16;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product_0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_16[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__16
       (.I0(tmp_product_0),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__13
       (.I0(s_axi_control_ARADDR[0]),
        .I1(\q1_reg[0]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__13
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\q1_reg[0]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__13
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\q1_reg[0]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__13
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\q1_reg[0]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_16[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_16[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_16[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_16[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_16[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_16[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_16[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__16
       (.I0(tmp_product_0),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_16[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_16[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_16[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_16[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_16[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_16[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_16[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_16[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_16[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__16
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__16
       (.I0(tmp_product_0),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_16[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__16
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_16[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__16
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_16[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__16
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_16[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__16
       (.I0(int_C_ce1),
        .I1(tmp_product_0),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_16[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__16
       (.I0(int_C_ce1),
        .I1(tmp_product_0),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_16[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_16[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__16
       (.I0(int_C_ce1),
        .I1(tmp_product_0),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_16[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__16
       (.I0(int_C_ce1),
        .I1(tmp_product_0),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_16[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_16[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_16[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_16[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_16[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_16[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__16
       (.I0(tmp_product_0),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_16[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__16 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_1_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_1_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_32
   (\s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_25,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_25;
  output [31:0]q1;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_10_ce1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_25;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_25[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__25
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__4
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__4
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__4
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__4
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_25[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_25[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_25[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_25[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_25[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_25[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_25[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__25
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_25[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_25[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_25[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_25[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_25[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_25[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_25[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_25[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_25[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__25
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__25
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_25[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__25
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_25[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__25
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_25[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__25
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_25[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__25
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_25[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__25
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_25[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_25[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__25
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_25[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__25
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_25[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_25[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_25[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_25[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_25[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_25[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__25
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_25[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__25 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_10_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_10_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_33
   (int_A_14_read_reg,
    \q1_reg[0]_0 ,
    q1,
    \q1_reg[1]_0 ,
    \q1_reg[2]_0 ,
    \q1_reg[5]_0 ,
    \q1_reg[6]_0 ,
    \q1_reg[14]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[30]_0 ,
    \q1_reg[31]_0 ,
    \s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_26,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[26]_2 ,
    \rdata_reg[26]_3 ,
    \rdata[31]_i_11 ,
    int_B_11_read,
    int_B_12_read,
    \rdata[31]_i_11_0 ,
    \rdata[31]_i_11_1 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output int_A_14_read_reg;
  output \q1_reg[0]_0 ;
  output [15:0]q1;
  output \q1_reg[1]_0 ;
  output \q1_reg[2]_0 ;
  output \q1_reg[5]_0 ;
  output \q1_reg[6]_0 ;
  output \q1_reg[14]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[30]_0 ;
  output \q1_reg[31]_0 ;
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_26;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[26]_2 ;
  input \rdata_reg[26]_3 ;
  input \rdata[31]_i_11 ;
  input int_B_11_read;
  input int_B_12_read;
  input [15:0]\rdata[31]_i_11_0 ;
  input [15:0]\rdata[31]_i_11_1 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_A_14_read_reg;
  wire int_B_11_ce1;
  wire [31:0]int_B_11_q1;
  wire int_B_11_read;
  wire int_B_12_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_26;
  wire [15:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[14]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[1]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[30]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[6]_0 ;
  wire \rdata[26]_i_9_n_0 ;
  wire \rdata[31]_i_11 ;
  wire [15:0]\rdata[31]_i_11_0 ;
  wire [15:0]\rdata[31]_i_11_1 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[26]_2 ;
  wire \rdata_reg[26]_3 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_26[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__26
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__3
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__3
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_26[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_26[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_26[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_26[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_26[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_26[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_26[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__26
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_26[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_26[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_26[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_26[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_26[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_26[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_26[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_26[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_26[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__26
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__26
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_26[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__26
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_26[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__26
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_26[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__26
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_26[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__26
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_26[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__26
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_26[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_26[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__26
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_26[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__26
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_26[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_26[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_26[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_26[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_26[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_26[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__26
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_26[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__26 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_1 ),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_11_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[0]),
        .Q(int_B_11_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[10]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[11]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[12]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[13]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[14]),
        .Q(int_B_11_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[15]),
        .Q(int_B_11_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[16]),
        .Q(int_B_11_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[17]),
        .Q(int_B_11_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[18]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[19]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[1]),
        .Q(int_B_11_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[20]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[21]),
        .Q(int_B_11_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[22]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[23]),
        .Q(int_B_11_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[24]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[25]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[26]),
        .Q(int_B_11_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[27]),
        .Q(int_B_11_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[28]),
        .Q(int_B_11_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[29]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[2]),
        .Q(int_B_11_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[30]),
        .Q(int_B_11_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[31]),
        .Q(int_B_11_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[3]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[4]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[5]),
        .Q(int_B_11_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[6]),
        .Q(int_B_11_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[7]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[8]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_11_ce1),
        .D(q10[9]),
        .Q(q1[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[0]_i_7 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[0]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [0]),
        .I5(\rdata[31]_i_11_1 [0]),
        .O(\q1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[14]_i_10 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[14]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [5]),
        .I5(\rdata[31]_i_11_1 [5]),
        .O(\q1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[15]_i_7 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[15]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [6]),
        .I5(\rdata[31]_i_11_1 [6]),
        .O(\q1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[16]_i_9 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[16]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [7]),
        .I5(\rdata[31]_i_11_1 [7]),
        .O(\q1_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[17]_i_8 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[17]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [8]),
        .I5(\rdata[31]_i_11_1 [8]),
        .O(\q1_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[1]_i_12 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[1]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [1]),
        .I5(\rdata[31]_i_11_1 [1]),
        .O(\q1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[21]_i_10 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[21]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [9]),
        .I5(\rdata[31]_i_11_1 [9]),
        .O(\q1_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[23]_i_9 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[23]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [10]),
        .I5(\rdata[31]_i_11_1 [10]),
        .O(\q1_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[26]_i_5 
       (.I0(\rdata_reg[26] ),
        .I1(\rdata_reg[26]_0 ),
        .I2(\rdata[26]_i_9_n_0 ),
        .I3(\rdata_reg[26]_1 ),
        .I4(\rdata_reg[26]_2 ),
        .I5(\rdata_reg[26]_3 ),
        .O(int_A_14_read_reg));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[26]_i_9 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[26]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [11]),
        .I5(\rdata[31]_i_11_1 [11]),
        .O(\rdata[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[27]_i_7 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[27]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [12]),
        .I5(\rdata[31]_i_11_1 [12]),
        .O(\q1_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[28]_i_10 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[28]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [13]),
        .I5(\rdata[31]_i_11_1 [13]),
        .O(\q1_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[2]_i_11 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[2]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [2]),
        .I5(\rdata[31]_i_11_1 [2]),
        .O(\q1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[30]_i_10 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[30]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [14]),
        .I5(\rdata[31]_i_11_1 [14]),
        .O(\q1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[31]_i_19 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[31]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [15]),
        .I5(\rdata[31]_i_11_1 [15]),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[5]_i_7 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[5]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [3]),
        .I5(\rdata[31]_i_11_1 [3]),
        .O(\q1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[6]_i_10 
       (.I0(\rdata[31]_i_11 ),
        .I1(int_B_11_q1[6]),
        .I2(int_B_11_read),
        .I3(int_B_12_read),
        .I4(\rdata[31]_i_11_0 [4]),
        .I5(\rdata[31]_i_11_1 [4]),
        .O(\q1_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_34
   (\s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_27,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_27;
  output [31:0]q1;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_12_ce1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_27;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_27[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__27
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__2
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__2
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_27[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_27[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_27[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_27[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_27[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_27[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_27[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__27
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_27[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_27[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_27[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_27[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_27[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_27[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_27[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_27[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_27[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__27
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__27
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_27[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__27
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_27[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__27
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_27[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__27
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_27[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__27
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_27[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__27
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_27[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_27[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__27
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_27[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__27
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_27[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_27[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_27[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_27[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_27[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_27[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__27
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_27[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__27 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_12_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_12_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_35
   (int_B_7_read_reg,
    int_B_7_read_reg_0,
    int_B_12_read_reg,
    q1,
    int_B_12_read_reg_0,
    int_B_12_read_reg_1,
    int_B_12_read_reg_2,
    int_B_12_read_reg_3,
    int_B_12_read_reg_4,
    int_B_12_read_reg_5,
    int_B_12_read_reg_6,
    int_B_12_read_reg_7,
    int_B_12_read_reg_8,
    int_B_12_read_reg_9,
    int_B_12_read_reg_10,
    int_B_12_read_reg_11,
    int_B_12_read_reg_12,
    \s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_28,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[4]_1 ,
    \rdata_reg[4]_2 ,
    \rdata_reg[4]_3 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[24]_2 ,
    \rdata[29]_i_3 ,
    int_B_12_read,
    int_B_11_read,
    \rdata[29]_i_3_0 ,
    \rdata[29]_i_3_1 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output int_B_7_read_reg;
  output int_B_7_read_reg_0;
  output int_B_12_read_reg;
  output [15:0]q1;
  output int_B_12_read_reg_0;
  output int_B_12_read_reg_1;
  output int_B_12_read_reg_2;
  output int_B_12_read_reg_3;
  output int_B_12_read_reg_4;
  output int_B_12_read_reg_5;
  output int_B_12_read_reg_6;
  output int_B_12_read_reg_7;
  output int_B_12_read_reg_8;
  output int_B_12_read_reg_9;
  output int_B_12_read_reg_10;
  output int_B_12_read_reg_11;
  output int_B_12_read_reg_12;
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_28;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[4]_2 ;
  input \rdata_reg[4]_3 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[24]_2 ;
  input \rdata[29]_i_3 ;
  input int_B_12_read;
  input int_B_11_read;
  input [15:0]\rdata[29]_i_3_0 ;
  input [15:0]\rdata[29]_i_3_1 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_11_read;
  wire int_B_12_read;
  wire int_B_12_read_reg;
  wire int_B_12_read_reg_0;
  wire int_B_12_read_reg_1;
  wire int_B_12_read_reg_10;
  wire int_B_12_read_reg_11;
  wire int_B_12_read_reg_12;
  wire int_B_12_read_reg_2;
  wire int_B_12_read_reg_3;
  wire int_B_12_read_reg_4;
  wire int_B_12_read_reg_5;
  wire int_B_12_read_reg_6;
  wire int_B_12_read_reg_7;
  wire int_B_12_read_reg_8;
  wire int_B_12_read_reg_9;
  wire int_B_13_ce1;
  wire [29:3]int_B_13_q1;
  wire int_B_7_read_reg;
  wire int_B_7_read_reg_0;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_28;
  wire [15:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \rdata[24]_i_6_n_0 ;
  wire \rdata[29]_i_3 ;
  wire [15:0]\rdata[29]_i_3_0 ;
  wire [15:0]\rdata[29]_i_3_1 ;
  wire \rdata[4]_i_6_n_0 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[24]_2 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[4]_2 ;
  wire \rdata_reg[4]_3 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_28[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__28
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__1
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__1
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__1
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__1
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_28[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_28[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_28[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_28[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_28[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_28[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_28[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__28
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_28[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_28[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_28[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_28[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_28[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_28[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_28[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_28[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_28[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__28
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__28
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_28[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__28
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_28[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__28
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_28[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__28
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_28[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__28
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_28[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__28
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_28[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_28[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__28
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_28[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__28
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_28[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_28[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_28[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_28[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_28[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_28[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__28
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_28[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__28 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_13_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[10]),
        .Q(int_B_13_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[11]),
        .Q(int_B_13_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[12]),
        .Q(int_B_13_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[13]),
        .Q(int_B_13_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[14]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[15]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[16]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[17]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[18]),
        .Q(int_B_13_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[19]),
        .Q(int_B_13_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[20]),
        .Q(int_B_13_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[21]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[22]),
        .Q(int_B_13_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[23]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[24]),
        .Q(int_B_13_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[25]),
        .Q(int_B_13_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[26]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[27]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[28]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[29]),
        .Q(int_B_13_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[30]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[31]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[3]),
        .Q(int_B_13_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[4]),
        .Q(int_B_13_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[5]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[6]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[7]),
        .Q(int_B_13_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[8]),
        .Q(int_B_13_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_13_ce1),
        .D(q10[9]),
        .Q(int_B_13_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[10]_i_11 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[10]),
        .I4(\rdata[29]_i_3_0 [5]),
        .I5(\rdata[29]_i_3_1 [5]),
        .O(int_B_12_read_reg_3));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[11]_i_11 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[11]),
        .I4(\rdata[29]_i_3_0 [6]),
        .I5(\rdata[29]_i_3_1 [6]),
        .O(int_B_12_read_reg_4));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[12]_i_10 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[12]),
        .I4(\rdata[29]_i_3_0 [7]),
        .I5(\rdata[29]_i_3_1 [7]),
        .O(int_B_12_read_reg_5));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[13]_i_10 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[13]),
        .I4(\rdata[29]_i_3_0 [8]),
        .I5(\rdata[29]_i_3_1 [8]),
        .O(int_B_12_read_reg_6));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[18]_i_9 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[18]),
        .I4(\rdata[29]_i_3_0 [9]),
        .I5(\rdata[29]_i_3_1 [9]),
        .O(int_B_12_read_reg_7));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[19]_i_11 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[19]),
        .I4(\rdata[29]_i_3_0 [10]),
        .I5(\rdata[29]_i_3_1 [10]),
        .O(int_B_12_read_reg_8));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[20]_i_11 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[20]),
        .I4(\rdata[29]_i_3_0 [11]),
        .I5(\rdata[29]_i_3_1 [11]),
        .O(int_B_12_read_reg_9));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[22]_i_10 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[22]),
        .I4(\rdata[29]_i_3_0 [12]),
        .I5(\rdata[29]_i_3_1 [12]),
        .O(int_B_12_read_reg_10));
  LUT6 #(
    .INIT(64'h000000000000555D)) 
    \rdata[24]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata[24]_i_6_n_0 ),
        .I2(\rdata_reg[24] ),
        .I3(\rdata_reg[24]_0 ),
        .I4(\rdata_reg[24]_1 ),
        .I5(\rdata_reg[24]_2 ),
        .O(int_B_7_read_reg_0));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[24]_i_6 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[24]),
        .I4(\rdata[29]_i_3_0 [13]),
        .I5(\rdata[29]_i_3_1 [13]),
        .O(\rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[25]_i_11 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[25]),
        .I4(\rdata[29]_i_3_0 [14]),
        .I5(\rdata[29]_i_3_1 [14]),
        .O(int_B_12_read_reg_11));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[29]_i_10 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[29]),
        .I4(\rdata[29]_i_3_0 [15]),
        .I5(\rdata[29]_i_3_1 [15]),
        .O(int_B_12_read_reg_12));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[3]_i_9 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[3]),
        .I4(\rdata[29]_i_3_0 [0]),
        .I5(\rdata[29]_i_3_1 [0]),
        .O(int_B_12_read_reg));
  LUT6 #(
    .INIT(64'h000000000000555D)) 
    \rdata[4]_i_3 
       (.I0(\rdata_reg[4] ),
        .I1(\rdata[4]_i_6_n_0 ),
        .I2(\rdata_reg[4]_0 ),
        .I3(\rdata_reg[4]_1 ),
        .I4(\rdata_reg[4]_2 ),
        .I5(\rdata_reg[4]_3 ),
        .O(int_B_7_read_reg));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[4]_i_6 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[4]),
        .I4(\rdata[29]_i_3_0 [1]),
        .I5(\rdata[29]_i_3_1 [1]),
        .O(\rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[7]_i_10 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[7]),
        .I4(\rdata[29]_i_3_0 [2]),
        .I5(\rdata[29]_i_3_1 [2]),
        .O(int_B_12_read_reg_0));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[8]_i_11 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[8]),
        .I4(\rdata[29]_i_3_0 [3]),
        .I5(\rdata[29]_i_3_1 [3]),
        .O(int_B_12_read_reg_1));
  LUT6 #(
    .INIT(64'h5557F5F75D5FFDFF)) 
    \rdata[9]_i_8 
       (.I0(\rdata[29]_i_3 ),
        .I1(int_B_12_read),
        .I2(int_B_11_read),
        .I3(int_B_13_q1[9]),
        .I4(\rdata[29]_i_3_0 [4]),
        .I5(\rdata[29]_i_3_1 [4]),
        .O(int_B_12_read_reg_2));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_36
   (int_A_14_read_reg,
    int_A_14_read_reg_0,
    int_B_7_read_reg,
    \q1_reg[1]_0 ,
    q1,
    \q1_reg[2]_0 ,
    \q1_reg[3]_0 ,
    \q1_reg[4]_0 ,
    \q1_reg[5]_0 ,
    \q1_reg[7]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[9]_0 ,
    \q1_reg[10]_0 ,
    \q1_reg[11]_0 ,
    \q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[18]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[24]_0 ,
    \q1_reg[25]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[29]_0 ,
    \s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_29,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[28]_2 ,
    \rdata_reg[28]_3 ,
    \rdata_reg[31] ,
    \rdata_reg[31]_0 ,
    \rdata_reg[31]_1 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[27]_2 ,
    \rdata[31]_i_11_0 ,
    int_B_14_read,
    int_B_15_read,
    \rdata[31]_i_11_1 ,
    \rdata[31]_i_11_2 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    select_ln38_fu_781_p3,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output int_A_14_read_reg;
  output int_A_14_read_reg_0;
  output int_B_7_read_reg;
  output \q1_reg[1]_0 ;
  output [3:0]q1;
  output \q1_reg[2]_0 ;
  output \q1_reg[3]_0 ;
  output \q1_reg[4]_0 ;
  output \q1_reg[5]_0 ;
  output \q1_reg[7]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[9]_0 ;
  output \q1_reg[10]_0 ;
  output \q1_reg[11]_0 ;
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[18]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[24]_0 ;
  output \q1_reg[25]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[29]_0 ;
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_29;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[28]_2 ;
  input \rdata_reg[28]_3 ;
  input \rdata_reg[31] ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[31]_1 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[27]_2 ;
  input \rdata[31]_i_11_0 ;
  input int_B_14_read;
  input int_B_15_read;
  input [27:0]\rdata[31]_i_11_1 ;
  input [27:0]\rdata[31]_i_11_2 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]select_ln38_fu_781_p3;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire ap_clk;
  wire int_A_14_read_reg;
  wire int_A_14_read_reg_0;
  wire int_B_14_ce1;
  wire [31:1]int_B_14_q1;
  wire int_B_14_read;
  wire int_B_15_read;
  wire int_B_7_read_reg;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_29;
  wire [3:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[10]_0 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[1]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[25]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[3]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[8]_0 ;
  wire \q1_reg[9]_0 ;
  wire \rdata[27]_i_6_n_0 ;
  wire \rdata[28]_i_9_n_0 ;
  wire \rdata[31]_i_11_0 ;
  wire [27:0]\rdata[31]_i_11_1 ;
  wire [27:0]\rdata[31]_i_11_2 ;
  wire \rdata[31]_i_18_n_0 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[27]_2 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[28]_2 ;
  wire \rdata_reg[28]_3 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [3:0]select_ln38_fu_781_p3;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_29[0]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__29
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__0
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__0
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__0
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__0
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_29[10]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_29[11]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_29[12]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_29[13]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_29[14]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_29[15]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_29[16]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__29
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_29[17]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_29[18]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_29[19]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_29[1]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_29[20]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_29[21]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_29[22]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_29[23]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_29[24]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__29
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__29
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_29[25]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__29
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_29[26]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__29
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_29[27]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__29
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_29[28]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__29
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_29[29]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__29
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_29[2]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_29[30]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__29
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_29[31]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__29
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_29[3]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_29[4]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_29[5]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_29[6]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_29[7]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_29[8]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__29
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_29[9]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__29 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_14_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[10]),
        .Q(int_B_14_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[11]),
        .Q(int_B_14_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[12]),
        .Q(int_B_14_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[13]),
        .Q(int_B_14_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[14]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[15]),
        .Q(int_B_14_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[16]),
        .Q(int_B_14_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[17]),
        .Q(int_B_14_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[18]),
        .Q(int_B_14_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[19]),
        .Q(int_B_14_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[1]),
        .Q(int_B_14_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[20]),
        .Q(int_B_14_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[21]),
        .Q(int_B_14_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[22]),
        .Q(int_B_14_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[23]),
        .Q(int_B_14_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[24]),
        .Q(int_B_14_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[25]),
        .Q(int_B_14_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[26]),
        .Q(int_B_14_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[27]),
        .Q(int_B_14_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[28]),
        .Q(int_B_14_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[29]),
        .Q(int_B_14_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[2]),
        .Q(int_B_14_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[30]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[31]),
        .Q(int_B_14_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[3]),
        .Q(int_B_14_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[4]),
        .Q(int_B_14_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[5]),
        .Q(int_B_14_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[6]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[7]),
        .Q(int_B_14_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[8]),
        .Q(int_B_14_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_14_ce1),
        .D(q10[9]),
        .Q(int_B_14_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[10]_i_10 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[10]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [8]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [8]),
        .O(\q1_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[11]_i_10 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[11]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [9]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [9]),
        .O(\q1_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[12]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[12]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [10]),
        .I5(\rdata[31]_i_11_2 [10]),
        .O(\q1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[13]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[13]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [11]),
        .I5(\rdata[31]_i_11_2 [11]),
        .O(\q1_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[15]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[15]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [12]),
        .I5(\rdata[31]_i_11_2 [12]),
        .O(\q1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h44744777FFFFFFFF)) 
    \rdata[16]_i_10 
       (.I0(int_B_14_q1[16]),
        .I1(int_B_14_read),
        .I2(int_B_15_read),
        .I3(\rdata[31]_i_11_1 [13]),
        .I4(\rdata[31]_i_11_2 [13]),
        .I5(\rdata[31]_i_11_0 ),
        .O(\q1_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[17]_i_7 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[17]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [14]),
        .I5(\rdata[31]_i_11_2 [14]),
        .O(\q1_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[18]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[18]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [15]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [15]),
        .O(\q1_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[19]_i_10 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[19]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [16]),
        .I5(\rdata[31]_i_11_2 [16]),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[1]_i_13 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[1]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [0]),
        .I5(\rdata[31]_i_11_2 [0]),
        .O(\q1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[20]_i_10 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[20]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [17]),
        .I5(\rdata[31]_i_11_2 [17]),
        .O(\q1_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h44744777FFFFFFFF)) 
    \rdata[21]_i_9 
       (.I0(int_B_14_q1[21]),
        .I1(int_B_14_read),
        .I2(int_B_15_read),
        .I3(\rdata[31]_i_11_1 [18]),
        .I4(\rdata[31]_i_11_2 [18]),
        .I5(\rdata[31]_i_11_0 ),
        .O(\q1_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[22]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[22]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [19]),
        .I5(\rdata[31]_i_11_2 [19]),
        .O(\q1_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[23]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[23]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [20]),
        .I5(\rdata[31]_i_11_2 [20]),
        .O(\q1_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[24]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[24]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [21]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [21]),
        .O(\q1_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[25]_i_10 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[25]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [22]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [22]),
        .O(\q1_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[26]_i_10 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[26]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [23]),
        .I5(\rdata[31]_i_11_2 [23]),
        .O(\q1_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h000000000000555D)) 
    \rdata[27]_i_3 
       (.I0(\rdata_reg[28]_0 ),
        .I1(\rdata[27]_i_6_n_0 ),
        .I2(\rdata_reg[27] ),
        .I3(\rdata_reg[27]_0 ),
        .I4(\rdata_reg[27]_1 ),
        .I5(\rdata_reg[27]_2 ),
        .O(int_B_7_read_reg));
  LUT6 #(
    .INIT(64'h44744777FFFFFFFF)) 
    \rdata[27]_i_6 
       (.I0(int_B_14_q1[27]),
        .I1(int_B_14_read),
        .I2(int_B_15_read),
        .I3(\rdata[31]_i_11_1 [24]),
        .I4(\rdata[31]_i_11_2 [24]),
        .I5(\rdata[31]_i_11_0 ),
        .O(\rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[28]_i_5 
       (.I0(\rdata_reg[28] ),
        .I1(\rdata_reg[28]_0 ),
        .I2(\rdata[28]_i_9_n_0 ),
        .I3(\rdata_reg[28]_1 ),
        .I4(\rdata_reg[28]_2 ),
        .I5(\rdata_reg[28]_3 ),
        .O(int_A_14_read_reg));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[28]_i_9 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[28]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [25]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [25]),
        .O(\rdata[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[29]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[29]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [26]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [26]),
        .O(\q1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[2]_i_12 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[2]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [1]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [1]),
        .O(\q1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[31]_i_11 
       (.I0(\rdata_reg[28] ),
        .I1(\rdata_reg[28]_0 ),
        .I2(\rdata[31]_i_18_n_0 ),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[31]_0 ),
        .I5(\rdata_reg[31]_1 ),
        .O(int_A_14_read_reg_0));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[31]_i_18 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[31]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [27]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [27]),
        .O(\rdata[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[3]_i_10 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[3]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [2]),
        .I5(\rdata[31]_i_11_2 [2]),
        .O(\q1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[4]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[4]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [3]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [3]),
        .O(\q1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[5]_i_8 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[5]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [4]),
        .I5(\rdata[31]_i_11_2 [4]),
        .O(\q1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h8A8A808A8A808080)) 
    \rdata[7]_i_11 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[7]),
        .I2(int_B_14_read),
        .I3(int_B_15_read),
        .I4(\rdata[31]_i_11_1 [5]),
        .I5(\rdata[31]_i_11_2 [5]),
        .O(\q1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[8]_i_10 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[8]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [6]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [6]),
        .O(\q1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8080808A80)) 
    \rdata[9]_i_9 
       (.I0(\rdata[31]_i_11_0 ),
        .I1(int_B_14_q1[9]),
        .I2(int_B_14_read),
        .I3(\rdata[31]_i_11_2 [7]),
        .I4(int_B_15_read),
        .I5(\rdata[31]_i_11_1 [7]),
        .O(\q1_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_37
   (int_B_15_read_reg,
    q1,
    int_A_0_address1,
    int_C_ce1,
    q00_30,
    \rdata[30]_i_5 ,
    int_B_15_read,
    int_B_14_read,
    \rdata[30]_i_5_0 ,
    \rdata[30]_i_5_1 ,
    s_axi_control_ARADDR,
    tmp_product__0,
    s_axi_control_ARVALID,
    Q,
    mem_reg,
    \q1_reg[0]_0 ,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_WDATA,
    select_ln38_fu_781_p3,
    tmp_product,
    s_axi_control_WSTRB);
  output int_B_15_read_reg;
  output [30:0]q1;
  output [3:0]int_A_0_address1;
  output int_C_ce1;
  output [31:0]q00_30;
  input \rdata[30]_i_5 ;
  input int_B_15_read;
  input int_B_14_read;
  input [0:0]\rdata[30]_i_5_0 ;
  input [0:0]\rdata[30]_i_5_1 ;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input s_axi_control_ARVALID;
  input [3:0]Q;
  input mem_reg;
  input \q1_reg[0]_0 ;
  input s_axi_control_WVALID;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]select_ln38_fu_781_p3;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire ap_clk;
  wire [3:0]int_A_0_address1;
  wire int_B_14_read;
  wire int_B_15_ce1;
  wire [30:30]int_B_15_q1;
  wire int_B_15_read;
  wire int_B_15_read_reg;
  wire int_C_ce1;
  wire mem_reg;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_30;
  wire [30:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \rdata[30]_i_5 ;
  wire [0:0]\rdata[30]_i_5_0 ;
  wire [0:0]\rdata[30]_i_5_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [3:0]select_ln38_fu_781_p3;
  wire tmp_product;
  wire tmp_product__0;

  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_30[0]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__30
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_0 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(int_A_0_address1[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(int_A_0_address1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(int_A_0_address1[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(int_A_0_address1[3]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_30[10]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_30[11]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_30[12]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_30[13]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_30[14]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_30[15]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_30[16]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__30
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_0 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_30[17]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_30[18]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_30[19]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_30[1]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_30[20]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_30[21]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_30[22]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_30[23]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_30[24]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__30
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__30
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_0 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_30[25]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__30
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_30[26]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__30
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_30[27]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__30
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_30[28]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__30
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_30[29]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__30
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_30[2]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_30[30]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__30
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_30[31]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__30
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_30[3]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_30[4]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_30[5]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_30[6]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_30[7]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_30[8]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__30
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_0 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(int_A_0_address1[0]),
        .A1(int_A_0_address1[1]),
        .A2(int_A_0_address1[2]),
        .A3(int_A_0_address1[3]),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_30[9]),
        .DPRA0(select_ln38_fu_781_p3[0]),
        .DPRA1(select_ln38_fu_781_p3[1]),
        .DPRA2(select_ln38_fu_781_p3[2]),
        .DPRA3(select_ln38_fu_781_p3[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_1
       (.I0(mem_reg),
        .I1(s_axi_control_ARVALID),
        .O(int_C_ce1));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__30 
       (.I0(s_axi_control_ARVALID),
        .I1(mem_reg),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_15_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[30]),
        .Q(int_B_15_q1),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[31]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_15_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555DF5FD575FF7FF)) 
    \rdata[30]_i_11 
       (.I0(\rdata[30]_i_5 ),
        .I1(int_B_15_read),
        .I2(int_B_14_read),
        .I3(int_B_15_q1),
        .I4(\rdata[30]_i_5_0 ),
        .I5(\rdata[30]_i_5_1 ),
        .O(int_B_15_read_reg));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_38
   (\s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_17,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_17;
  output [31:0]q1;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_2_ce1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_17;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_17[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__17
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__12
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__12
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__12
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__12
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_17[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_17[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_17[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_17[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_17[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_17[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_17[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__17
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_17[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_17[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_17[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_17[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_17[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_17[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_17[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_17[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_17[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__17
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__17
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_17[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__17
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_17[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__17
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_17[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__17
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_17[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__17
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_17[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__17
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_17[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_17[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__17
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_17[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__17
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_17[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_17[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_17[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_17[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_17[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_17[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__17
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_17[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__17 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_2_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_2_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_39
   (\s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_18,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_18;
  output [31:0]q1;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_3_ce1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_18;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_18[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__18
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__11
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__11
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__11
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__11
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_18[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_18[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_18[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_18[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_18[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_18[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_18[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__18
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_18[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_18[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_18[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_18[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_18[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_18[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_18[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_18[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_18[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__18
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__18
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_18[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__18
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_18[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__18
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_18[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__18
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_18[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__18
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_18[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__18
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_18[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_18[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__18
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_18[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__18
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_18[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_18[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_18[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_18[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_18[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_18[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__18
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_18[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__18 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_3_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_3_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_40
   (int_B_4_read_reg,
    int_B_4_read_reg_0,
    D,
    int_B_4_read_reg_1,
    int_B_4_read_reg_2,
    int_B_4_read_reg_3,
    int_B_0_read_reg,
    int_B_0_read_reg_0,
    int_B_0_read_reg_1,
    int_B_0_read_reg_2,
    int_B_4_read_reg_4,
    int_B_4_read_reg_5,
    int_B_4_read_reg_6,
    int_B_4_read_reg_7,
    int_B_4_read_reg_8,
    int_B_4_read_reg_9,
    int_B_4_read_reg_10,
    int_B_4_read_reg_11,
    \q1_reg[13]_0 ,
    int_B_4_read_reg_12,
    int_B_4_read_reg_13,
    int_B_4_read_reg_14,
    int_B_4_read_reg_15,
    \q1_reg[20]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    int_B_4_read_reg_16,
    int_B_4_read_reg_17,
    \q1_reg[29]_0 ,
    \q1_reg[30]_0 ,
    int_B_4_read_reg_18,
    \s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_19,
    \rdata_reg[17] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[17]_1 ,
    \rdata_reg[1] ,
    \rdata_reg[9] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[1]_2 ,
    \rdata_reg[1]_3 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[2]_2 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[9]_1 ,
    \rdata_reg[9]_2 ,
    \rdata_reg[9]_3 ,
    \rdata_reg[9]_4 ,
    \rdata_reg[9]_5 ,
    \rdata_reg[9]_6 ,
    \rdata_reg[9]_7 ,
    \rdata_reg[17]_2 ,
    \rdata_reg[17]_3 ,
    \rdata_reg[17]_4 ,
    \rdata_reg[17]_5 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[3]_2 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[7]_2 ,
    \rdata_reg[21] ,
    \rdata_reg[21]_0 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[21]_2 ,
    \rdata[27]_i_3 ,
    \rdata[28]_i_5 ,
    \rdata[17]_i_2_0 ,
    \rdata[28]_i_5_0 ,
    \rdata[26]_i_5 ,
    \rdata[26]_i_5_0 ,
    \rdata[11]_i_5 ,
    \rdata[11]_i_5_0 ,
    \rdata[6]_i_5 ,
    \rdata[6]_i_5_0 ,
    \rdata[1]_i_5_0 ,
    int_B_4_read,
    int_B_3_read,
    int_B_2_read,
    \rdata[2]_i_5_0 ,
    \rdata[3]_i_4_0 ,
    \rdata[4]_i_3 ,
    \rdata[7]_i_5_0 ,
    \rdata[9]_i_2_0 ,
    \rdata[15]_i_3 ,
    \rdata[17]_i_2_1 ,
    \rdata[17]_i_2_2 ,
    \rdata[21]_i_3_0 ,
    \rdata[27]_i_3_0 ,
    q1,
    \rdata[31]_i_21 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output int_B_4_read_reg;
  output int_B_4_read_reg_0;
  output [1:0]D;
  output int_B_4_read_reg_1;
  output int_B_4_read_reg_2;
  output int_B_4_read_reg_3;
  output int_B_0_read_reg;
  output int_B_0_read_reg_0;
  output int_B_0_read_reg_1;
  output int_B_0_read_reg_2;
  output int_B_4_read_reg_4;
  output int_B_4_read_reg_5;
  output int_B_4_read_reg_6;
  output int_B_4_read_reg_7;
  output int_B_4_read_reg_8;
  output int_B_4_read_reg_9;
  output int_B_4_read_reg_10;
  output int_B_4_read_reg_11;
  output \q1_reg[13]_0 ;
  output int_B_4_read_reg_12;
  output int_B_4_read_reg_13;
  output int_B_4_read_reg_14;
  output int_B_4_read_reg_15;
  output \q1_reg[20]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output int_B_4_read_reg_16;
  output int_B_4_read_reg_17;
  output \q1_reg[29]_0 ;
  output \q1_reg[30]_0 ;
  output int_B_4_read_reg_18;
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_19;
  input \rdata_reg[17] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[17]_1 ;
  input \rdata_reg[1] ;
  input \rdata_reg[9] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[1]_2 ;
  input \rdata_reg[1]_3 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[2]_2 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[9]_1 ;
  input \rdata_reg[9]_2 ;
  input \rdata_reg[9]_3 ;
  input \rdata_reg[9]_4 ;
  input \rdata_reg[9]_5 ;
  input \rdata_reg[9]_6 ;
  input \rdata_reg[9]_7 ;
  input \rdata_reg[17]_2 ;
  input \rdata_reg[17]_3 ;
  input \rdata_reg[17]_4 ;
  input \rdata_reg[17]_5 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[3]_2 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[7]_2 ;
  input \rdata_reg[21] ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[21]_2 ;
  input \rdata[27]_i_3 ;
  input \rdata[28]_i_5 ;
  input \rdata[17]_i_2_0 ;
  input \rdata[28]_i_5_0 ;
  input \rdata[26]_i_5 ;
  input \rdata[26]_i_5_0 ;
  input \rdata[11]_i_5 ;
  input \rdata[11]_i_5_0 ;
  input \rdata[6]_i_5 ;
  input \rdata[6]_i_5_0 ;
  input \rdata[1]_i_5_0 ;
  input int_B_4_read;
  input int_B_3_read;
  input int_B_2_read;
  input \rdata[2]_i_5_0 ;
  input \rdata[3]_i_4_0 ;
  input \rdata[4]_i_3 ;
  input \rdata[7]_i_5_0 ;
  input \rdata[9]_i_2_0 ;
  input \rdata[15]_i_3 ;
  input \rdata[17]_i_2_1 ;
  input \rdata[17]_i_2_2 ;
  input \rdata[21]_i_3_0 ;
  input \rdata[27]_i_3_0 ;
  input [31:0]q1;
  input [31:0]\rdata[31]_i_21 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_0_read_reg;
  wire int_B_0_read_reg_0;
  wire int_B_0_read_reg_1;
  wire int_B_0_read_reg_2;
  wire int_B_2_read;
  wire int_B_3_read;
  wire int_B_4_ce1;
  wire [31:0]int_B_4_q1;
  wire int_B_4_read;
  wire int_B_4_read_reg;
  wire int_B_4_read_reg_0;
  wire int_B_4_read_reg_1;
  wire int_B_4_read_reg_10;
  wire int_B_4_read_reg_11;
  wire int_B_4_read_reg_12;
  wire int_B_4_read_reg_13;
  wire int_B_4_read_reg_14;
  wire int_B_4_read_reg_15;
  wire int_B_4_read_reg_16;
  wire int_B_4_read_reg_17;
  wire int_B_4_read_reg_18;
  wire int_B_4_read_reg_2;
  wire int_B_4_read_reg_3;
  wire int_B_4_read_reg_4;
  wire int_B_4_read_reg_5;
  wire int_B_4_read_reg_6;
  wire int_B_4_read_reg_7;
  wire int_B_4_read_reg_8;
  wire int_B_4_read_reg_9;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_19;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[30]_0 ;
  wire \rdata[11]_i_14_n_0 ;
  wire \rdata[11]_i_5 ;
  wire \rdata[11]_i_5_0 ;
  wire \rdata[15]_i_15_n_0 ;
  wire \rdata[15]_i_3 ;
  wire \rdata[17]_i_13_n_0 ;
  wire \rdata[17]_i_2_0 ;
  wire \rdata[17]_i_2_1 ;
  wire \rdata[17]_i_2_2 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_6_n_0 ;
  wire \rdata[1]_i_16_n_0 ;
  wire \rdata[1]_i_5_0 ;
  wire \rdata[1]_i_9_n_0 ;
  wire \rdata[21]_i_15_n_0 ;
  wire \rdata[21]_i_3_0 ;
  wire \rdata[21]_i_7_n_0 ;
  wire \rdata[26]_i_14_n_0 ;
  wire \rdata[26]_i_5 ;
  wire \rdata[26]_i_5_0 ;
  wire \rdata[27]_i_15_n_0 ;
  wire \rdata[27]_i_3 ;
  wire \rdata[27]_i_3_0 ;
  wire \rdata[28]_i_14_n_0 ;
  wire \rdata[28]_i_5 ;
  wire \rdata[28]_i_5_0 ;
  wire \rdata[2]_i_15_n_0 ;
  wire \rdata[2]_i_5_0 ;
  wire \rdata[2]_i_8_n_0 ;
  wire [31:0]\rdata[31]_i_21 ;
  wire \rdata[3]_i_14_n_0 ;
  wire \rdata[3]_i_4_0 ;
  wire \rdata[3]_i_7_n_0 ;
  wire \rdata[4]_i_15_n_0 ;
  wire \rdata[4]_i_3 ;
  wire \rdata[6]_i_14_n_0 ;
  wire \rdata[6]_i_5 ;
  wire \rdata[6]_i_5_0 ;
  wire \rdata[7]_i_15_n_0 ;
  wire \rdata[7]_i_5_0 ;
  wire \rdata[7]_i_8_n_0 ;
  wire \rdata[9]_i_15_n_0 ;
  wire \rdata[9]_i_2_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_6_n_0 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[17]_1 ;
  wire \rdata_reg[17]_2 ;
  wire \rdata_reg[17]_3 ;
  wire \rdata_reg[17]_4 ;
  wire \rdata_reg[17]_5 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[1]_2 ;
  wire \rdata_reg[1]_3 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[21]_2 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[2]_2 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[3]_2 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[7]_2 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg[9]_1 ;
  wire \rdata_reg[9]_2 ;
  wire \rdata_reg[9]_3 ;
  wire \rdata_reg[9]_4 ;
  wire \rdata_reg[9]_5 ;
  wire \rdata_reg[9]_6 ;
  wire \rdata_reg[9]_7 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_19[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__19
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__10
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__10
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__10
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__10
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_19[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_19[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_19[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_19[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_19[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_19[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_19[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__19
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_19[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_19[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_19[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_19[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_19[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_19[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_19[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_19[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_19[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__19
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__19
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_19[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__19
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_19[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__19
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_19[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__19
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_19[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__19
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_19[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__19
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_19[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_19[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__19
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_19[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__19
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_19[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_19[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_19[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_19[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_19[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_19[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__19
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_19[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__19 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_4_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[0]),
        .Q(int_B_4_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[10]),
        .Q(int_B_4_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[11]),
        .Q(int_B_4_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[12]),
        .Q(int_B_4_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[13]),
        .Q(int_B_4_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[14]),
        .Q(int_B_4_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[15]),
        .Q(int_B_4_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[16]),
        .Q(int_B_4_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[17]),
        .Q(int_B_4_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[18]),
        .Q(int_B_4_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[19]),
        .Q(int_B_4_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[1]),
        .Q(int_B_4_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[20]),
        .Q(int_B_4_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[21]),
        .Q(int_B_4_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[22]),
        .Q(int_B_4_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[23]),
        .Q(int_B_4_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[24]),
        .Q(int_B_4_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[25]),
        .Q(int_B_4_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[26]),
        .Q(int_B_4_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[27]),
        .Q(int_B_4_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[28]),
        .Q(int_B_4_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[29]),
        .Q(int_B_4_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[2]),
        .Q(int_B_4_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[30]),
        .Q(int_B_4_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[31]),
        .Q(int_B_4_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[3]),
        .Q(int_B_4_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[4]),
        .Q(int_B_4_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[5]),
        .Q(int_B_4_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[6]),
        .Q(int_B_4_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[7]),
        .Q(int_B_4_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[8]),
        .Q(int_B_4_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_4_ce1),
        .D(q10[9]),
        .Q(int_B_4_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[0]_i_18 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[0]),
        .I2(q1[0]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [0]),
        .O(int_B_4_read_reg_7));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[10]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[10]),
        .I2(q1[10]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [10]),
        .O(int_B_4_read_reg_10));
  LUT5 #(
    .INIT(32'h0000D5DD)) 
    \rdata[11]_i_12 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[11]_i_14_n_0 ),
        .I2(\rdata[11]_i_5 ),
        .I3(\rdata[17]_i_2_0 ),
        .I4(\rdata[11]_i_5_0 ),
        .O(int_B_0_read_reg_1));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[11]_i_14 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[11]),
        .I2(q1[11]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [11]),
        .O(\rdata[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[12]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[12]),
        .I2(q1[12]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [12]),
        .O(int_B_4_read_reg_11));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[13]_i_16 
       (.I0(int_B_4_q1[13]),
        .I1(q1[13]),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[31]_i_21 [13]),
        .O(\q1_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[14]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[14]),
        .I2(q1[14]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [14]),
        .O(int_B_4_read_reg_12));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[15]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[15]),
        .I2(q1[15]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [15]),
        .O(\rdata[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \rdata[15]_i_9 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[15]_i_15_n_0 ),
        .I2(int_B_4_read),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[15]_i_3 ),
        .O(int_B_4_read_reg_5));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[16]_i_16 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[16]),
        .I2(q1[16]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [16]),
        .O(int_B_4_read_reg_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF570000)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata_reg[17]_2 ),
        .I2(\rdata_reg[17]_3 ),
        .I3(\rdata_reg[17]_4 ),
        .I4(\rdata_reg[9]_2 ),
        .I5(\rdata_reg[17]_5 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[17]_i_13 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[17]),
        .I2(q1[17]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [17]),
        .O(\rdata[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \rdata[17]_i_2 
       (.I0(\rdata[17]_i_6_n_0 ),
        .I1(\rdata_reg[17] ),
        .I2(\rdata_reg[17]_0 ),
        .I3(\rdata_reg[17]_1 ),
        .I4(\rdata_reg[1] ),
        .I5(\rdata_reg[9] ),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7500)) 
    \rdata[17]_i_6 
       (.I0(\rdata[17]_i_13_n_0 ),
        .I1(\rdata[17]_i_2_1 ),
        .I2(\rdata[17]_i_2_0 ),
        .I3(\rdata[27]_i_3 ),
        .I4(\rdata[17]_i_2_2 ),
        .O(\rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[18]_i_14 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[18]),
        .I2(q1[18]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [18]),
        .O(int_B_4_read_reg_14));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[19]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[19]),
        .I2(q1[19]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [19]),
        .O(int_B_4_read_reg_15));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[1]_i_16 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[1]),
        .I2(q1[1]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [1]),
        .O(\rdata[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044444444)) 
    \rdata[1]_i_5 
       (.I0(\rdata[1]_i_9_n_0 ),
        .I1(\rdata_reg[1]_0 ),
        .I2(\rdata_reg[1]_1 ),
        .I3(\rdata_reg[1]_2 ),
        .I4(\rdata_reg[1]_3 ),
        .I5(\rdata_reg[1] ),
        .O(int_B_4_read_reg));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \rdata[1]_i_9 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[1]_i_16_n_0 ),
        .I2(\rdata[1]_i_5_0 ),
        .I3(int_B_4_read),
        .I4(int_B_3_read),
        .I5(int_B_2_read),
        .O(\rdata[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[20]_i_16 
       (.I0(int_B_4_q1[20]),
        .I1(q1[20]),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[31]_i_21 [20]),
        .O(\q1_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[21]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[21]),
        .I2(q1[21]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [21]),
        .O(\rdata[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044444444)) 
    \rdata[21]_i_3 
       (.I0(\rdata[21]_i_7_n_0 ),
        .I1(\rdata_reg[21] ),
        .I2(\rdata_reg[21]_0 ),
        .I3(\rdata_reg[21]_1 ),
        .I4(\rdata_reg[21]_2 ),
        .I5(\rdata_reg[1] ),
        .O(int_B_4_read_reg_3));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \rdata[21]_i_7 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[21]_i_15_n_0 ),
        .I2(\rdata[21]_i_3_0 ),
        .I3(int_B_4_read),
        .I4(int_B_3_read),
        .I5(int_B_2_read),
        .O(\rdata[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[22]_i_16 
       (.I0(int_B_4_q1[22]),
        .I1(q1[22]),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[31]_i_21 [22]),
        .O(\q1_reg[22]_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[23]_i_16 
       (.I0(int_B_4_q1[23]),
        .I1(q1[23]),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[31]_i_21 [23]),
        .O(\q1_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[24]_i_16 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[24]),
        .I2(q1[24]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [24]),
        .O(int_B_4_read_reg_16));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[25]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[25]),
        .I2(q1[25]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [25]),
        .O(int_B_4_read_reg_17));
  LUT5 #(
    .INIT(32'h0000D5DD)) 
    \rdata[26]_i_12 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[26]_i_14_n_0 ),
        .I2(\rdata[26]_i_5 ),
        .I3(\rdata[17]_i_2_0 ),
        .I4(\rdata[26]_i_5_0 ),
        .O(int_B_0_read_reg_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[26]_i_14 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[26]),
        .I2(q1[26]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [26]),
        .O(\rdata[26]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[27]_i_15 
       (.I0(int_B_4_q1[27]),
        .I1(q1[27]),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[31]_i_21 [27]),
        .O(\rdata[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h222222202222222A)) 
    \rdata[27]_i_9 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[27]_i_15_n_0 ),
        .I2(int_B_4_read),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[27]_i_3_0 ),
        .O(int_B_4_read_reg_6));
  LUT5 #(
    .INIT(32'h0000D5DD)) 
    \rdata[28]_i_12 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[28]_i_14_n_0 ),
        .I2(\rdata[28]_i_5 ),
        .I3(\rdata[17]_i_2_0 ),
        .I4(\rdata[28]_i_5_0 ),
        .O(int_B_0_read_reg));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[28]_i_14 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[28]),
        .I2(q1[28]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [28]),
        .O(\rdata[28]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[29]_i_16 
       (.I0(int_B_4_q1[29]),
        .I1(q1[29]),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[31]_i_21 [29]),
        .O(\q1_reg[29]_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[2]_i_15 
       (.I0(int_B_4_q1[2]),
        .I1(q1[2]),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[31]_i_21 [2]),
        .O(\rdata[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044444444)) 
    \rdata[2]_i_5 
       (.I0(\rdata[2]_i_8_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(\rdata_reg[2]_0 ),
        .I3(\rdata_reg[2]_1 ),
        .I4(\rdata_reg[2]_2 ),
        .I5(\rdata_reg[1] ),
        .O(int_B_4_read_reg_0));
  LUT6 #(
    .INIT(64'h222222202222222A)) 
    \rdata[2]_i_8 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[2]_i_15_n_0 ),
        .I2(int_B_4_read),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[2]_i_5_0 ),
        .O(\rdata[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[30]_i_16 
       (.I0(int_B_4_q1[30]),
        .I1(q1[30]),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[31]_i_21 [30]),
        .O(\q1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[31]_i_25 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[31]),
        .I2(q1[31]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [31]),
        .O(int_B_4_read_reg_18));
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \rdata[3]_i_14 
       (.I0(int_B_4_q1[3]),
        .I1(q1[3]),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[31]_i_21 [3]),
        .O(\rdata[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044444444)) 
    \rdata[3]_i_4 
       (.I0(\rdata[3]_i_7_n_0 ),
        .I1(\rdata_reg[3] ),
        .I2(\rdata_reg[3]_0 ),
        .I3(\rdata_reg[3]_1 ),
        .I4(\rdata_reg[3]_2 ),
        .I5(\rdata_reg[1] ),
        .O(int_B_4_read_reg_1));
  LUT6 #(
    .INIT(64'h222222202222222A)) 
    \rdata[3]_i_7 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[3]_i_14_n_0 ),
        .I2(int_B_4_read),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[3]_i_4_0 ),
        .O(\rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[4]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[4]),
        .I2(q1[4]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [4]),
        .O(\rdata[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \rdata[4]_i_9 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[4]_i_15_n_0 ),
        .I2(int_B_4_read),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[4]_i_3 ),
        .O(int_B_4_read_reg_4));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[5]_i_16 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[5]),
        .I2(q1[5]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [5]),
        .O(int_B_4_read_reg_8));
  LUT5 #(
    .INIT(32'h0000D5DD)) 
    \rdata[6]_i_12 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[6]_i_14_n_0 ),
        .I2(\rdata[6]_i_5 ),
        .I3(\rdata[17]_i_2_0 ),
        .I4(\rdata[6]_i_5_0 ),
        .O(int_B_0_read_reg_2));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[6]_i_14 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[6]),
        .I2(q1[6]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [6]),
        .O(\rdata[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[7]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[7]),
        .I2(q1[7]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [7]),
        .O(\rdata[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044444444)) 
    \rdata[7]_i_5 
       (.I0(\rdata[7]_i_8_n_0 ),
        .I1(\rdata_reg[7] ),
        .I2(\rdata_reg[7]_0 ),
        .I3(\rdata_reg[7]_1 ),
        .I4(\rdata_reg[7]_2 ),
        .I5(\rdata_reg[1] ),
        .O(int_B_4_read_reg_2));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \rdata[7]_i_8 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[7]_i_15_n_0 ),
        .I2(\rdata[7]_i_5_0 ),
        .I3(int_B_4_read),
        .I4(int_B_3_read),
        .I5(int_B_2_read),
        .O(\rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[8]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[8]),
        .I2(q1[8]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [8]),
        .O(int_B_4_read_reg_9));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF40000)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata_reg[9] ),
        .I2(\rdata_reg[9]_0 ),
        .I3(\rdata_reg[9]_1 ),
        .I4(\rdata_reg[9]_2 ),
        .I5(\rdata_reg[9]_3 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \rdata[9]_i_15 
       (.I0(int_B_4_read),
        .I1(int_B_4_q1[9]),
        .I2(q1[9]),
        .I3(int_B_3_read),
        .I4(int_B_2_read),
        .I5(\rdata[31]_i_21 [9]),
        .O(\rdata[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044444444)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_6_n_0 ),
        .I1(\rdata_reg[9]_4 ),
        .I2(\rdata_reg[9]_5 ),
        .I3(\rdata_reg[9]_6 ),
        .I4(\rdata_reg[9]_7 ),
        .I5(\rdata_reg[1] ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    \rdata[9]_i_6 
       (.I0(\rdata[27]_i_3 ),
        .I1(\rdata[9]_i_15_n_0 ),
        .I2(\rdata[9]_i_2_0 ),
        .I3(int_B_4_read),
        .I4(int_B_3_read),
        .I5(int_B_2_read),
        .O(\rdata[9]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_41
   (\s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_20,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_20;
  output [31:0]q1;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_5_ce1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_20;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_20[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__20
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__9
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__9
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__9
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__9
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_20[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_20[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_20[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_20[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_20[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_20[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_20[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__20
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_20[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_20[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_20[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_20[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_20[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_20[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_20[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_20[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_20[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__20
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__20
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_20[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__20
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_20[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__20
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_20[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__20
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_20[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__20
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_20[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__20
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_20[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_20[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__20
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_20[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__20
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_20[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_20[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_20[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_20[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_20[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_20[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__20
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_20[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__20 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_5_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_5_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_42
   (\s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_21,
    q1,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_21;
  output [31:0]q1;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_6_ce1;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_21;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_21[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__21
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__8
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__8
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__8
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__8
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_21[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_21[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_21[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_21[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_21[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_21[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_21[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__21
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_21[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_21[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_21[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_21[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_21[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_21[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_21[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_21[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_21[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__21
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__21
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_21[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__21
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_21[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__21
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_21[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__21
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_21[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__21
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_21[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__21
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_21[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_21[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__21
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_21[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__21
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_21[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_21[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_21[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_21[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_21[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_21[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__21
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_21[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__21 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_6_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_6_ce1),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_43
   (int_B_0_read_reg,
    int_B_0_read_reg_0,
    int_B_0_read_reg_1,
    int_B_0_read_reg_2,
    int_B_4_read_reg,
    int_B_4_read_reg_0,
    \q1_reg[0]_0 ,
    \q1_reg[1]_0 ,
    \q1_reg[2]_0 ,
    \q1_reg[3]_0 ,
    \q1_reg[4]_0 ,
    \q1_reg[6]_0 ,
    \q1_reg[7]_0 ,
    \q1_reg[8]_0 ,
    \q1_reg[9]_0 ,
    \q1_reg[11]_0 ,
    \q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    \q1_reg[15]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[17]_0 ,
    \q1_reg[18]_0 ,
    \q1_reg[19]_0 ,
    \q1_reg[20]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[29]_0 ,
    \q1_reg[30]_0 ,
    \s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_22,
    \rdata[24]_i_3 ,
    \rdata[10]_i_5 ,
    \rdata[31]_i_11 ,
    \rdata[31]_i_11_0 ,
    \rdata[25]_i_5 ,
    \rdata[25]_i_5_0 ,
    \rdata[14]_i_5 ,
    \rdata[14]_i_5_0 ,
    \rdata[10]_i_5_0 ,
    \rdata[10]_i_5_1 ,
    int_B_4_read,
    int_B_3_read,
    int_B_2_read,
    \rdata[5]_i_3 ,
    \rdata[24]_i_3_0 ,
    int_B_7_read,
    q1,
    int_B_6_read,
    int_B_5_read,
    \rdata[31]_i_21_0 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_1 ,
    \q1_reg[0]_2 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output int_B_0_read_reg;
  output int_B_0_read_reg_0;
  output int_B_0_read_reg_1;
  output int_B_0_read_reg_2;
  output int_B_4_read_reg;
  output int_B_4_read_reg_0;
  output \q1_reg[0]_0 ;
  output \q1_reg[1]_0 ;
  output \q1_reg[2]_0 ;
  output \q1_reg[3]_0 ;
  output \q1_reg[4]_0 ;
  output \q1_reg[6]_0 ;
  output \q1_reg[7]_0 ;
  output \q1_reg[8]_0 ;
  output \q1_reg[9]_0 ;
  output \q1_reg[11]_0 ;
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output \q1_reg[15]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[17]_0 ;
  output \q1_reg[18]_0 ;
  output \q1_reg[19]_0 ;
  output \q1_reg[20]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[29]_0 ;
  output \q1_reg[30]_0 ;
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_22;
  input \rdata[24]_i_3 ;
  input \rdata[10]_i_5 ;
  input \rdata[31]_i_11 ;
  input \rdata[31]_i_11_0 ;
  input \rdata[25]_i_5 ;
  input \rdata[25]_i_5_0 ;
  input \rdata[14]_i_5 ;
  input \rdata[14]_i_5_0 ;
  input \rdata[10]_i_5_0 ;
  input \rdata[10]_i_5_1 ;
  input int_B_4_read;
  input int_B_3_read;
  input int_B_2_read;
  input \rdata[5]_i_3 ;
  input \rdata[24]_i_3_0 ;
  input int_B_7_read;
  input [31:0]q1;
  input int_B_6_read;
  input int_B_5_read;
  input [31:0]\rdata[31]_i_21_0 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_1 ;
  input \q1_reg[0]_2 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_B_0_read_reg;
  wire int_B_0_read_reg_0;
  wire int_B_0_read_reg_1;
  wire int_B_0_read_reg_2;
  wire int_B_2_read;
  wire int_B_3_read;
  wire int_B_4_read;
  wire int_B_4_read_reg;
  wire int_B_4_read_reg_0;
  wire int_B_5_read;
  wire int_B_6_read;
  wire int_B_7_ce1;
  wire [31:0]int_B_7_q1;
  wire int_B_7_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_22;
  wire [31:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[11]_0 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[15]_0 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[19]_0 ;
  wire \q1_reg[1]_0 ;
  wire \q1_reg[20]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[30]_0 ;
  wire \q1_reg[3]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[8]_0 ;
  wire \q1_reg[9]_0 ;
  wire \rdata[10]_i_14_n_0 ;
  wire \rdata[10]_i_5 ;
  wire \rdata[10]_i_5_0 ;
  wire \rdata[10]_i_5_1 ;
  wire \rdata[14]_i_14_n_0 ;
  wire \rdata[14]_i_5 ;
  wire \rdata[14]_i_5_0 ;
  wire \rdata[24]_i_15_n_0 ;
  wire \rdata[24]_i_3 ;
  wire \rdata[24]_i_3_0 ;
  wire \rdata[25]_i_14_n_0 ;
  wire \rdata[25]_i_5 ;
  wire \rdata[25]_i_5_0 ;
  wire \rdata[31]_i_11 ;
  wire \rdata[31]_i_11_0 ;
  wire [31:0]\rdata[31]_i_21_0 ;
  wire \rdata[31]_i_24_n_0 ;
  wire \rdata[5]_i_15_n_0 ;
  wire \rdata[5]_i_3 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_22[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__22
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__7
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__7
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__7
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__7
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_22[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_22[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_22[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_22[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_22[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_22[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_22[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__22
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_22[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_22[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_22[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_22[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_22[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_22[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_22[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_22[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_22[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__22
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__22
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_22[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__22
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_22[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__22
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_22[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__22
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_22[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__22
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_22[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__22
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_22[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_22[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__22
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_22[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__22
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_22[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_22[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_22[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_22[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_22[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_22[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__22
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_2 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_22[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__22 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_1 ),
        .I2(\q1_reg[0]_2 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_7_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[0]),
        .Q(int_B_7_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[10]),
        .Q(int_B_7_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[11]),
        .Q(int_B_7_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[12]),
        .Q(int_B_7_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[13]),
        .Q(int_B_7_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[14]),
        .Q(int_B_7_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[15]),
        .Q(int_B_7_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[16]),
        .Q(int_B_7_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[17]),
        .Q(int_B_7_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[18]),
        .Q(int_B_7_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[19]),
        .Q(int_B_7_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[1]),
        .Q(int_B_7_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[20]),
        .Q(int_B_7_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[21]),
        .Q(int_B_7_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[22]),
        .Q(int_B_7_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[23]),
        .Q(int_B_7_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[24]),
        .Q(int_B_7_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[25]),
        .Q(int_B_7_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[26]),
        .Q(int_B_7_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[27]),
        .Q(int_B_7_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[28]),
        .Q(int_B_7_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[29]),
        .Q(int_B_7_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[2]),
        .Q(int_B_7_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[30]),
        .Q(int_B_7_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[31]),
        .Q(int_B_7_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[3]),
        .Q(int_B_7_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[4]),
        .Q(int_B_7_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[5]),
        .Q(int_B_7_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[6]),
        .Q(int_B_7_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[7]),
        .Q(int_B_7_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[8]),
        .Q(int_B_7_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_7_ce1),
        .D(q10[9]),
        .Q(int_B_7_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[0]_i_17 
       (.I0(int_B_7_q1[0]),
        .I1(int_B_7_read),
        .I2(q1[0]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [0]),
        .O(\q1_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h000055F7)) 
    \rdata[10]_i_12 
       (.I0(\rdata[24]_i_3 ),
        .I1(\rdata[10]_i_5 ),
        .I2(\rdata[10]_i_14_n_0 ),
        .I3(\rdata[10]_i_5_0 ),
        .I4(\rdata[10]_i_5_1 ),
        .O(int_B_0_read_reg_2));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[10]_i_14 
       (.I0(int_B_7_q1[10]),
        .I1(int_B_7_read),
        .I2(q1[10]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [10]),
        .O(\rdata[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[11]_i_15 
       (.I0(int_B_7_q1[11]),
        .I1(int_B_7_read),
        .I2(q1[11]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [11]),
        .O(\q1_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[12]_i_16 
       (.I0(int_B_7_q1[12]),
        .I1(int_B_7_read),
        .I2(q1[12]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [12]),
        .O(\q1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[13]_i_15 
       (.I0(int_B_7_q1[13]),
        .I1(int_B_7_read),
        .I2(q1[13]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [13]),
        .O(\q1_reg[13]_0 ));
  LUT5 #(
    .INIT(32'h000055F7)) 
    \rdata[14]_i_12 
       (.I0(\rdata[24]_i_3 ),
        .I1(\rdata[10]_i_5 ),
        .I2(\rdata[14]_i_14_n_0 ),
        .I3(\rdata[14]_i_5 ),
        .I4(\rdata[14]_i_5_0 ),
        .O(int_B_0_read_reg_1));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[14]_i_14 
       (.I0(int_B_7_q1[14]),
        .I1(int_B_7_read),
        .I2(q1[14]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [14]),
        .O(\rdata[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[15]_i_16 
       (.I0(int_B_7_q1[15]),
        .I1(int_B_7_read),
        .I2(q1[15]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [15]),
        .O(\q1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[16]_i_15 
       (.I0(int_B_7_q1[16]),
        .I1(int_B_7_read),
        .I2(q1[16]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [16]),
        .O(\q1_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[17]_i_14 
       (.I0(int_B_7_q1[17]),
        .I1(int_B_7_read),
        .I2(q1[17]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [17]),
        .O(\q1_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[18]_i_15 
       (.I0(int_B_7_q1[18]),
        .I1(int_B_7_read),
        .I2(q1[18]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [18]),
        .O(\q1_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[19]_i_16 
       (.I0(int_B_7_q1[19]),
        .I1(int_B_7_read),
        .I2(q1[19]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [19]),
        .O(\q1_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[1]_i_17 
       (.I0(int_B_7_q1[1]),
        .I1(int_B_7_read),
        .I2(q1[1]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [1]),
        .O(\q1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[20]_i_15 
       (.I0(int_B_7_q1[20]),
        .I1(int_B_7_read),
        .I2(q1[20]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [20]),
        .O(\q1_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[21]_i_16 
       (.I0(int_B_7_q1[21]),
        .I1(int_B_7_read),
        .I2(q1[21]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [21]),
        .O(\q1_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[22]_i_15 
       (.I0(int_B_7_q1[22]),
        .I1(int_B_7_read),
        .I2(q1[22]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [22]),
        .O(\q1_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[23]_i_15 
       (.I0(int_B_7_q1[23]),
        .I1(int_B_7_read),
        .I2(q1[23]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [23]),
        .O(\q1_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    \rdata[24]_i_10 
       (.I0(\rdata[24]_i_3 ),
        .I1(int_B_4_read),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[24]_i_15_n_0 ),
        .I5(\rdata[24]_i_3_0 ),
        .O(int_B_4_read_reg_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[24]_i_15 
       (.I0(int_B_7_q1[24]),
        .I1(int_B_7_read),
        .I2(q1[24]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [24]),
        .O(\rdata[24]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h000055F7)) 
    \rdata[25]_i_12 
       (.I0(\rdata[24]_i_3 ),
        .I1(\rdata[10]_i_5 ),
        .I2(\rdata[25]_i_14_n_0 ),
        .I3(\rdata[25]_i_5 ),
        .I4(\rdata[25]_i_5_0 ),
        .O(int_B_0_read_reg_0));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[25]_i_14 
       (.I0(int_B_7_q1[25]),
        .I1(int_B_7_read),
        .I2(q1[25]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [25]),
        .O(\rdata[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[26]_i_15 
       (.I0(int_B_7_q1[26]),
        .I1(int_B_7_read),
        .I2(q1[26]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [26]),
        .O(\q1_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[27]_i_16 
       (.I0(int_B_7_q1[27]),
        .I1(int_B_7_read),
        .I2(q1[27]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [27]),
        .O(\q1_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[28]_i_15 
       (.I0(int_B_7_q1[28]),
        .I1(int_B_7_read),
        .I2(q1[28]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [28]),
        .O(\q1_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[29]_i_15 
       (.I0(int_B_7_q1[29]),
        .I1(int_B_7_read),
        .I2(q1[29]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [29]),
        .O(\q1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[2]_i_16 
       (.I0(int_B_7_q1[2]),
        .I1(int_B_7_read),
        .I2(q1[2]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [2]),
        .O(\q1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[30]_i_15 
       (.I0(int_B_7_q1[30]),
        .I1(int_B_7_read),
        .I2(q1[30]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [30]),
        .O(\q1_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h000055F7)) 
    \rdata[31]_i_21 
       (.I0(\rdata[24]_i_3 ),
        .I1(\rdata[10]_i_5 ),
        .I2(\rdata[31]_i_24_n_0 ),
        .I3(\rdata[31]_i_11 ),
        .I4(\rdata[31]_i_11_0 ),
        .O(int_B_0_read_reg));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[31]_i_24 
       (.I0(int_B_7_q1[31]),
        .I1(int_B_7_read),
        .I2(q1[31]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [31]),
        .O(\rdata[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[3]_i_15 
       (.I0(int_B_7_q1[3]),
        .I1(int_B_7_read),
        .I2(q1[3]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [3]),
        .O(\q1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[4]_i_16 
       (.I0(int_B_7_q1[4]),
        .I1(int_B_7_read),
        .I2(q1[4]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [4]),
        .O(\q1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    \rdata[5]_i_10 
       (.I0(\rdata[24]_i_3 ),
        .I1(int_B_4_read),
        .I2(int_B_3_read),
        .I3(int_B_2_read),
        .I4(\rdata[5]_i_15_n_0 ),
        .I5(\rdata[5]_i_3 ),
        .O(int_B_4_read_reg));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[5]_i_15 
       (.I0(int_B_7_q1[5]),
        .I1(int_B_7_read),
        .I2(q1[5]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [5]),
        .O(\rdata[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[6]_i_15 
       (.I0(int_B_7_q1[6]),
        .I1(int_B_7_read),
        .I2(q1[6]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [6]),
        .O(\q1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[7]_i_16 
       (.I0(int_B_7_q1[7]),
        .I1(int_B_7_read),
        .I2(q1[7]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [7]),
        .O(\q1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[8]_i_16 
       (.I0(int_B_7_q1[8]),
        .I1(int_B_7_read),
        .I2(q1[8]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [8]),
        .O(\q1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \rdata[9]_i_16 
       (.I0(int_B_7_q1[9]),
        .I1(int_B_7_read),
        .I2(q1[9]),
        .I3(int_B_6_read),
        .I4(int_B_5_read),
        .I5(\rdata[31]_i_21_0 [9]),
        .O(\q1_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_44
   (int_A_14_read_reg,
    int_A_14_read_reg_0,
    int_A_14_read_reg_1,
    int_A_14_read_reg_2,
    q1,
    \q1_reg[29]_0 ,
    \q1_reg[27]_0 ,
    \q1_reg[21]_0 ,
    \q1_reg[18]_0 ,
    \q1_reg[16]_0 ,
    \q1_reg[7]_0 ,
    \q1_reg[3]_0 ,
    \s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_23,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[6]_2 ,
    \rdata_reg[6]_3 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    \rdata_reg[30]_1 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    int_B_8_read,
    \rdata[30]_i_5_0 ,
    int_B_9_read,
    \rdata[30]_i_5_1 ,
    int_B_10_read,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output int_A_14_read_reg;
  output int_A_14_read_reg_0;
  output int_A_14_read_reg_1;
  output int_A_14_read_reg_2;
  output [20:0]q1;
  output \q1_reg[29]_0 ;
  output \q1_reg[27]_0 ;
  output \q1_reg[21]_0 ;
  output \q1_reg[18]_0 ;
  output \q1_reg[16]_0 ;
  output \q1_reg[7]_0 ;
  output \q1_reg[3]_0 ;
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_23;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[6]_2 ;
  input \rdata_reg[6]_3 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[30]_1 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input int_B_8_read;
  input [10:0]\rdata[30]_i_5_0 ;
  input int_B_9_read;
  input [10:0]\rdata[30]_i_5_1 ;
  input int_B_10_read;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_A_14_read_reg;
  wire int_A_14_read_reg_0;
  wire int_A_14_read_reg_1;
  wire int_A_14_read_reg_2;
  wire int_B_10_read;
  wire int_B_8_ce1;
  wire [30:3]int_B_8_q1;
  wire int_B_8_read;
  wire int_B_9_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_23;
  wire [20:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[16]_0 ;
  wire \q1_reg[18]_0 ;
  wire \q1_reg[21]_0 ;
  wire \q1_reg[27]_0 ;
  wire \q1_reg[29]_0 ;
  wire \q1_reg[3]_0 ;
  wire \q1_reg[7]_0 ;
  wire \rdata[10]_i_9_n_0 ;
  wire \rdata[25]_i_9_n_0 ;
  wire [10:0]\rdata[30]_i_5_0 ;
  wire [10:0]\rdata[30]_i_5_1 ;
  wire \rdata[30]_i_9_n_0 ;
  wire \rdata[6]_i_9_n_0 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[6]_2 ;
  wire \rdata_reg[6]_3 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_23[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__23
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__6
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__6
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__6
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__6
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_23[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_23[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_23[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_23[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_23[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_23[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_23[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__23
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_23[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_23[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_23[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_23[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_23[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_23[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_23[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_23[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_23[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__23
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__23
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_23[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__23
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_23[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__23
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_23[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__23
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_23[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__23
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_23[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__23
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_23[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_23[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__23
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_23[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__23
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_23[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_23[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_23[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_23[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_23[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_23[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__23
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_23[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__23 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_8_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[10]),
        .Q(int_B_8_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[11]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[12]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[13]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[14]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[15]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[16]),
        .Q(int_B_8_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[17]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[18]),
        .Q(int_B_8_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[19]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[20]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[21]),
        .Q(int_B_8_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[22]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[23]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[24]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[25]),
        .Q(int_B_8_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[26]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[27]),
        .Q(int_B_8_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[28]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[29]),
        .Q(int_B_8_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[30]),
        .Q(int_B_8_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[31]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[3]),
        .Q(int_B_8_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[4]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[5]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[6]),
        .Q(int_B_8_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[7]),
        .Q(int_B_8_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[8]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_8_ce1),
        .D(q10[9]),
        .Q(q1[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[10]_i_5 
       (.I0(\rdata_reg[6] ),
        .I1(\rdata_reg[6]_0 ),
        .I2(\rdata[10]_i_9_n_0 ),
        .I3(\rdata_reg[10] ),
        .I4(\rdata_reg[10]_0 ),
        .I5(\rdata_reg[10]_1 ),
        .O(int_A_14_read_reg_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[10]_i_9 
       (.I0(int_B_8_q1[10]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [3]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [3]),
        .I5(int_B_10_read),
        .O(\rdata[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[16]_i_8 
       (.I0(int_B_8_q1[16]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [4]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [4]),
        .I5(int_B_10_read),
        .O(\q1_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[18]_i_7 
       (.I0(int_B_8_q1[18]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [5]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [5]),
        .I5(int_B_10_read),
        .O(\q1_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[21]_i_11 
       (.I0(int_B_8_q1[21]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [6]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [6]),
        .I5(int_B_10_read),
        .O(\q1_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[25]_i_5 
       (.I0(\rdata_reg[6] ),
        .I1(\rdata_reg[6]_0 ),
        .I2(\rdata[25]_i_9_n_0 ),
        .I3(\rdata_reg[25] ),
        .I4(\rdata_reg[25]_0 ),
        .I5(\rdata_reg[25]_1 ),
        .O(int_A_14_read_reg_1));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[25]_i_9 
       (.I0(int_B_8_q1[25]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [7]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [7]),
        .I5(int_B_10_read),
        .O(\rdata[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[27]_i_8 
       (.I0(int_B_8_q1[27]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [8]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [8]),
        .I5(int_B_10_read),
        .O(\q1_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[29]_i_9 
       (.I0(int_B_8_q1[29]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [9]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [9]),
        .I5(int_B_10_read),
        .O(\q1_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[30]_i_5 
       (.I0(\rdata_reg[6] ),
        .I1(\rdata_reg[6]_0 ),
        .I2(\rdata[30]_i_9_n_0 ),
        .I3(\rdata_reg[30] ),
        .I4(\rdata_reg[30]_0 ),
        .I5(\rdata_reg[30]_1 ),
        .O(int_A_14_read_reg_2));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[30]_i_9 
       (.I0(int_B_8_q1[30]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [10]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [10]),
        .I5(int_B_10_read),
        .O(\rdata[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[3]_i_11 
       (.I0(int_B_8_q1[3]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [0]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [0]),
        .I5(int_B_10_read),
        .O(\q1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[6]_i_5 
       (.I0(\rdata_reg[6] ),
        .I1(\rdata_reg[6]_0 ),
        .I2(\rdata[6]_i_9_n_0 ),
        .I3(\rdata_reg[6]_1 ),
        .I4(\rdata_reg[6]_2 ),
        .I5(\rdata_reg[6]_3 ),
        .O(int_A_14_read_reg));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[6]_i_9 
       (.I0(int_B_8_q1[6]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [1]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [1]),
        .I5(int_B_10_read),
        .O(\rdata[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \rdata[7]_i_12 
       (.I0(int_B_8_q1[7]),
        .I1(int_B_8_read),
        .I2(\rdata[30]_i_5_0 [2]),
        .I3(int_B_9_read),
        .I4(\rdata[30]_i_5_1 [2]),
        .I5(int_B_10_read),
        .O(\q1_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_45
   (D,
    q1,
    \q1_reg[1]_0 ,
    \q1_reg[2]_0 ,
    \q1_reg[4]_0 ,
    int_B_7_read_reg,
    int_A_14_read_reg,
    \q1_reg[9]_0 ,
    int_A_14_read_reg_0,
    \q1_reg[12]_0 ,
    \q1_reg[13]_0 ,
    int_A_14_read_reg_1,
    int_B_7_read_reg_0,
    \q1_reg[17]_0 ,
    int_A_14_read_reg_2,
    int_A_14_read_reg_3,
    \q1_reg[22]_0 ,
    \q1_reg[23]_0 ,
    \q1_reg[24]_0 ,
    \q1_reg[26]_0 ,
    \q1_reg[28]_0 ,
    \q1_reg[31]_0 ,
    \s_axi_control_ARADDR[5] ,
    \s_axi_control_ARADDR[4] ,
    s_axi_control_ARADDR_2_sp_1,
    s_axi_control_ARADDR_3_sp_1,
    q00_24,
    \rdata_reg[0] ,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \rdata_reg[0]_3 ,
    \rdata_reg[0]_4 ,
    \rdata_reg[0]_5 ,
    \rdata_reg[0]_6 ,
    \rdata_reg[0]_7 ,
    \rdata_reg[0]_8 ,
    \rdata[31]_i_11 ,
    int_B_8_read,
    \rdata[31]_i_11_0 ,
    int_B_10_read,
    int_B_9_read,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[5]_2 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[19] ,
    \rdata_reg[19]_0 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[20] ,
    \rdata_reg[20]_0 ,
    \rdata_reg[20]_1 ,
    s_axi_control_ARVALID,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    tmp_product__0,
    Q,
    ap_clk,
    s_axi_control_WDATA,
    address0,
    int_C_ce1,
    tmp_product,
    s_axi_control_WSTRB);
  output [0:0]D;
  output [10:0]q1;
  output \q1_reg[1]_0 ;
  output \q1_reg[2]_0 ;
  output \q1_reg[4]_0 ;
  output int_B_7_read_reg;
  output int_A_14_read_reg;
  output \q1_reg[9]_0 ;
  output int_A_14_read_reg_0;
  output \q1_reg[12]_0 ;
  output \q1_reg[13]_0 ;
  output int_A_14_read_reg_1;
  output int_B_7_read_reg_0;
  output \q1_reg[17]_0 ;
  output int_A_14_read_reg_2;
  output int_A_14_read_reg_3;
  output \q1_reg[22]_0 ;
  output \q1_reg[23]_0 ;
  output \q1_reg[24]_0 ;
  output \q1_reg[26]_0 ;
  output \q1_reg[28]_0 ;
  output \q1_reg[31]_0 ;
  output \s_axi_control_ARADDR[5] ;
  output \s_axi_control_ARADDR[4] ;
  output s_axi_control_ARADDR_2_sp_1;
  output s_axi_control_ARADDR_3_sp_1;
  output [31:0]q00_24;
  input \rdata_reg[0] ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \rdata_reg[0]_3 ;
  input \rdata_reg[0]_4 ;
  input \rdata_reg[0]_5 ;
  input \rdata_reg[0]_6 ;
  input \rdata_reg[0]_7 ;
  input \rdata_reg[0]_8 ;
  input [20:0]\rdata[31]_i_11 ;
  input int_B_8_read;
  input [20:0]\rdata[31]_i_11_0 ;
  input int_B_10_read;
  input int_B_9_read;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[5]_2 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[19] ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[20] ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[20]_1 ;
  input s_axi_control_ARVALID;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input tmp_product__0;
  input [3:0]Q;
  input ap_clk;
  input [31:0]s_axi_control_WDATA;
  input [3:0]address0;
  input int_C_ce1;
  input tmp_product;
  input [3:0]s_axi_control_WSTRB;

  wire [0:0]D;
  wire [3:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire int_A_14_read_reg;
  wire int_A_14_read_reg_0;
  wire int_A_14_read_reg_1;
  wire int_A_14_read_reg_2;
  wire int_A_14_read_reg_3;
  wire int_B_10_read;
  wire int_B_7_read_reg;
  wire int_B_7_read_reg_0;
  wire int_B_8_read;
  wire int_B_9_ce1;
  wire [31:0]int_B_9_q1;
  wire int_B_9_read;
  wire int_C_ce1;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire [31:0]q00_24;
  wire [10:0]q1;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[12]_0 ;
  wire \q1_reg[13]_0 ;
  wire \q1_reg[17]_0 ;
  wire \q1_reg[1]_0 ;
  wire \q1_reg[22]_0 ;
  wire \q1_reg[23]_0 ;
  wire \q1_reg[24]_0 ;
  wire \q1_reg[26]_0 ;
  wire \q1_reg[28]_0 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[9]_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[11]_i_9_n_0 ;
  wire \rdata[14]_i_9_n_0 ;
  wire \rdata[15]_i_6_n_0 ;
  wire \rdata[19]_i_9_n_0 ;
  wire \rdata[20]_i_9_n_0 ;
  wire [20:0]\rdata[31]_i_11 ;
  wire [20:0]\rdata[31]_i_11_0 ;
  wire \rdata[5]_i_6_n_0 ;
  wire \rdata[8]_i_9_n_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[0]_3 ;
  wire \rdata_reg[0]_4 ;
  wire \rdata_reg[0]_5 ;
  wire \rdata_reg[0]_6 ;
  wire \rdata_reg[0]_7 ;
  wire \rdata_reg[0]_8 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[5]_2 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire [3:0]s_axi_control_ARADDR;
  wire \s_axi_control_ARADDR[4] ;
  wire \s_axi_control_ARADDR[5] ;
  wire s_axi_control_ARADDR_2_sn_1;
  wire s_axi_control_ARADDR_3_sn_1;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire tmp_product;
  wire tmp_product__0;

  assign s_axi_control_ARADDR_2_sp_1 = s_axi_control_ARADDR_2_sn_1;
  assign s_axi_control_ARADDR_3_sp_1 = s_axi_control_ARADDR_3_sn_1;
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_0_0
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00_24[0]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_0_0_i_1__24
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_2__5
       (.I0(s_axi_control_ARADDR[0]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[0]),
        .O(s_axi_control_ARADDR_2_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_3__5
       (.I0(s_axi_control_ARADDR[1]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[1]),
        .O(s_axi_control_ARADDR_3_sn_1));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_4__5
       (.I0(s_axi_control_ARADDR[2]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[2]),
        .O(\s_axi_control_ARADDR[4] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    mem_reg_0_15_0_0_i_5__5
       (.I0(s_axi_control_ARADDR[3]),
        .I1(tmp_product__0),
        .I2(s_axi_control_ARVALID),
        .I3(Q[3]),
        .O(\s_axi_control_ARADDR[5] ));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_10_10
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00_24[10]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_11_11
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00_24[11]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_12_12
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00_24[12]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_13_13
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00_24[13]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_14_14
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00_24[14]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_15_15
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00_24[15]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_16_16
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00_24[16]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_16_16_i_1__24
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_17_17
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00_24[17]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_18_18
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00_24[18]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_19_19
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00_24[19]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_1_1
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00_24[1]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_20_20
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00_24[20]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_21_21
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00_24[21]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_22_22
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00_24[22]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_23_23
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00_24[23]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_24_24
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00_24[24]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_24_24_i_1__24
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_24_24_i_2__24
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_25_25
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00_24[25]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_25_25_i_1__24
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_26_26
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00_24[26]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_26_26_i_1__24
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_27_27
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00_24[27]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_27_27_i_1__24
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_28_28
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00_24[28]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_28_28_i_1__24
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_29_29
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00_24[29]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_29_29_i_1__24
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_2_2
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00_24[2]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_30_30
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00_24[30]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_30_30_i_1__24
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_31_31
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00_24[31]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_0_15_31_31_i_1__24
       (.I0(int_C_ce1),
        .I1(tmp_product),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .I4(s_axi_control_WSTRB[3]),
        .I5(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_3_3
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00_24[3]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_4_4
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00_24[4]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_5_5
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00_24[5]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_6_6
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00_24[6]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_7_7
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00_24[7]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_8_8
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00_24[8]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    mem_reg_0_15_8_8_i_1__24
       (.I0(tmp_product),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WVALID),
        .I3(\q1_reg[0]_1 ),
        .I4(tmp_product__0),
        .I5(s_axi_control_ARVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_15_9_9
       (.A0(s_axi_control_ARADDR_2_sn_1),
        .A1(s_axi_control_ARADDR_3_sn_1),
        .A2(\s_axi_control_ARADDR[4] ),
        .A3(\s_axi_control_ARADDR[5] ),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00_24[9]),
        .DPRA0(address0[0]),
        .DPRA1(address0[1]),
        .DPRA2(address0[2]),
        .DPRA3(address0[3]),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \q1[31]_i_1__24 
       (.I0(s_axi_control_ARVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(\q1_reg[0]_1 ),
        .I3(s_axi_control_WVALID),
        .O(int_B_9_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[0]),
        .Q(int_B_9_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[10]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[11]),
        .Q(int_B_9_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[12]),
        .Q(int_B_9_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[13]),
        .Q(int_B_9_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[14]),
        .Q(int_B_9_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[15]),
        .Q(int_B_9_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[16]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[17]),
        .Q(int_B_9_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[18]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[19]),
        .Q(int_B_9_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[1]),
        .Q(int_B_9_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[20]),
        .Q(int_B_9_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[21]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[22]),
        .Q(int_B_9_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[23]),
        .Q(int_B_9_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[24]),
        .Q(int_B_9_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[25]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[26]),
        .Q(int_B_9_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[27]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[28]),
        .Q(int_B_9_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[29]),
        .Q(q1[9]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[2]),
        .Q(int_B_9_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[30]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[31]),
        .Q(int_B_9_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[3]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[4]),
        .Q(int_B_9_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[5]),
        .Q(int_B_9_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[6]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[7]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[8]),
        .Q(int_B_9_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_B_9_ce1),
        .D(q10[9]),
        .Q(int_B_9_q1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEFFFFFEEEF0000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata_reg[0] ),
        .I2(\rdata_reg[0]_0 ),
        .I3(\rdata_reg[0]_1 ),
        .I4(\rdata_reg[0]_2 ),
        .I5(\rdata_reg[0]_3 ),
        .O(D));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[0]_i_2 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata_reg[0]_5 ),
        .I2(\rdata[0]_i_6_n_0 ),
        .I3(\rdata_reg[0]_6 ),
        .I4(\rdata_reg[0]_7 ),
        .I5(\rdata_reg[0]_8 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[0]_i_6 
       (.I0(int_B_9_q1[0]),
        .I1(\rdata[31]_i_11 [0]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [0]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[11]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata_reg[0]_5 ),
        .I2(\rdata[11]_i_9_n_0 ),
        .I3(\rdata_reg[11] ),
        .I4(\rdata_reg[11]_0 ),
        .I5(\rdata_reg[11]_1 ),
        .O(int_A_14_read_reg_0));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[11]_i_9 
       (.I0(int_B_9_q1[11]),
        .I1(\rdata[31]_i_11 [7]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [7]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\rdata[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[12]_i_9 
       (.I0(int_B_9_q1[12]),
        .I1(\rdata[31]_i_11 [8]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [8]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[13]_i_9 
       (.I0(int_B_9_q1[13]),
        .I1(\rdata[31]_i_11 [9]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [9]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[14]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata_reg[0]_5 ),
        .I2(\rdata[14]_i_9_n_0 ),
        .I3(\rdata_reg[14] ),
        .I4(\rdata_reg[14]_0 ),
        .I5(\rdata_reg[14]_1 ),
        .O(int_A_14_read_reg_1));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[14]_i_9 
       (.I0(int_B_9_q1[14]),
        .I1(\rdata[31]_i_11 [10]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [10]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\rdata[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000555D)) 
    \rdata[15]_i_3 
       (.I0(\rdata_reg[0]_5 ),
        .I1(\rdata[15]_i_6_n_0 ),
        .I2(\rdata_reg[15] ),
        .I3(\rdata_reg[15]_0 ),
        .I4(\rdata_reg[15]_1 ),
        .I5(\rdata_reg[15]_2 ),
        .O(int_B_7_read_reg_0));
  LUT6 #(
    .INIT(64'h05F505F503F30FFF)) 
    \rdata[15]_i_6 
       (.I0(int_B_9_q1[15]),
        .I1(\rdata[31]_i_11 [11]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [11]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h05F505F503F30FFF)) 
    \rdata[17]_i_9 
       (.I0(int_B_9_q1[17]),
        .I1(\rdata[31]_i_11 [12]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [12]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[19]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata_reg[0]_5 ),
        .I2(\rdata[19]_i_9_n_0 ),
        .I3(\rdata_reg[19] ),
        .I4(\rdata_reg[19]_0 ),
        .I5(\rdata_reg[19]_1 ),
        .O(int_A_14_read_reg_2));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[19]_i_9 
       (.I0(int_B_9_q1[19]),
        .I1(\rdata[31]_i_11 [13]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [13]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\rdata[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h05F505F503F30FFF)) 
    \rdata[1]_i_11 
       (.I0(int_B_9_q1[1]),
        .I1(\rdata[31]_i_11 [1]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [1]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[20]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata_reg[0]_5 ),
        .I2(\rdata[20]_i_9_n_0 ),
        .I3(\rdata_reg[20] ),
        .I4(\rdata_reg[20]_0 ),
        .I5(\rdata_reg[20]_1 ),
        .O(int_A_14_read_reg_3));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[20]_i_9 
       (.I0(int_B_9_q1[20]),
        .I1(\rdata[31]_i_11 [14]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [14]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\rdata[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[22]_i_9 
       (.I0(int_B_9_q1[22]),
        .I1(\rdata[31]_i_11 [15]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [15]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h05F505F503F30FFF)) 
    \rdata[23]_i_10 
       (.I0(int_B_9_q1[23]),
        .I1(\rdata[31]_i_11 [16]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [16]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[24]_i_7 
       (.I0(int_B_9_q1[24]),
        .I1(\rdata[31]_i_11 [17]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [17]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h05F505F503F30FFF)) 
    \rdata[26]_i_11 
       (.I0(int_B_9_q1[26]),
        .I1(\rdata[31]_i_11 [18]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [18]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h05F505F503F30FFF)) 
    \rdata[28]_i_11 
       (.I0(int_B_9_q1[28]),
        .I1(\rdata[31]_i_11 [19]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [19]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h05F505F503F30FFF)) 
    \rdata[2]_i_10 
       (.I0(int_B_9_q1[2]),
        .I1(\rdata[31]_i_11 [2]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [2]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h05F505F503F30FFF)) 
    \rdata[31]_i_20 
       (.I0(int_B_9_q1[31]),
        .I1(\rdata[31]_i_11 [20]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [20]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[4]_i_7 
       (.I0(int_B_9_q1[4]),
        .I1(\rdata[31]_i_11 [3]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [3]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h000000000000555D)) 
    \rdata[5]_i_3 
       (.I0(\rdata_reg[0]_5 ),
        .I1(\rdata[5]_i_6_n_0 ),
        .I2(\rdata_reg[5] ),
        .I3(\rdata_reg[5]_0 ),
        .I4(\rdata_reg[5]_1 ),
        .I5(\rdata_reg[5]_2 ),
        .O(int_B_7_read_reg));
  LUT6 #(
    .INIT(64'h05F505F503F30FFF)) 
    \rdata[5]_i_6 
       (.I0(int_B_9_q1[5]),
        .I1(\rdata[31]_i_11 [4]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [4]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \rdata[8]_i_5 
       (.I0(\rdata_reg[0]_4 ),
        .I1(\rdata_reg[0]_5 ),
        .I2(\rdata[8]_i_9_n_0 ),
        .I3(\rdata_reg[8] ),
        .I4(\rdata_reg[8]_0 ),
        .I5(\rdata_reg[8]_1 ),
        .O(int_A_14_read_reg));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[8]_i_9 
       (.I0(int_B_9_q1[8]),
        .I1(\rdata[31]_i_11 [5]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [5]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\rdata[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \rdata[9]_i_10 
       (.I0(int_B_9_q1[9]),
        .I1(\rdata[31]_i_11 [6]),
        .I2(int_B_8_read),
        .I3(\rdata[31]_i_11_0 [6]),
        .I4(int_B_10_read),
        .I5(int_B_9_read),
        .O(\q1_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_control_s_axi_ram" *) 
module bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram__parameterized0
   (int_B_14_read_reg,
    q1,
    int_B_14_read_reg_0,
    int_B_14_read_reg_1,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter7,
    \rdata[14]_i_5 ,
    int_B_14_read,
    int_B_15_read,
    \rdata[14]_i_5_0 ,
    \rdata[14]_i_5_1 ,
    ap_clk,
    int_C_ce1,
    s_axi_control_ARADDR,
    address0,
    mem_reg_0);
  output int_B_14_read_reg;
  output [28:0]q1;
  output int_B_14_read_reg_0;
  output int_B_14_read_reg_1;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter7;
  input \rdata[14]_i_5 ;
  input int_B_14_read;
  input int_B_15_read;
  input [2:0]\rdata[14]_i_5_0 ;
  input [2:0]\rdata[14]_i_5_1 ;
  input ap_clk;
  input int_C_ce1;
  input [7:0]s_axi_control_ARADDR;
  input [7:0]address0;
  input [31:0]mem_reg_0;

  wire C_ce0_local;
  wire [7:0]address0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire int_B_14_read;
  wire int_B_14_read_reg;
  wire int_B_14_read_reg_0;
  wire int_B_14_read_reg_1;
  wire int_B_15_read;
  wire int_C_ce1;
  wire [14:0]int_C_q1;
  wire [31:0]mem_reg_0;
  wire [31:24]p_1_in;
  wire [28:0]q1;
  wire \rdata[14]_i_5 ;
  wire [2:0]\rdata[14]_i_5_0 ;
  wire [2:0]\rdata[14]_i_5_1 ;
  wire [7:0]s_axi_control_ARADDR;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "matrix_mult_hw_control_s_axi_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,s_axi_control_ARADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_0[15:0]),
        .DIBDI({p_1_in,mem_reg_0[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({q1[12],int_C_q1[14],q1[11:5],int_C_q1[6],q1[4:0],int_C_q1[0]}),
        .DOBDO(q1[28:13]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(int_C_ce1),
        .ENBWREN(C_ce0_local),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ap_enable_reg_pp0_iter7,ap_enable_reg_pp0_iter7,ap_enable_reg_pp0_iter7,ap_enable_reg_pp0_iter7}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_10
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(mem_reg_0[24]),
        .O(p_1_in[24]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_2
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(ap_enable_reg_pp0_iter7),
        .O(C_ce0_local));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(mem_reg_0[31]),
        .O(p_1_in[31]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_4
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(mem_reg_0[30]),
        .O(p_1_in[30]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_5
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(mem_reg_0[29]),
        .O(p_1_in[29]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_6
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(mem_reg_0[28]),
        .O(p_1_in[28]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_7
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(mem_reg_0[27]),
        .O(p_1_in[27]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_8
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(mem_reg_0[26]),
        .O(p_1_in[26]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_9
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(mem_reg_0[25]),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'h5557DDDF7577FDFF)) 
    \rdata[0]_i_8 
       (.I0(\rdata[14]_i_5 ),
        .I1(int_B_14_read),
        .I2(int_B_15_read),
        .I3(int_C_q1[0]),
        .I4(\rdata[14]_i_5_0 [0]),
        .I5(\rdata[14]_i_5_1 [0]),
        .O(int_B_14_read_reg));
  LUT6 #(
    .INIT(64'h5557DDDF7577FDFF)) 
    \rdata[14]_i_11 
       (.I0(\rdata[14]_i_5 ),
        .I1(int_B_14_read),
        .I2(int_B_15_read),
        .I3(int_C_q1[14]),
        .I4(\rdata[14]_i_5_0 [2]),
        .I5(\rdata[14]_i_5_1 [2]),
        .O(int_B_14_read_reg_1));
  LUT6 #(
    .INIT(64'h5557DDDF7577FDFF)) 
    \rdata[6]_i_11 
       (.I0(\rdata[14]_i_5 ),
        .I1(int_B_14_read),
        .I2(int_B_15_read),
        .I3(int_C_q1[6]),
        .I4(\rdata[14]_i_5_0 [1]),
        .I5(\rdata[14]_i_5_1 [1]),
        .O(int_B_14_read_reg_0));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_flow_control_loop_delay_pipe" *) 
module bd_0_hls_inst_0_matrix_mult_hw_flow_control_loop_delay_pipe
   (rewind_ap_ready_reg,
    \icmp_ln38_reg_1161_reg[0] ,
    D,
    icmp_ln38_fu_877_p2,
    ap_loop_exit_ready,
    add_ln57_fu_853_p2,
    \icmp_ln39_reg_1156_reg[0] ,
    \j3_fu_244_reg[2] ,
    select_ln38_fu_781_p3,
    icmp_ln39_fu_871_p2,
    ap_idle,
    \icmp_ln39_reg_1156_reg[0]_0 ,
    \icmp_ln39_reg_1156_reg[0]_1 ,
    \icmp_ln39_reg_1156_reg[0]_2 ,
    \icmp_ln39_reg_1156_reg[0]_3 ,
    \icmp_ln39_reg_1156_reg[0]_4 ,
    \icmp_ln39_reg_1156_reg[0]_5 ,
    \icmp_ln39_reg_1156_reg[0]_6 ,
    \icmp_ln39_reg_1156_reg[0]_7 ,
    \icmp_ln39_reg_1156_reg[0]_8 ,
    \icmp_ln39_reg_1156_reg[0]_9 ,
    \j3_fu_244_reg[3] ,
    \j3_fu_244_reg[3]_0 ,
    \j3_fu_244_reg[3]_1 ,
    \j3_fu_244_reg[3]_2 ,
    \j3_fu_244_reg[3]_3 ,
    \j3_fu_244_reg[2]_0 ,
    \j3_fu_244_reg[2]_1 ,
    \j3_fu_244_reg[2]_2 ,
    \j3_fu_244_reg[2]_3 ,
    \j3_fu_244_reg[2]_4 ,
    \j3_fu_244_reg[1] ,
    \j3_fu_244_reg[1]_0 ,
    \j3_fu_244_reg[1]_1 ,
    \j3_fu_244_reg[1]_2 ,
    \j3_fu_244_reg[1]_3 ,
    \j3_fu_244_reg[0] ,
    \j3_fu_244_reg[0]_0 ,
    \j3_fu_244_reg[0]_1 ,
    \j3_fu_244_reg[0]_2 ,
    \j3_fu_244_reg[0]_3 ,
    ap_rst_n_inv,
    ap_clk,
    icmp_ln38_reg_1161,
    icmp_ln39_reg_1156,
    ap_start,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_rst_n,
    \j3_fu_244_reg[4] ,
    \i2_fu_240_reg[3] ,
    \i2_fu_240_reg[2] ,
    \i2_fu_240_reg[3]_0 ,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    int_ap_idle_reg,
    ap_loop_exit_ready_pp0_iter1_reg);
  output rewind_ap_ready_reg;
  output \icmp_ln38_reg_1161_reg[0] ;
  output [7:0]D;
  output icmp_ln38_fu_877_p2;
  output ap_loop_exit_ready;
  output [3:0]add_ln57_fu_853_p2;
  output [3:0]\icmp_ln39_reg_1156_reg[0] ;
  output [4:0]\j3_fu_244_reg[2] ;
  output [3:0]select_ln38_fu_781_p3;
  output icmp_ln39_fu_871_p2;
  output ap_idle;
  output \icmp_ln39_reg_1156_reg[0]_0 ;
  output \icmp_ln39_reg_1156_reg[0]_1 ;
  output \icmp_ln39_reg_1156_reg[0]_2 ;
  output \icmp_ln39_reg_1156_reg[0]_3 ;
  output \icmp_ln39_reg_1156_reg[0]_4 ;
  output \icmp_ln39_reg_1156_reg[0]_5 ;
  output \icmp_ln39_reg_1156_reg[0]_6 ;
  output \icmp_ln39_reg_1156_reg[0]_7 ;
  output \icmp_ln39_reg_1156_reg[0]_8 ;
  output \icmp_ln39_reg_1156_reg[0]_9 ;
  output \j3_fu_244_reg[3] ;
  output \j3_fu_244_reg[3]_0 ;
  output \j3_fu_244_reg[3]_1 ;
  output \j3_fu_244_reg[3]_2 ;
  output \j3_fu_244_reg[3]_3 ;
  output \j3_fu_244_reg[2]_0 ;
  output \j3_fu_244_reg[2]_1 ;
  output \j3_fu_244_reg[2]_2 ;
  output \j3_fu_244_reg[2]_3 ;
  output \j3_fu_244_reg[2]_4 ;
  output \j3_fu_244_reg[1] ;
  output \j3_fu_244_reg[1]_0 ;
  output \j3_fu_244_reg[1]_1 ;
  output \j3_fu_244_reg[1]_2 ;
  output \j3_fu_244_reg[1]_3 ;
  output \j3_fu_244_reg[0] ;
  output \j3_fu_244_reg[0]_0 ;
  output \j3_fu_244_reg[0]_1 ;
  output \j3_fu_244_reg[0]_2 ;
  output \j3_fu_244_reg[0]_3 ;
  input ap_rst_n_inv;
  input ap_clk;
  input icmp_ln38_reg_1161;
  input icmp_ln39_reg_1156;
  input ap_start;
  input ap_enable_reg_pp0_iter1;
  input [7:0]Q;
  input ap_rst_n;
  input [4:0]\j3_fu_244_reg[4] ;
  input [3:0]\i2_fu_240_reg[3] ;
  input \i2_fu_240_reg[2] ;
  input \i2_fu_240_reg[3]_0 ;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input int_ap_idle_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [7:0]D;
  wire [7:0]Q;
  wire [3:0]add_ln57_fu_853_p2;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_2_n_0 ;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_2_n_0 ;
  wire \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_idle;
  wire ap_loop_exit_ready;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \i2_fu_240_reg[2] ;
  wire [3:0]\i2_fu_240_reg[3] ;
  wire \i2_fu_240_reg[3]_0 ;
  wire icmp_ln38_fu_877_p2;
  wire icmp_ln38_reg_1161;
  wire \icmp_ln38_reg_1161_reg[0] ;
  wire icmp_ln39_fu_871_p2;
  wire icmp_ln39_reg_1156;
  wire [3:0]\icmp_ln39_reg_1156_reg[0] ;
  wire \icmp_ln39_reg_1156_reg[0]_0 ;
  wire \icmp_ln39_reg_1156_reg[0]_1 ;
  wire \icmp_ln39_reg_1156_reg[0]_2 ;
  wire \icmp_ln39_reg_1156_reg[0]_3 ;
  wire \icmp_ln39_reg_1156_reg[0]_4 ;
  wire \icmp_ln39_reg_1156_reg[0]_5 ;
  wire \icmp_ln39_reg_1156_reg[0]_6 ;
  wire \icmp_ln39_reg_1156_reg[0]_7 ;
  wire \icmp_ln39_reg_1156_reg[0]_8 ;
  wire \icmp_ln39_reg_1156_reg[0]_9 ;
  wire \indvar_flatten1_fu_236[5]_i_2_n_0 ;
  wire \indvar_flatten1_fu_236[7]_i_2_n_0 ;
  wire int_ap_idle_reg;
  wire \j3_fu_244_reg[0] ;
  wire \j3_fu_244_reg[0]_0 ;
  wire \j3_fu_244_reg[0]_1 ;
  wire \j3_fu_244_reg[0]_2 ;
  wire \j3_fu_244_reg[0]_3 ;
  wire \j3_fu_244_reg[1] ;
  wire \j3_fu_244_reg[1]_0 ;
  wire \j3_fu_244_reg[1]_1 ;
  wire \j3_fu_244_reg[1]_2 ;
  wire \j3_fu_244_reg[1]_3 ;
  wire [4:0]\j3_fu_244_reg[2] ;
  wire \j3_fu_244_reg[2]_0 ;
  wire \j3_fu_244_reg[2]_1 ;
  wire \j3_fu_244_reg[2]_2 ;
  wire \j3_fu_244_reg[2]_3 ;
  wire \j3_fu_244_reg[2]_4 ;
  wire \j3_fu_244_reg[3] ;
  wire \j3_fu_244_reg[3]_0 ;
  wire \j3_fu_244_reg[3]_1 ;
  wire \j3_fu_244_reg[3]_2 ;
  wire \j3_fu_244_reg[3]_3 ;
  wire [4:0]\j3_fu_244_reg[4] ;
  wire mem_reg_0_15_0_0_i_10_n_0;
  wire mem_reg_0_15_0_0_i_11_n_0;
  wire mem_reg_0_15_0_0_i_12_n_0;
  wire mem_reg_0_15_0_0_i_13_n_0;
  wire rewind_ap_ready_reg;
  wire rewind_ap_ready_reg_i_1_n_0;
  wire [3:0]select_ln38_fu_781_p3;

  LUT6 #(
    .INIT(64'h44F4CCCC00F0CCCC)) 
    \add_ln57_reg_1071[3]_i_1 
       (.I0(icmp_ln38_reg_1161),
        .I1(icmp_ln39_reg_1156),
        .I2(ap_start),
        .I3(rewind_ap_ready_reg),
        .I4(ap_loop_init),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln38_reg_1161_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hCCEEFCCC)) 
    \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_1 
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_2_n_0 ),
        .I2(mem_reg_0_15_0_0_i_13_n_0),
        .I3(\j3_fu_244_reg[4] [4]),
        .I4(\i2_fu_240_reg[3] [0]),
        .O(add_ln57_fu_853_p2[0]));
  LUT6 #(
    .INIT(64'h005D0C5D00000000)) 
    \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_2 
       (.I0(ap_loop_init),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln38_reg_1161),
        .I3(\i2_fu_240_reg[3] [0]),
        .I4(mem_reg_0_15_0_0_i_13_n_0),
        .I5(icmp_ln39_reg_1156),
        .O(\add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F0F0FF440000)) 
    \add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6_i_1 
       (.I0(\j3_fu_244_reg[4] [4]),
        .I1(mem_reg_0_15_0_0_i_11_n_0),
        .I2(\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0 ),
        .I3(mem_reg_0_15_0_0_i_13_n_0),
        .I4(\i2_fu_240_reg[3] [1]),
        .I5(\i2_fu_240_reg[3] [0]),
        .O(add_ln57_fu_853_p2[1]));
  LUT6 #(
    .INIT(64'hAAFAFAFACC000000)) 
    \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_1 
       (.I0(\add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_2_n_0 ),
        .I1(\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0 ),
        .I2(mem_reg_0_15_0_0_i_13_n_0),
        .I3(\i2_fu_240_reg[3] [1]),
        .I4(\i2_fu_240_reg[3] [0]),
        .I5(\i2_fu_240_reg[3] [2]),
        .O(add_ln57_fu_853_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_2 
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [4]),
        .O(\add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF44444400F000F0)) 
    \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_1 
       (.I0(\j3_fu_244_reg[4] [4]),
        .I1(mem_reg_0_15_0_0_i_11_n_0),
        .I2(\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0 ),
        .I3(\i2_fu_240_reg[3]_0 ),
        .I4(mem_reg_0_15_0_0_i_13_n_0),
        .I5(\i2_fu_240_reg[3] [3]),
        .O(add_ln57_fu_853_p2[3]));
  LUT6 #(
    .INIT(64'hFF080000FFAAFFAA)) 
    \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2 
       (.I0(icmp_ln39_reg_1156),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln38_reg_1161),
        .I3(\j3_fu_244_reg[4] [4]),
        .I4(mem_reg_0_15_0_0_i_10_n_0),
        .I5(ap_loop_init),
        .O(\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_i_1
       (.I0(ap_loop_init),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(\indvar_flatten1_fu_236[7]_i_2_n_0 ),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(ap_loop_exit_ready));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFDDDFDFD)) 
    ap_loop_init_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready),
        .I2(ap_loop_init),
        .I3(rewind_ap_ready_reg),
        .I4(ap_start),
        .O(ap_loop_init_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_i_1_n_0),
        .Q(ap_loop_init),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040004040404040)) 
    \icmp_ln38_reg_1161[0]_i_1 
       (.I0(\indvar_flatten1_fu_236[7]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(ap_loop_init),
        .I4(rewind_ap_ready_reg),
        .I5(ap_start),
        .O(icmp_ln38_fu_877_p2));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \icmp_ln39_reg_1156[0]_i_1 
       (.I0(\j3_fu_244_reg[4] [4]),
        .I1(mem_reg_0_15_0_0_i_11_n_0),
        .I2(\j3_fu_244_reg[4] [3]),
        .I3(\j3_fu_244_reg[4] [1]),
        .I4(\j3_fu_244_reg[4] [0]),
        .I5(\j3_fu_244_reg[4] [2]),
        .O(icmp_ln39_fu_871_p2));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten1_fu_236[0]_i_1 
       (.I0(ap_loop_init),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten1_fu_236[1]_i_1 
       (.I0(ap_loop_init),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \indvar_flatten1_fu_236[2]_i_1 
       (.I0(ap_loop_init),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \indvar_flatten1_fu_236[3]_i_1 
       (.I0(mem_reg_0_15_0_0_i_13_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \indvar_flatten1_fu_236[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(mem_reg_0_15_0_0_i_13_n_0),
        .I5(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten1_fu_236[5]_i_1 
       (.I0(\indvar_flatten1_fu_236[5]_i_2_n_0 ),
        .I1(ap_loop_init),
        .I2(Q[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \indvar_flatten1_fu_236[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\indvar_flatten1_fu_236[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten1_fu_236[6]_i_1 
       (.I0(\indvar_flatten1_fu_236[7]_i_2_n_0 ),
        .I1(ap_loop_init),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten1_fu_236[7]_i_1 
       (.I0(\indvar_flatten1_fu_236[7]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(ap_loop_init),
        .I3(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten1_fu_236[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\indvar_flatten1_fu_236[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0000)) 
    int_ap_idle_i_1
       (.I0(rewind_ap_ready_reg),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(int_ap_idle_reg),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h77F77777F7F7F7F7)) 
    \j3_fu_244[0]_i_1 
       (.I0(mem_reg_0_15_0_0_i_13_n_0),
        .I1(\j3_fu_244_reg[4] [0]),
        .I2(icmp_ln39_reg_1156),
        .I3(icmp_ln38_reg_1161),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_loop_init),
        .O(\j3_fu_244_reg[2] [0]));
  LUT3 #(
    .INIT(8'h28)) 
    \j3_fu_244[1]_i_1 
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [0]),
        .I2(\j3_fu_244_reg[4] [1]),
        .O(\j3_fu_244_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \j3_fu_244[2]_i_1 
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [1]),
        .I2(\j3_fu_244_reg[4] [0]),
        .I3(\j3_fu_244_reg[4] [2]),
        .O(\j3_fu_244_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \j3_fu_244[3]_i_1 
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [2]),
        .I2(\j3_fu_244_reg[4] [0]),
        .I3(\j3_fu_244_reg[4] [1]),
        .I4(\j3_fu_244_reg[4] [3]),
        .O(\j3_fu_244_reg[2] [3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \j3_fu_244[4]_i_2 
       (.I0(\j3_fu_244_reg[4] [2]),
        .I1(\j3_fu_244_reg[4] [0]),
        .I2(\j3_fu_244_reg[4] [1]),
        .I3(\j3_fu_244_reg[4] [3]),
        .I4(mem_reg_0_15_0_0_i_11_n_0),
        .I5(\j3_fu_244_reg[4] [4]),
        .O(\j3_fu_244_reg[2] [4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_0_0_i_10
       (.I0(rewind_ap_ready_reg),
        .I1(ap_start),
        .O(mem_reg_0_15_0_0_i_10_n_0));
  LUT6 #(
    .INIT(64'hC0CCF3FF4044F3FF)) 
    mem_reg_0_15_0_0_i_11
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_loop_init),
        .I2(rewind_ap_ready_reg),
        .I3(ap_start),
        .I4(icmp_ln39_reg_1156),
        .I5(icmp_ln38_reg_1161),
        .O(mem_reg_0_15_0_0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00B0FFFF)) 
    mem_reg_0_15_0_0_i_12
       (.I0(rewind_ap_ready_reg),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln38_reg_1161),
        .I4(ap_loop_init),
        .O(mem_reg_0_15_0_0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    mem_reg_0_15_0_0_i_13
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .I2(ap_loop_init),
        .O(mem_reg_0_15_0_0_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_2__15
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [0]),
        .O(select_ln38_fu_781_p3[0]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_2__16
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [0]),
        .O(\j3_fu_244_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_2__17
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [0]),
        .O(\j3_fu_244_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_2__18
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [0]),
        .O(\j3_fu_244_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_2__19
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [0]),
        .O(\j3_fu_244_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_2__20
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [0]),
        .O(\j3_fu_244_reg[0]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_3__15
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [1]),
        .O(select_ln38_fu_781_p3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_3__16
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [1]),
        .O(\j3_fu_244_reg[1] ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_3__17
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [1]),
        .O(\j3_fu_244_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_3__18
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [1]),
        .O(\j3_fu_244_reg[1]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_3__19
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [1]),
        .O(\j3_fu_244_reg[1]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_3__20
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [1]),
        .O(\j3_fu_244_reg[1]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_4__15
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [2]),
        .O(select_ln38_fu_781_p3[2]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_4__16
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [2]),
        .O(\j3_fu_244_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_4__17
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [2]),
        .O(\j3_fu_244_reg[2]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_4__18
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [2]),
        .O(\j3_fu_244_reg[2]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_4__19
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [2]),
        .O(\j3_fu_244_reg[2]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_4__20
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [2]),
        .O(\j3_fu_244_reg[2]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_5__15
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [3]),
        .O(select_ln38_fu_781_p3[3]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_5__16
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [3]),
        .O(\j3_fu_244_reg[3] ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_5__17
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [3]),
        .O(\j3_fu_244_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_5__18
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [3]),
        .O(\j3_fu_244_reg[3]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_5__19
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [3]),
        .O(\j3_fu_244_reg[3]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_0_i_5__20
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(\j3_fu_244_reg[4] [3]),
        .O(\j3_fu_244_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hAAAAC0C0FFAA0000)) 
    mem_reg_0_15_0_0_i_6
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(mem_reg_0_15_0_0_i_13_n_0),
        .I4(\i2_fu_240_reg[3] [1]),
        .I5(\i2_fu_240_reg[3] [0]),
        .O(\icmp_ln39_reg_1156_reg[0] [1]));
  LUT6 #(
    .INIT(64'hA505AA0A65C5AA0A)) 
    mem_reg_0_15_0_0_i_6__0
       (.I0(\i2_fu_240_reg[3] [0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_loop_init),
        .I3(mem_reg_0_15_0_0_i_10_n_0),
        .I4(icmp_ln39_reg_1156),
        .I5(icmp_ln38_reg_1161),
        .O(\icmp_ln39_reg_1156_reg[0] [0]));
  LUT6 #(
    .INIT(64'hAAAAC0C0FFAA0000)) 
    mem_reg_0_15_0_0_i_6__1
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(mem_reg_0_15_0_0_i_13_n_0),
        .I4(\i2_fu_240_reg[3] [1]),
        .I5(\i2_fu_240_reg[3] [0]),
        .O(\icmp_ln39_reg_1156_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAC0C0FFAA0000)) 
    mem_reg_0_15_0_0_i_6__2
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(mem_reg_0_15_0_0_i_13_n_0),
        .I4(\i2_fu_240_reg[3] [1]),
        .I5(\i2_fu_240_reg[3] [0]),
        .O(\icmp_ln39_reg_1156_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAAAC0C0FFAA0000)) 
    mem_reg_0_15_0_0_i_6__3
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(mem_reg_0_15_0_0_i_13_n_0),
        .I4(\i2_fu_240_reg[3] [1]),
        .I5(\i2_fu_240_reg[3] [0]),
        .O(\icmp_ln39_reg_1156_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAAAAC0C0FFAA0000)) 
    mem_reg_0_15_0_0_i_6__4
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(mem_reg_0_15_0_0_i_13_n_0),
        .I4(\i2_fu_240_reg[3] [1]),
        .I5(\i2_fu_240_reg[3] [0]),
        .O(\icmp_ln39_reg_1156_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFAAAAAA00C000C0)) 
    mem_reg_0_15_0_0_i_7
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(\i2_fu_240_reg[3]_0 ),
        .I4(mem_reg_0_15_0_0_i_13_n_0),
        .I5(\i2_fu_240_reg[3] [3]),
        .O(\icmp_ln39_reg_1156_reg[0] [3]));
  LUT6 #(
    .INIT(64'hAAAAC0C0FFAA0000)) 
    mem_reg_0_15_0_0_i_7__0
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(mem_reg_0_15_0_0_i_13_n_0),
        .I4(\i2_fu_240_reg[3] [1]),
        .I5(\i2_fu_240_reg[3] [0]),
        .O(\icmp_ln39_reg_1156_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFAAAAAA00C000C0)) 
    mem_reg_0_15_0_0_i_7__1
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(\i2_fu_240_reg[3]_0 ),
        .I4(mem_reg_0_15_0_0_i_13_n_0),
        .I5(\i2_fu_240_reg[3] [3]),
        .O(\icmp_ln39_reg_1156_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFAAAAAA00C000C0)) 
    mem_reg_0_15_0_0_i_7__2
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(\i2_fu_240_reg[3]_0 ),
        .I4(mem_reg_0_15_0_0_i_13_n_0),
        .I5(\i2_fu_240_reg[3] [3]),
        .O(\icmp_ln39_reg_1156_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFAAAAAA00C000C0)) 
    mem_reg_0_15_0_0_i_7__3
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(\i2_fu_240_reg[3]_0 ),
        .I4(mem_reg_0_15_0_0_i_13_n_0),
        .I5(\i2_fu_240_reg[3] [3]),
        .O(\icmp_ln39_reg_1156_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFAAAAAA00C000C0)) 
    mem_reg_0_15_0_0_i_7__4
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(\i2_fu_240_reg[3]_0 ),
        .I4(mem_reg_0_15_0_0_i_13_n_0),
        .I5(\i2_fu_240_reg[3] [3]),
        .O(\icmp_ln39_reg_1156_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hFFAAAAAA0000C0C0)) 
    mem_reg_0_15_0_0_i_8
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(mem_reg_0_15_0_0_i_13_n_0),
        .I4(\i2_fu_240_reg[2] ),
        .I5(\i2_fu_240_reg[3] [2]),
        .O(\icmp_ln39_reg_1156_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFFAAAAAA00C000C0)) 
    mem_reg_0_15_0_0_i_9
       (.I0(mem_reg_0_15_0_0_i_11_n_0),
        .I1(icmp_ln39_reg_1156),
        .I2(mem_reg_0_15_0_0_i_12_n_0),
        .I3(\i2_fu_240_reg[3]_0 ),
        .I4(mem_reg_0_15_0_0_i_13_n_0),
        .I5(\i2_fu_240_reg[3] [3]),
        .O(\icmp_ln39_reg_1156_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h3730)) 
    rewind_ap_ready_reg_i_1
       (.I0(ap_start),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_loop_exit_ready),
        .I3(rewind_ap_ready_reg),
        .O(rewind_ap_ready_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rewind_ap_ready_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rewind_ap_ready_reg_i_1_n_0),
        .Q(rewind_ap_ready_reg),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire \sum_reg_1325[19]_i_2_n_0 ;
  wire \sum_reg_1325[19]_i_3_n_0 ;
  wire \sum_reg_1325[19]_i_4_n_0 ;
  wire \sum_reg_1325[23]_i_2_n_0 ;
  wire \sum_reg_1325[23]_i_3_n_0 ;
  wire \sum_reg_1325[23]_i_4_n_0 ;
  wire \sum_reg_1325[23]_i_5_n_0 ;
  wire \sum_reg_1325[27]_i_2_n_0 ;
  wire \sum_reg_1325[27]_i_3_n_0 ;
  wire \sum_reg_1325[27]_i_4_n_0 ;
  wire \sum_reg_1325[27]_i_5_n_0 ;
  wire \sum_reg_1325[31]_i_2_n_0 ;
  wire \sum_reg_1325[31]_i_3_n_0 ;
  wire \sum_reg_1325[31]_i_4_n_0 ;
  wire \sum_reg_1325[31]_i_5_n_0 ;
  wire \sum_reg_1325_reg[19]_i_1_n_0 ;
  wire \sum_reg_1325_reg[19]_i_1_n_1 ;
  wire \sum_reg_1325_reg[19]_i_1_n_2 ;
  wire \sum_reg_1325_reg[19]_i_1_n_3 ;
  wire \sum_reg_1325_reg[23]_i_1_n_0 ;
  wire \sum_reg_1325_reg[23]_i_1_n_1 ;
  wire \sum_reg_1325_reg[23]_i_1_n_2 ;
  wire \sum_reg_1325_reg[23]_i_1_n_3 ;
  wire \sum_reg_1325_reg[27]_i_1_n_0 ;
  wire \sum_reg_1325_reg[27]_i_1_n_1 ;
  wire \sum_reg_1325_reg[27]_i_1_n_2 ;
  wire \sum_reg_1325_reg[27]_i_1_n_3 ;
  wire \sum_reg_1325_reg[31]_i_1_n_1 ;
  wire \sum_reg_1325_reg[31]_i_1_n_2 ;
  wire \sum_reg_1325_reg[31]_i_1_n_3 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_sum_reg_1325_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\sum_reg_1325[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\sum_reg_1325[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\sum_reg_1325[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\sum_reg_1325[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\sum_reg_1325[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\sum_reg_1325[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\sum_reg_1325[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\sum_reg_1325[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\sum_reg_1325[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\sum_reg_1325[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\sum_reg_1325[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\sum_reg_1325[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\sum_reg_1325[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\sum_reg_1325[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_reg_1325[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\sum_reg_1325[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_reg_1325_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\sum_reg_1325_reg[19]_i_1_n_0 ,\sum_reg_1325_reg[19]_i_1_n_1 ,\sum_reg_1325_reg[19]_i_1_n_2 ,\sum_reg_1325_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\sum_reg_1325[19]_i_2_n_0 ,\sum_reg_1325[19]_i_3_n_0 ,\sum_reg_1325[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_reg_1325_reg[23]_i_1 
       (.CI(\sum_reg_1325_reg[19]_i_1_n_0 ),
        .CO({\sum_reg_1325_reg[23]_i_1_n_0 ,\sum_reg_1325_reg[23]_i_1_n_1 ,\sum_reg_1325_reg[23]_i_1_n_2 ,\sum_reg_1325_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\sum_reg_1325[23]_i_2_n_0 ,\sum_reg_1325[23]_i_3_n_0 ,\sum_reg_1325[23]_i_4_n_0 ,\sum_reg_1325[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_reg_1325_reg[27]_i_1 
       (.CI(\sum_reg_1325_reg[23]_i_1_n_0 ),
        .CO({\sum_reg_1325_reg[27]_i_1_n_0 ,\sum_reg_1325_reg[27]_i_1_n_1 ,\sum_reg_1325_reg[27]_i_1_n_2 ,\sum_reg_1325_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\sum_reg_1325[27]_i_2_n_0 ,\sum_reg_1325[27]_i_3_n_0 ,\sum_reg_1325[27]_i_4_n_0 ,\sum_reg_1325[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sum_reg_1325_reg[31]_i_1 
       (.CI(\sum_reg_1325_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_reg_1325_reg[31]_i_1_CO_UNCONNECTED [3],\sum_reg_1325_reg[31]_i_1_n_1 ,\sum_reg_1325_reg[31]_i_1_n_2 ,\sum_reg_1325_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\sum_reg_1325[31]_i_2_n_0 ,\sum_reg_1325[31]_i_3_n_0 ,\sum_reg_1325[31]_i_4_n_0 ,\sum_reg_1325[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_0
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_8_reg_1370[19]_i_2_n_0 ;
  wire \mul_ln55_8_reg_1370[19]_i_3_n_0 ;
  wire \mul_ln55_8_reg_1370[19]_i_4_n_0 ;
  wire \mul_ln55_8_reg_1370[23]_i_2_n_0 ;
  wire \mul_ln55_8_reg_1370[23]_i_3_n_0 ;
  wire \mul_ln55_8_reg_1370[23]_i_4_n_0 ;
  wire \mul_ln55_8_reg_1370[23]_i_5_n_0 ;
  wire \mul_ln55_8_reg_1370[27]_i_2_n_0 ;
  wire \mul_ln55_8_reg_1370[27]_i_3_n_0 ;
  wire \mul_ln55_8_reg_1370[27]_i_4_n_0 ;
  wire \mul_ln55_8_reg_1370[27]_i_5_n_0 ;
  wire \mul_ln55_8_reg_1370[31]_i_2_n_0 ;
  wire \mul_ln55_8_reg_1370[31]_i_3_n_0 ;
  wire \mul_ln55_8_reg_1370[31]_i_4_n_0 ;
  wire \mul_ln55_8_reg_1370[31]_i_5_n_0 ;
  wire \mul_ln55_8_reg_1370_reg[19]_i_1_n_0 ;
  wire \mul_ln55_8_reg_1370_reg[19]_i_1_n_1 ;
  wire \mul_ln55_8_reg_1370_reg[19]_i_1_n_2 ;
  wire \mul_ln55_8_reg_1370_reg[19]_i_1_n_3 ;
  wire \mul_ln55_8_reg_1370_reg[23]_i_1_n_0 ;
  wire \mul_ln55_8_reg_1370_reg[23]_i_1_n_1 ;
  wire \mul_ln55_8_reg_1370_reg[23]_i_1_n_2 ;
  wire \mul_ln55_8_reg_1370_reg[23]_i_1_n_3 ;
  wire \mul_ln55_8_reg_1370_reg[27]_i_1_n_0 ;
  wire \mul_ln55_8_reg_1370_reg[27]_i_1_n_1 ;
  wire \mul_ln55_8_reg_1370_reg[27]_i_1_n_2 ;
  wire \mul_ln55_8_reg_1370_reg[27]_i_1_n_3 ;
  wire \mul_ln55_8_reg_1370_reg[31]_i_1_n_1 ;
  wire \mul_ln55_8_reg_1370_reg[31]_i_1_n_2 ;
  wire \mul_ln55_8_reg_1370_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_8_reg_1370_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_8_reg_1370[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_8_reg_1370[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_8_reg_1370[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_8_reg_1370[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_8_reg_1370[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_8_reg_1370[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_8_reg_1370[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_8_reg_1370[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_8_reg_1370[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_8_reg_1370[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_8_reg_1370[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_8_reg_1370[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_8_reg_1370[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_8_reg_1370[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_8_reg_1370[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_8_reg_1370[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_8_reg_1370_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_8_reg_1370_reg[19]_i_1_n_0 ,\mul_ln55_8_reg_1370_reg[19]_i_1_n_1 ,\mul_ln55_8_reg_1370_reg[19]_i_1_n_2 ,\mul_ln55_8_reg_1370_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_8_reg_1370[19]_i_2_n_0 ,\mul_ln55_8_reg_1370[19]_i_3_n_0 ,\mul_ln55_8_reg_1370[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_8_reg_1370_reg[23]_i_1 
       (.CI(\mul_ln55_8_reg_1370_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_8_reg_1370_reg[23]_i_1_n_0 ,\mul_ln55_8_reg_1370_reg[23]_i_1_n_1 ,\mul_ln55_8_reg_1370_reg[23]_i_1_n_2 ,\mul_ln55_8_reg_1370_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_8_reg_1370[23]_i_2_n_0 ,\mul_ln55_8_reg_1370[23]_i_3_n_0 ,\mul_ln55_8_reg_1370[23]_i_4_n_0 ,\mul_ln55_8_reg_1370[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_8_reg_1370_reg[27]_i_1 
       (.CI(\mul_ln55_8_reg_1370_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_8_reg_1370_reg[27]_i_1_n_0 ,\mul_ln55_8_reg_1370_reg[27]_i_1_n_1 ,\mul_ln55_8_reg_1370_reg[27]_i_1_n_2 ,\mul_ln55_8_reg_1370_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_8_reg_1370[27]_i_2_n_0 ,\mul_ln55_8_reg_1370[27]_i_3_n_0 ,\mul_ln55_8_reg_1370[27]_i_4_n_0 ,\mul_ln55_8_reg_1370[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_8_reg_1370_reg[31]_i_1 
       (.CI(\mul_ln55_8_reg_1370_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_8_reg_1370_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_8_reg_1370_reg[31]_i_1_n_1 ,\mul_ln55_8_reg_1370_reg[31]_i_1_n_2 ,\mul_ln55_8_reg_1370_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_8_reg_1370[31]_i_2_n_0 ,\mul_ln55_8_reg_1370[31]_i_3_n_0 ,\mul_ln55_8_reg_1370[31]_i_4_n_0 ,\mul_ln55_8_reg_1370[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_1
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_9_reg_1375[19]_i_2_n_0 ;
  wire \mul_ln55_9_reg_1375[19]_i_3_n_0 ;
  wire \mul_ln55_9_reg_1375[19]_i_4_n_0 ;
  wire \mul_ln55_9_reg_1375[23]_i_2_n_0 ;
  wire \mul_ln55_9_reg_1375[23]_i_3_n_0 ;
  wire \mul_ln55_9_reg_1375[23]_i_4_n_0 ;
  wire \mul_ln55_9_reg_1375[23]_i_5_n_0 ;
  wire \mul_ln55_9_reg_1375[27]_i_2_n_0 ;
  wire \mul_ln55_9_reg_1375[27]_i_3_n_0 ;
  wire \mul_ln55_9_reg_1375[27]_i_4_n_0 ;
  wire \mul_ln55_9_reg_1375[27]_i_5_n_0 ;
  wire \mul_ln55_9_reg_1375[31]_i_2_n_0 ;
  wire \mul_ln55_9_reg_1375[31]_i_3_n_0 ;
  wire \mul_ln55_9_reg_1375[31]_i_4_n_0 ;
  wire \mul_ln55_9_reg_1375[31]_i_5_n_0 ;
  wire \mul_ln55_9_reg_1375_reg[19]_i_1_n_0 ;
  wire \mul_ln55_9_reg_1375_reg[19]_i_1_n_1 ;
  wire \mul_ln55_9_reg_1375_reg[19]_i_1_n_2 ;
  wire \mul_ln55_9_reg_1375_reg[19]_i_1_n_3 ;
  wire \mul_ln55_9_reg_1375_reg[23]_i_1_n_0 ;
  wire \mul_ln55_9_reg_1375_reg[23]_i_1_n_1 ;
  wire \mul_ln55_9_reg_1375_reg[23]_i_1_n_2 ;
  wire \mul_ln55_9_reg_1375_reg[23]_i_1_n_3 ;
  wire \mul_ln55_9_reg_1375_reg[27]_i_1_n_0 ;
  wire \mul_ln55_9_reg_1375_reg[27]_i_1_n_1 ;
  wire \mul_ln55_9_reg_1375_reg[27]_i_1_n_2 ;
  wire \mul_ln55_9_reg_1375_reg[27]_i_1_n_3 ;
  wire \mul_ln55_9_reg_1375_reg[31]_i_1_n_1 ;
  wire \mul_ln55_9_reg_1375_reg[31]_i_1_n_2 ;
  wire \mul_ln55_9_reg_1375_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_9_reg_1375_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_9_reg_1375[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_9_reg_1375[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_9_reg_1375[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_9_reg_1375[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_9_reg_1375[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_9_reg_1375[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_9_reg_1375[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_9_reg_1375[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_9_reg_1375[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_9_reg_1375[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_9_reg_1375[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_9_reg_1375[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_9_reg_1375[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_9_reg_1375[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_9_reg_1375[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_9_reg_1375[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_9_reg_1375_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_9_reg_1375_reg[19]_i_1_n_0 ,\mul_ln55_9_reg_1375_reg[19]_i_1_n_1 ,\mul_ln55_9_reg_1375_reg[19]_i_1_n_2 ,\mul_ln55_9_reg_1375_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_9_reg_1375[19]_i_2_n_0 ,\mul_ln55_9_reg_1375[19]_i_3_n_0 ,\mul_ln55_9_reg_1375[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_9_reg_1375_reg[23]_i_1 
       (.CI(\mul_ln55_9_reg_1375_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_9_reg_1375_reg[23]_i_1_n_0 ,\mul_ln55_9_reg_1375_reg[23]_i_1_n_1 ,\mul_ln55_9_reg_1375_reg[23]_i_1_n_2 ,\mul_ln55_9_reg_1375_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_9_reg_1375[23]_i_2_n_0 ,\mul_ln55_9_reg_1375[23]_i_3_n_0 ,\mul_ln55_9_reg_1375[23]_i_4_n_0 ,\mul_ln55_9_reg_1375[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_9_reg_1375_reg[27]_i_1 
       (.CI(\mul_ln55_9_reg_1375_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_9_reg_1375_reg[27]_i_1_n_0 ,\mul_ln55_9_reg_1375_reg[27]_i_1_n_1 ,\mul_ln55_9_reg_1375_reg[27]_i_1_n_2 ,\mul_ln55_9_reg_1375_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_9_reg_1375[27]_i_2_n_0 ,\mul_ln55_9_reg_1375[27]_i_3_n_0 ,\mul_ln55_9_reg_1375[27]_i_4_n_0 ,\mul_ln55_9_reg_1375[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_9_reg_1375_reg[31]_i_1 
       (.CI(\mul_ln55_9_reg_1375_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_9_reg_1375_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_9_reg_1375_reg[31]_i_1_n_1 ,\mul_ln55_9_reg_1375_reg[31]_i_1_n_2 ,\mul_ln55_9_reg_1375_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_9_reg_1375[31]_i_2_n_0 ,\mul_ln55_9_reg_1375[31]_i_3_n_0 ,\mul_ln55_9_reg_1375[31]_i_4_n_0 ,\mul_ln55_9_reg_1375[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_10
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_3_reg_1345[19]_i_2_n_0 ;
  wire \mul_ln55_3_reg_1345[19]_i_3_n_0 ;
  wire \mul_ln55_3_reg_1345[19]_i_4_n_0 ;
  wire \mul_ln55_3_reg_1345[23]_i_2_n_0 ;
  wire \mul_ln55_3_reg_1345[23]_i_3_n_0 ;
  wire \mul_ln55_3_reg_1345[23]_i_4_n_0 ;
  wire \mul_ln55_3_reg_1345[23]_i_5_n_0 ;
  wire \mul_ln55_3_reg_1345[27]_i_2_n_0 ;
  wire \mul_ln55_3_reg_1345[27]_i_3_n_0 ;
  wire \mul_ln55_3_reg_1345[27]_i_4_n_0 ;
  wire \mul_ln55_3_reg_1345[27]_i_5_n_0 ;
  wire \mul_ln55_3_reg_1345[31]_i_2_n_0 ;
  wire \mul_ln55_3_reg_1345[31]_i_3_n_0 ;
  wire \mul_ln55_3_reg_1345[31]_i_4_n_0 ;
  wire \mul_ln55_3_reg_1345[31]_i_5_n_0 ;
  wire \mul_ln55_3_reg_1345_reg[19]_i_1_n_0 ;
  wire \mul_ln55_3_reg_1345_reg[19]_i_1_n_1 ;
  wire \mul_ln55_3_reg_1345_reg[19]_i_1_n_2 ;
  wire \mul_ln55_3_reg_1345_reg[19]_i_1_n_3 ;
  wire \mul_ln55_3_reg_1345_reg[23]_i_1_n_0 ;
  wire \mul_ln55_3_reg_1345_reg[23]_i_1_n_1 ;
  wire \mul_ln55_3_reg_1345_reg[23]_i_1_n_2 ;
  wire \mul_ln55_3_reg_1345_reg[23]_i_1_n_3 ;
  wire \mul_ln55_3_reg_1345_reg[27]_i_1_n_0 ;
  wire \mul_ln55_3_reg_1345_reg[27]_i_1_n_1 ;
  wire \mul_ln55_3_reg_1345_reg[27]_i_1_n_2 ;
  wire \mul_ln55_3_reg_1345_reg[27]_i_1_n_3 ;
  wire \mul_ln55_3_reg_1345_reg[31]_i_1_n_1 ;
  wire \mul_ln55_3_reg_1345_reg[31]_i_1_n_2 ;
  wire \mul_ln55_3_reg_1345_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_3_reg_1345_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_3_reg_1345[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_3_reg_1345[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_3_reg_1345[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_3_reg_1345[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_3_reg_1345[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_3_reg_1345[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_3_reg_1345[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_3_reg_1345[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_3_reg_1345[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_3_reg_1345[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_3_reg_1345[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_3_reg_1345[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_3_reg_1345[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_3_reg_1345[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_3_reg_1345[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_3_reg_1345[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_3_reg_1345_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_3_reg_1345_reg[19]_i_1_n_0 ,\mul_ln55_3_reg_1345_reg[19]_i_1_n_1 ,\mul_ln55_3_reg_1345_reg[19]_i_1_n_2 ,\mul_ln55_3_reg_1345_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_3_reg_1345[19]_i_2_n_0 ,\mul_ln55_3_reg_1345[19]_i_3_n_0 ,\mul_ln55_3_reg_1345[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_3_reg_1345_reg[23]_i_1 
       (.CI(\mul_ln55_3_reg_1345_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_3_reg_1345_reg[23]_i_1_n_0 ,\mul_ln55_3_reg_1345_reg[23]_i_1_n_1 ,\mul_ln55_3_reg_1345_reg[23]_i_1_n_2 ,\mul_ln55_3_reg_1345_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_3_reg_1345[23]_i_2_n_0 ,\mul_ln55_3_reg_1345[23]_i_3_n_0 ,\mul_ln55_3_reg_1345[23]_i_4_n_0 ,\mul_ln55_3_reg_1345[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_3_reg_1345_reg[27]_i_1 
       (.CI(\mul_ln55_3_reg_1345_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_3_reg_1345_reg[27]_i_1_n_0 ,\mul_ln55_3_reg_1345_reg[27]_i_1_n_1 ,\mul_ln55_3_reg_1345_reg[27]_i_1_n_2 ,\mul_ln55_3_reg_1345_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_3_reg_1345[27]_i_2_n_0 ,\mul_ln55_3_reg_1345[27]_i_3_n_0 ,\mul_ln55_3_reg_1345[27]_i_4_n_0 ,\mul_ln55_3_reg_1345[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_3_reg_1345_reg[31]_i_1 
       (.CI(\mul_ln55_3_reg_1345_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_3_reg_1345_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_3_reg_1345_reg[31]_i_1_n_1 ,\mul_ln55_3_reg_1345_reg[31]_i_1_n_2 ,\mul_ln55_3_reg_1345_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_3_reg_1345[31]_i_2_n_0 ,\mul_ln55_3_reg_1345[31]_i_3_n_0 ,\mul_ln55_3_reg_1345[31]_i_4_n_0 ,\mul_ln55_3_reg_1345[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_11
   (D,
    tmp_product_0,
    ap_clk,
    q00,
    q00_0,
    buff0_reg_0);
  output [31:0]D;
  input tmp_product_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;
  input buff0_reg_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_4_reg_1350[19]_i_2_n_0 ;
  wire \mul_ln55_4_reg_1350[19]_i_3_n_0 ;
  wire \mul_ln55_4_reg_1350[19]_i_4_n_0 ;
  wire \mul_ln55_4_reg_1350[23]_i_2_n_0 ;
  wire \mul_ln55_4_reg_1350[23]_i_3_n_0 ;
  wire \mul_ln55_4_reg_1350[23]_i_4_n_0 ;
  wire \mul_ln55_4_reg_1350[23]_i_5_n_0 ;
  wire \mul_ln55_4_reg_1350[27]_i_2_n_0 ;
  wire \mul_ln55_4_reg_1350[27]_i_3_n_0 ;
  wire \mul_ln55_4_reg_1350[27]_i_4_n_0 ;
  wire \mul_ln55_4_reg_1350[27]_i_5_n_0 ;
  wire \mul_ln55_4_reg_1350[31]_i_2_n_0 ;
  wire \mul_ln55_4_reg_1350[31]_i_3_n_0 ;
  wire \mul_ln55_4_reg_1350[31]_i_4_n_0 ;
  wire \mul_ln55_4_reg_1350[31]_i_5_n_0 ;
  wire \mul_ln55_4_reg_1350_reg[19]_i_1_n_0 ;
  wire \mul_ln55_4_reg_1350_reg[19]_i_1_n_1 ;
  wire \mul_ln55_4_reg_1350_reg[19]_i_1_n_2 ;
  wire \mul_ln55_4_reg_1350_reg[19]_i_1_n_3 ;
  wire \mul_ln55_4_reg_1350_reg[23]_i_1_n_0 ;
  wire \mul_ln55_4_reg_1350_reg[23]_i_1_n_1 ;
  wire \mul_ln55_4_reg_1350_reg[23]_i_1_n_2 ;
  wire \mul_ln55_4_reg_1350_reg[23]_i_1_n_3 ;
  wire \mul_ln55_4_reg_1350_reg[27]_i_1_n_0 ;
  wire \mul_ln55_4_reg_1350_reg[27]_i_1_n_1 ;
  wire \mul_ln55_4_reg_1350_reg[27]_i_1_n_2 ;
  wire \mul_ln55_4_reg_1350_reg[27]_i_1_n_3 ;
  wire \mul_ln55_4_reg_1350_reg[31]_i_1_n_1 ;
  wire \mul_ln55_4_reg_1350_reg[31]_i_1_n_2 ;
  wire \mul_ln55_4_reg_1350_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_4_reg_1350_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_4_reg_1350[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_4_reg_1350[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_4_reg_1350[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_4_reg_1350[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_4_reg_1350[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_4_reg_1350[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_4_reg_1350[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_4_reg_1350[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_4_reg_1350[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_4_reg_1350[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_4_reg_1350[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_4_reg_1350[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_4_reg_1350[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_4_reg_1350[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_4_reg_1350[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_4_reg_1350[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_4_reg_1350_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_4_reg_1350_reg[19]_i_1_n_0 ,\mul_ln55_4_reg_1350_reg[19]_i_1_n_1 ,\mul_ln55_4_reg_1350_reg[19]_i_1_n_2 ,\mul_ln55_4_reg_1350_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_4_reg_1350[19]_i_2_n_0 ,\mul_ln55_4_reg_1350[19]_i_3_n_0 ,\mul_ln55_4_reg_1350[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_4_reg_1350_reg[23]_i_1 
       (.CI(\mul_ln55_4_reg_1350_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_4_reg_1350_reg[23]_i_1_n_0 ,\mul_ln55_4_reg_1350_reg[23]_i_1_n_1 ,\mul_ln55_4_reg_1350_reg[23]_i_1_n_2 ,\mul_ln55_4_reg_1350_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_4_reg_1350[23]_i_2_n_0 ,\mul_ln55_4_reg_1350[23]_i_3_n_0 ,\mul_ln55_4_reg_1350[23]_i_4_n_0 ,\mul_ln55_4_reg_1350[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_4_reg_1350_reg[27]_i_1 
       (.CI(\mul_ln55_4_reg_1350_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_4_reg_1350_reg[27]_i_1_n_0 ,\mul_ln55_4_reg_1350_reg[27]_i_1_n_1 ,\mul_ln55_4_reg_1350_reg[27]_i_1_n_2 ,\mul_ln55_4_reg_1350_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_4_reg_1350[27]_i_2_n_0 ,\mul_ln55_4_reg_1350[27]_i_3_n_0 ,\mul_ln55_4_reg_1350[27]_i_4_n_0 ,\mul_ln55_4_reg_1350[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_4_reg_1350_reg[31]_i_1 
       (.CI(\mul_ln55_4_reg_1350_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_4_reg_1350_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_4_reg_1350_reg[31]_i_1_n_1 ,\mul_ln55_4_reg_1350_reg[31]_i_1_n_2 ,\mul_ln55_4_reg_1350_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_4_reg_1350[31]_i_2_n_0 ,\mul_ln55_4_reg_1350[31]_i_3_n_0 ,\mul_ln55_4_reg_1350[31]_i_4_n_0 ,\mul_ln55_4_reg_1350[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_12
   (D,
    tmp_product__0_0,
    ap_clk,
    q00,
    q00_0,
    buff0_reg_0);
  output [31:0]D;
  input tmp_product__0_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;
  input buff0_reg_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_5_reg_1355[19]_i_2_n_0 ;
  wire \mul_ln55_5_reg_1355[19]_i_3_n_0 ;
  wire \mul_ln55_5_reg_1355[19]_i_4_n_0 ;
  wire \mul_ln55_5_reg_1355[23]_i_2_n_0 ;
  wire \mul_ln55_5_reg_1355[23]_i_3_n_0 ;
  wire \mul_ln55_5_reg_1355[23]_i_4_n_0 ;
  wire \mul_ln55_5_reg_1355[23]_i_5_n_0 ;
  wire \mul_ln55_5_reg_1355[27]_i_2_n_0 ;
  wire \mul_ln55_5_reg_1355[27]_i_3_n_0 ;
  wire \mul_ln55_5_reg_1355[27]_i_4_n_0 ;
  wire \mul_ln55_5_reg_1355[27]_i_5_n_0 ;
  wire \mul_ln55_5_reg_1355[31]_i_2_n_0 ;
  wire \mul_ln55_5_reg_1355[31]_i_3_n_0 ;
  wire \mul_ln55_5_reg_1355[31]_i_4_n_0 ;
  wire \mul_ln55_5_reg_1355[31]_i_5_n_0 ;
  wire \mul_ln55_5_reg_1355_reg[19]_i_1_n_0 ;
  wire \mul_ln55_5_reg_1355_reg[19]_i_1_n_1 ;
  wire \mul_ln55_5_reg_1355_reg[19]_i_1_n_2 ;
  wire \mul_ln55_5_reg_1355_reg[19]_i_1_n_3 ;
  wire \mul_ln55_5_reg_1355_reg[23]_i_1_n_0 ;
  wire \mul_ln55_5_reg_1355_reg[23]_i_1_n_1 ;
  wire \mul_ln55_5_reg_1355_reg[23]_i_1_n_2 ;
  wire \mul_ln55_5_reg_1355_reg[23]_i_1_n_3 ;
  wire \mul_ln55_5_reg_1355_reg[27]_i_1_n_0 ;
  wire \mul_ln55_5_reg_1355_reg[27]_i_1_n_1 ;
  wire \mul_ln55_5_reg_1355_reg[27]_i_1_n_2 ;
  wire \mul_ln55_5_reg_1355_reg[27]_i_1_n_3 ;
  wire \mul_ln55_5_reg_1355_reg[31]_i_1_n_1 ;
  wire \mul_ln55_5_reg_1355_reg[31]_i_1_n_2 ;
  wire \mul_ln55_5_reg_1355_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_5_reg_1355_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_5_reg_1355[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_5_reg_1355[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_5_reg_1355[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_5_reg_1355[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_5_reg_1355[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_5_reg_1355[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_5_reg_1355[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_5_reg_1355[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_5_reg_1355[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_5_reg_1355[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_5_reg_1355[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_5_reg_1355[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_5_reg_1355[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_5_reg_1355[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_5_reg_1355[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_5_reg_1355[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_5_reg_1355_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_5_reg_1355_reg[19]_i_1_n_0 ,\mul_ln55_5_reg_1355_reg[19]_i_1_n_1 ,\mul_ln55_5_reg_1355_reg[19]_i_1_n_2 ,\mul_ln55_5_reg_1355_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_5_reg_1355[19]_i_2_n_0 ,\mul_ln55_5_reg_1355[19]_i_3_n_0 ,\mul_ln55_5_reg_1355[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_5_reg_1355_reg[23]_i_1 
       (.CI(\mul_ln55_5_reg_1355_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_5_reg_1355_reg[23]_i_1_n_0 ,\mul_ln55_5_reg_1355_reg[23]_i_1_n_1 ,\mul_ln55_5_reg_1355_reg[23]_i_1_n_2 ,\mul_ln55_5_reg_1355_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_5_reg_1355[23]_i_2_n_0 ,\mul_ln55_5_reg_1355[23]_i_3_n_0 ,\mul_ln55_5_reg_1355[23]_i_4_n_0 ,\mul_ln55_5_reg_1355[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_5_reg_1355_reg[27]_i_1 
       (.CI(\mul_ln55_5_reg_1355_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_5_reg_1355_reg[27]_i_1_n_0 ,\mul_ln55_5_reg_1355_reg[27]_i_1_n_1 ,\mul_ln55_5_reg_1355_reg[27]_i_1_n_2 ,\mul_ln55_5_reg_1355_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_5_reg_1355[27]_i_2_n_0 ,\mul_ln55_5_reg_1355[27]_i_3_n_0 ,\mul_ln55_5_reg_1355[27]_i_4_n_0 ,\mul_ln55_5_reg_1355[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_5_reg_1355_reg[31]_i_1 
       (.CI(\mul_ln55_5_reg_1355_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_5_reg_1355_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_5_reg_1355_reg[31]_i_1_n_1 ,\mul_ln55_5_reg_1355_reg[31]_i_1_n_2 ,\mul_ln55_5_reg_1355_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_5_reg_1355[31]_i_2_n_0 ,\mul_ln55_5_reg_1355[31]_i_3_n_0 ,\mul_ln55_5_reg_1355[31]_i_4_n_0 ,\mul_ln55_5_reg_1355[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product__0_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product__0_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product__0_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product__0_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_13
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_6_reg_1360[19]_i_2_n_0 ;
  wire \mul_ln55_6_reg_1360[19]_i_3_n_0 ;
  wire \mul_ln55_6_reg_1360[19]_i_4_n_0 ;
  wire \mul_ln55_6_reg_1360[23]_i_2_n_0 ;
  wire \mul_ln55_6_reg_1360[23]_i_3_n_0 ;
  wire \mul_ln55_6_reg_1360[23]_i_4_n_0 ;
  wire \mul_ln55_6_reg_1360[23]_i_5_n_0 ;
  wire \mul_ln55_6_reg_1360[27]_i_2_n_0 ;
  wire \mul_ln55_6_reg_1360[27]_i_3_n_0 ;
  wire \mul_ln55_6_reg_1360[27]_i_4_n_0 ;
  wire \mul_ln55_6_reg_1360[27]_i_5_n_0 ;
  wire \mul_ln55_6_reg_1360[31]_i_2_n_0 ;
  wire \mul_ln55_6_reg_1360[31]_i_3_n_0 ;
  wire \mul_ln55_6_reg_1360[31]_i_4_n_0 ;
  wire \mul_ln55_6_reg_1360[31]_i_5_n_0 ;
  wire \mul_ln55_6_reg_1360_reg[19]_i_1_n_0 ;
  wire \mul_ln55_6_reg_1360_reg[19]_i_1_n_1 ;
  wire \mul_ln55_6_reg_1360_reg[19]_i_1_n_2 ;
  wire \mul_ln55_6_reg_1360_reg[19]_i_1_n_3 ;
  wire \mul_ln55_6_reg_1360_reg[23]_i_1_n_0 ;
  wire \mul_ln55_6_reg_1360_reg[23]_i_1_n_1 ;
  wire \mul_ln55_6_reg_1360_reg[23]_i_1_n_2 ;
  wire \mul_ln55_6_reg_1360_reg[23]_i_1_n_3 ;
  wire \mul_ln55_6_reg_1360_reg[27]_i_1_n_0 ;
  wire \mul_ln55_6_reg_1360_reg[27]_i_1_n_1 ;
  wire \mul_ln55_6_reg_1360_reg[27]_i_1_n_2 ;
  wire \mul_ln55_6_reg_1360_reg[27]_i_1_n_3 ;
  wire \mul_ln55_6_reg_1360_reg[31]_i_1_n_1 ;
  wire \mul_ln55_6_reg_1360_reg[31]_i_1_n_2 ;
  wire \mul_ln55_6_reg_1360_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_6_reg_1360_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_6_reg_1360[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_6_reg_1360[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_6_reg_1360[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_6_reg_1360[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_6_reg_1360[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_6_reg_1360[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_6_reg_1360[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_6_reg_1360[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_6_reg_1360[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_6_reg_1360[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_6_reg_1360[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_6_reg_1360[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_6_reg_1360[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_6_reg_1360[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_6_reg_1360[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_6_reg_1360[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_6_reg_1360_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_6_reg_1360_reg[19]_i_1_n_0 ,\mul_ln55_6_reg_1360_reg[19]_i_1_n_1 ,\mul_ln55_6_reg_1360_reg[19]_i_1_n_2 ,\mul_ln55_6_reg_1360_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_6_reg_1360[19]_i_2_n_0 ,\mul_ln55_6_reg_1360[19]_i_3_n_0 ,\mul_ln55_6_reg_1360[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_6_reg_1360_reg[23]_i_1 
       (.CI(\mul_ln55_6_reg_1360_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_6_reg_1360_reg[23]_i_1_n_0 ,\mul_ln55_6_reg_1360_reg[23]_i_1_n_1 ,\mul_ln55_6_reg_1360_reg[23]_i_1_n_2 ,\mul_ln55_6_reg_1360_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_6_reg_1360[23]_i_2_n_0 ,\mul_ln55_6_reg_1360[23]_i_3_n_0 ,\mul_ln55_6_reg_1360[23]_i_4_n_0 ,\mul_ln55_6_reg_1360[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_6_reg_1360_reg[27]_i_1 
       (.CI(\mul_ln55_6_reg_1360_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_6_reg_1360_reg[27]_i_1_n_0 ,\mul_ln55_6_reg_1360_reg[27]_i_1_n_1 ,\mul_ln55_6_reg_1360_reg[27]_i_1_n_2 ,\mul_ln55_6_reg_1360_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_6_reg_1360[27]_i_2_n_0 ,\mul_ln55_6_reg_1360[27]_i_3_n_0 ,\mul_ln55_6_reg_1360[27]_i_4_n_0 ,\mul_ln55_6_reg_1360[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_6_reg_1360_reg[31]_i_1 
       (.CI(\mul_ln55_6_reg_1360_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_6_reg_1360_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_6_reg_1360_reg[31]_i_1_n_1 ,\mul_ln55_6_reg_1360_reg[31]_i_1_n_2 ,\mul_ln55_6_reg_1360_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_6_reg_1360[31]_i_2_n_0 ,\mul_ln55_6_reg_1360[31]_i_3_n_0 ,\mul_ln55_6_reg_1360[31]_i_4_n_0 ,\mul_ln55_6_reg_1360[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_14
   (D,
    tmp_product_0,
    ap_clk,
    q00,
    q00_0,
    buff0_reg_0);
  output [31:0]D;
  input tmp_product_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;
  input buff0_reg_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_7_reg_1365[19]_i_2_n_0 ;
  wire \mul_ln55_7_reg_1365[19]_i_3_n_0 ;
  wire \mul_ln55_7_reg_1365[19]_i_4_n_0 ;
  wire \mul_ln55_7_reg_1365[23]_i_2_n_0 ;
  wire \mul_ln55_7_reg_1365[23]_i_3_n_0 ;
  wire \mul_ln55_7_reg_1365[23]_i_4_n_0 ;
  wire \mul_ln55_7_reg_1365[23]_i_5_n_0 ;
  wire \mul_ln55_7_reg_1365[27]_i_2_n_0 ;
  wire \mul_ln55_7_reg_1365[27]_i_3_n_0 ;
  wire \mul_ln55_7_reg_1365[27]_i_4_n_0 ;
  wire \mul_ln55_7_reg_1365[27]_i_5_n_0 ;
  wire \mul_ln55_7_reg_1365[31]_i_2_n_0 ;
  wire \mul_ln55_7_reg_1365[31]_i_3_n_0 ;
  wire \mul_ln55_7_reg_1365[31]_i_4_n_0 ;
  wire \mul_ln55_7_reg_1365[31]_i_5_n_0 ;
  wire \mul_ln55_7_reg_1365_reg[19]_i_1_n_0 ;
  wire \mul_ln55_7_reg_1365_reg[19]_i_1_n_1 ;
  wire \mul_ln55_7_reg_1365_reg[19]_i_1_n_2 ;
  wire \mul_ln55_7_reg_1365_reg[19]_i_1_n_3 ;
  wire \mul_ln55_7_reg_1365_reg[23]_i_1_n_0 ;
  wire \mul_ln55_7_reg_1365_reg[23]_i_1_n_1 ;
  wire \mul_ln55_7_reg_1365_reg[23]_i_1_n_2 ;
  wire \mul_ln55_7_reg_1365_reg[23]_i_1_n_3 ;
  wire \mul_ln55_7_reg_1365_reg[27]_i_1_n_0 ;
  wire \mul_ln55_7_reg_1365_reg[27]_i_1_n_1 ;
  wire \mul_ln55_7_reg_1365_reg[27]_i_1_n_2 ;
  wire \mul_ln55_7_reg_1365_reg[27]_i_1_n_3 ;
  wire \mul_ln55_7_reg_1365_reg[31]_i_1_n_1 ;
  wire \mul_ln55_7_reg_1365_reg[31]_i_1_n_2 ;
  wire \mul_ln55_7_reg_1365_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_7_reg_1365_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_7_reg_1365[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_7_reg_1365[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_7_reg_1365[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_7_reg_1365[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_7_reg_1365[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_7_reg_1365[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_7_reg_1365[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_7_reg_1365[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_7_reg_1365[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_7_reg_1365[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_7_reg_1365[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_7_reg_1365[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_7_reg_1365[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_7_reg_1365[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_7_reg_1365[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_7_reg_1365[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_7_reg_1365_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_7_reg_1365_reg[19]_i_1_n_0 ,\mul_ln55_7_reg_1365_reg[19]_i_1_n_1 ,\mul_ln55_7_reg_1365_reg[19]_i_1_n_2 ,\mul_ln55_7_reg_1365_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_7_reg_1365[19]_i_2_n_0 ,\mul_ln55_7_reg_1365[19]_i_3_n_0 ,\mul_ln55_7_reg_1365[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_7_reg_1365_reg[23]_i_1 
       (.CI(\mul_ln55_7_reg_1365_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_7_reg_1365_reg[23]_i_1_n_0 ,\mul_ln55_7_reg_1365_reg[23]_i_1_n_1 ,\mul_ln55_7_reg_1365_reg[23]_i_1_n_2 ,\mul_ln55_7_reg_1365_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_7_reg_1365[23]_i_2_n_0 ,\mul_ln55_7_reg_1365[23]_i_3_n_0 ,\mul_ln55_7_reg_1365[23]_i_4_n_0 ,\mul_ln55_7_reg_1365[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_7_reg_1365_reg[27]_i_1 
       (.CI(\mul_ln55_7_reg_1365_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_7_reg_1365_reg[27]_i_1_n_0 ,\mul_ln55_7_reg_1365_reg[27]_i_1_n_1 ,\mul_ln55_7_reg_1365_reg[27]_i_1_n_2 ,\mul_ln55_7_reg_1365_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_7_reg_1365[27]_i_2_n_0 ,\mul_ln55_7_reg_1365[27]_i_3_n_0 ,\mul_ln55_7_reg_1365[27]_i_4_n_0 ,\mul_ln55_7_reg_1365[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_7_reg_1365_reg[31]_i_1 
       (.CI(\mul_ln55_7_reg_1365_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_7_reg_1365_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_7_reg_1365_reg[31]_i_1_n_1 ,\mul_ln55_7_reg_1365_reg[31]_i_1_n_2 ,\mul_ln55_7_reg_1365_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_7_reg_1365[31]_i_2_n_0 ,\mul_ln55_7_reg_1365[31]_i_3_n_0 ,\mul_ln55_7_reg_1365[31]_i_4_n_0 ,\mul_ln55_7_reg_1365[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_2
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_10_reg_1380[19]_i_2_n_0 ;
  wire \mul_ln55_10_reg_1380[19]_i_3_n_0 ;
  wire \mul_ln55_10_reg_1380[19]_i_4_n_0 ;
  wire \mul_ln55_10_reg_1380[23]_i_2_n_0 ;
  wire \mul_ln55_10_reg_1380[23]_i_3_n_0 ;
  wire \mul_ln55_10_reg_1380[23]_i_4_n_0 ;
  wire \mul_ln55_10_reg_1380[23]_i_5_n_0 ;
  wire \mul_ln55_10_reg_1380[27]_i_2_n_0 ;
  wire \mul_ln55_10_reg_1380[27]_i_3_n_0 ;
  wire \mul_ln55_10_reg_1380[27]_i_4_n_0 ;
  wire \mul_ln55_10_reg_1380[27]_i_5_n_0 ;
  wire \mul_ln55_10_reg_1380[31]_i_2_n_0 ;
  wire \mul_ln55_10_reg_1380[31]_i_3_n_0 ;
  wire \mul_ln55_10_reg_1380[31]_i_4_n_0 ;
  wire \mul_ln55_10_reg_1380[31]_i_5_n_0 ;
  wire \mul_ln55_10_reg_1380_reg[19]_i_1_n_0 ;
  wire \mul_ln55_10_reg_1380_reg[19]_i_1_n_1 ;
  wire \mul_ln55_10_reg_1380_reg[19]_i_1_n_2 ;
  wire \mul_ln55_10_reg_1380_reg[19]_i_1_n_3 ;
  wire \mul_ln55_10_reg_1380_reg[23]_i_1_n_0 ;
  wire \mul_ln55_10_reg_1380_reg[23]_i_1_n_1 ;
  wire \mul_ln55_10_reg_1380_reg[23]_i_1_n_2 ;
  wire \mul_ln55_10_reg_1380_reg[23]_i_1_n_3 ;
  wire \mul_ln55_10_reg_1380_reg[27]_i_1_n_0 ;
  wire \mul_ln55_10_reg_1380_reg[27]_i_1_n_1 ;
  wire \mul_ln55_10_reg_1380_reg[27]_i_1_n_2 ;
  wire \mul_ln55_10_reg_1380_reg[27]_i_1_n_3 ;
  wire \mul_ln55_10_reg_1380_reg[31]_i_1_n_1 ;
  wire \mul_ln55_10_reg_1380_reg[31]_i_1_n_2 ;
  wire \mul_ln55_10_reg_1380_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_10_reg_1380_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_10_reg_1380[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_10_reg_1380[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_10_reg_1380[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_10_reg_1380[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_10_reg_1380[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_10_reg_1380[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_10_reg_1380[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_10_reg_1380[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_10_reg_1380[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_10_reg_1380[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_10_reg_1380[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_10_reg_1380[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_10_reg_1380[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_10_reg_1380[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_10_reg_1380[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_10_reg_1380[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_10_reg_1380_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_10_reg_1380_reg[19]_i_1_n_0 ,\mul_ln55_10_reg_1380_reg[19]_i_1_n_1 ,\mul_ln55_10_reg_1380_reg[19]_i_1_n_2 ,\mul_ln55_10_reg_1380_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_10_reg_1380[19]_i_2_n_0 ,\mul_ln55_10_reg_1380[19]_i_3_n_0 ,\mul_ln55_10_reg_1380[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_10_reg_1380_reg[23]_i_1 
       (.CI(\mul_ln55_10_reg_1380_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_10_reg_1380_reg[23]_i_1_n_0 ,\mul_ln55_10_reg_1380_reg[23]_i_1_n_1 ,\mul_ln55_10_reg_1380_reg[23]_i_1_n_2 ,\mul_ln55_10_reg_1380_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_10_reg_1380[23]_i_2_n_0 ,\mul_ln55_10_reg_1380[23]_i_3_n_0 ,\mul_ln55_10_reg_1380[23]_i_4_n_0 ,\mul_ln55_10_reg_1380[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_10_reg_1380_reg[27]_i_1 
       (.CI(\mul_ln55_10_reg_1380_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_10_reg_1380_reg[27]_i_1_n_0 ,\mul_ln55_10_reg_1380_reg[27]_i_1_n_1 ,\mul_ln55_10_reg_1380_reg[27]_i_1_n_2 ,\mul_ln55_10_reg_1380_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_10_reg_1380[27]_i_2_n_0 ,\mul_ln55_10_reg_1380[27]_i_3_n_0 ,\mul_ln55_10_reg_1380[27]_i_4_n_0 ,\mul_ln55_10_reg_1380[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_10_reg_1380_reg[31]_i_1 
       (.CI(\mul_ln55_10_reg_1380_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_10_reg_1380_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_10_reg_1380_reg[31]_i_1_n_1 ,\mul_ln55_10_reg_1380_reg[31]_i_1_n_2 ,\mul_ln55_10_reg_1380_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_10_reg_1380[31]_i_2_n_0 ,\mul_ln55_10_reg_1380[31]_i_3_n_0 ,\mul_ln55_10_reg_1380[31]_i_4_n_0 ,\mul_ln55_10_reg_1380[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_3
   (D,
    tmp_product_0,
    ap_clk,
    q00,
    q00_0,
    buff0_reg_0);
  output [31:0]D;
  input tmp_product_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;
  input buff0_reg_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_11_reg_1385[19]_i_2_n_0 ;
  wire \mul_ln55_11_reg_1385[19]_i_3_n_0 ;
  wire \mul_ln55_11_reg_1385[19]_i_4_n_0 ;
  wire \mul_ln55_11_reg_1385[23]_i_2_n_0 ;
  wire \mul_ln55_11_reg_1385[23]_i_3_n_0 ;
  wire \mul_ln55_11_reg_1385[23]_i_4_n_0 ;
  wire \mul_ln55_11_reg_1385[23]_i_5_n_0 ;
  wire \mul_ln55_11_reg_1385[27]_i_2_n_0 ;
  wire \mul_ln55_11_reg_1385[27]_i_3_n_0 ;
  wire \mul_ln55_11_reg_1385[27]_i_4_n_0 ;
  wire \mul_ln55_11_reg_1385[27]_i_5_n_0 ;
  wire \mul_ln55_11_reg_1385[31]_i_2_n_0 ;
  wire \mul_ln55_11_reg_1385[31]_i_3_n_0 ;
  wire \mul_ln55_11_reg_1385[31]_i_4_n_0 ;
  wire \mul_ln55_11_reg_1385[31]_i_5_n_0 ;
  wire \mul_ln55_11_reg_1385_reg[19]_i_1_n_0 ;
  wire \mul_ln55_11_reg_1385_reg[19]_i_1_n_1 ;
  wire \mul_ln55_11_reg_1385_reg[19]_i_1_n_2 ;
  wire \mul_ln55_11_reg_1385_reg[19]_i_1_n_3 ;
  wire \mul_ln55_11_reg_1385_reg[23]_i_1_n_0 ;
  wire \mul_ln55_11_reg_1385_reg[23]_i_1_n_1 ;
  wire \mul_ln55_11_reg_1385_reg[23]_i_1_n_2 ;
  wire \mul_ln55_11_reg_1385_reg[23]_i_1_n_3 ;
  wire \mul_ln55_11_reg_1385_reg[27]_i_1_n_0 ;
  wire \mul_ln55_11_reg_1385_reg[27]_i_1_n_1 ;
  wire \mul_ln55_11_reg_1385_reg[27]_i_1_n_2 ;
  wire \mul_ln55_11_reg_1385_reg[27]_i_1_n_3 ;
  wire \mul_ln55_11_reg_1385_reg[31]_i_1_n_1 ;
  wire \mul_ln55_11_reg_1385_reg[31]_i_1_n_2 ;
  wire \mul_ln55_11_reg_1385_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_11_reg_1385_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_11_reg_1385[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_11_reg_1385[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_11_reg_1385[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_11_reg_1385[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_11_reg_1385[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_11_reg_1385[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_11_reg_1385[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_11_reg_1385[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_11_reg_1385[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_11_reg_1385[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_11_reg_1385[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_11_reg_1385[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_11_reg_1385[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_11_reg_1385[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_11_reg_1385[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_11_reg_1385[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_11_reg_1385_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_11_reg_1385_reg[19]_i_1_n_0 ,\mul_ln55_11_reg_1385_reg[19]_i_1_n_1 ,\mul_ln55_11_reg_1385_reg[19]_i_1_n_2 ,\mul_ln55_11_reg_1385_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_11_reg_1385[19]_i_2_n_0 ,\mul_ln55_11_reg_1385[19]_i_3_n_0 ,\mul_ln55_11_reg_1385[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_11_reg_1385_reg[23]_i_1 
       (.CI(\mul_ln55_11_reg_1385_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_11_reg_1385_reg[23]_i_1_n_0 ,\mul_ln55_11_reg_1385_reg[23]_i_1_n_1 ,\mul_ln55_11_reg_1385_reg[23]_i_1_n_2 ,\mul_ln55_11_reg_1385_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_11_reg_1385[23]_i_2_n_0 ,\mul_ln55_11_reg_1385[23]_i_3_n_0 ,\mul_ln55_11_reg_1385[23]_i_4_n_0 ,\mul_ln55_11_reg_1385[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_11_reg_1385_reg[27]_i_1 
       (.CI(\mul_ln55_11_reg_1385_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_11_reg_1385_reg[27]_i_1_n_0 ,\mul_ln55_11_reg_1385_reg[27]_i_1_n_1 ,\mul_ln55_11_reg_1385_reg[27]_i_1_n_2 ,\mul_ln55_11_reg_1385_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_11_reg_1385[27]_i_2_n_0 ,\mul_ln55_11_reg_1385[27]_i_3_n_0 ,\mul_ln55_11_reg_1385[27]_i_4_n_0 ,\mul_ln55_11_reg_1385[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_11_reg_1385_reg[31]_i_1 
       (.CI(\mul_ln55_11_reg_1385_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_11_reg_1385_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_11_reg_1385_reg[31]_i_1_n_1 ,\mul_ln55_11_reg_1385_reg[31]_i_1_n_2 ,\mul_ln55_11_reg_1385_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_11_reg_1385[31]_i_2_n_0 ,\mul_ln55_11_reg_1385[31]_i_3_n_0 ,\mul_ln55_11_reg_1385[31]_i_4_n_0 ,\mul_ln55_11_reg_1385[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_4
   (D,
    tmp_product__0_0,
    ap_clk,
    q00,
    q00_0,
    buff0_reg_0);
  output [31:0]D;
  input tmp_product__0_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;
  input buff0_reg_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_12_reg_1390[19]_i_2_n_0 ;
  wire \mul_ln55_12_reg_1390[19]_i_3_n_0 ;
  wire \mul_ln55_12_reg_1390[19]_i_4_n_0 ;
  wire \mul_ln55_12_reg_1390[23]_i_2_n_0 ;
  wire \mul_ln55_12_reg_1390[23]_i_3_n_0 ;
  wire \mul_ln55_12_reg_1390[23]_i_4_n_0 ;
  wire \mul_ln55_12_reg_1390[23]_i_5_n_0 ;
  wire \mul_ln55_12_reg_1390[27]_i_2_n_0 ;
  wire \mul_ln55_12_reg_1390[27]_i_3_n_0 ;
  wire \mul_ln55_12_reg_1390[27]_i_4_n_0 ;
  wire \mul_ln55_12_reg_1390[27]_i_5_n_0 ;
  wire \mul_ln55_12_reg_1390[31]_i_2_n_0 ;
  wire \mul_ln55_12_reg_1390[31]_i_3_n_0 ;
  wire \mul_ln55_12_reg_1390[31]_i_4_n_0 ;
  wire \mul_ln55_12_reg_1390[31]_i_5_n_0 ;
  wire \mul_ln55_12_reg_1390_reg[19]_i_1_n_0 ;
  wire \mul_ln55_12_reg_1390_reg[19]_i_1_n_1 ;
  wire \mul_ln55_12_reg_1390_reg[19]_i_1_n_2 ;
  wire \mul_ln55_12_reg_1390_reg[19]_i_1_n_3 ;
  wire \mul_ln55_12_reg_1390_reg[23]_i_1_n_0 ;
  wire \mul_ln55_12_reg_1390_reg[23]_i_1_n_1 ;
  wire \mul_ln55_12_reg_1390_reg[23]_i_1_n_2 ;
  wire \mul_ln55_12_reg_1390_reg[23]_i_1_n_3 ;
  wire \mul_ln55_12_reg_1390_reg[27]_i_1_n_0 ;
  wire \mul_ln55_12_reg_1390_reg[27]_i_1_n_1 ;
  wire \mul_ln55_12_reg_1390_reg[27]_i_1_n_2 ;
  wire \mul_ln55_12_reg_1390_reg[27]_i_1_n_3 ;
  wire \mul_ln55_12_reg_1390_reg[31]_i_1_n_1 ;
  wire \mul_ln55_12_reg_1390_reg[31]_i_1_n_2 ;
  wire \mul_ln55_12_reg_1390_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_12_reg_1390_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_12_reg_1390[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_12_reg_1390[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_12_reg_1390[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_12_reg_1390[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_12_reg_1390[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_12_reg_1390[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_12_reg_1390[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_12_reg_1390[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_12_reg_1390[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_12_reg_1390[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_12_reg_1390[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_12_reg_1390[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_12_reg_1390[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_12_reg_1390[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_12_reg_1390[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_12_reg_1390[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_12_reg_1390_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_12_reg_1390_reg[19]_i_1_n_0 ,\mul_ln55_12_reg_1390_reg[19]_i_1_n_1 ,\mul_ln55_12_reg_1390_reg[19]_i_1_n_2 ,\mul_ln55_12_reg_1390_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_12_reg_1390[19]_i_2_n_0 ,\mul_ln55_12_reg_1390[19]_i_3_n_0 ,\mul_ln55_12_reg_1390[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_12_reg_1390_reg[23]_i_1 
       (.CI(\mul_ln55_12_reg_1390_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_12_reg_1390_reg[23]_i_1_n_0 ,\mul_ln55_12_reg_1390_reg[23]_i_1_n_1 ,\mul_ln55_12_reg_1390_reg[23]_i_1_n_2 ,\mul_ln55_12_reg_1390_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_12_reg_1390[23]_i_2_n_0 ,\mul_ln55_12_reg_1390[23]_i_3_n_0 ,\mul_ln55_12_reg_1390[23]_i_4_n_0 ,\mul_ln55_12_reg_1390[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_12_reg_1390_reg[27]_i_1 
       (.CI(\mul_ln55_12_reg_1390_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_12_reg_1390_reg[27]_i_1_n_0 ,\mul_ln55_12_reg_1390_reg[27]_i_1_n_1 ,\mul_ln55_12_reg_1390_reg[27]_i_1_n_2 ,\mul_ln55_12_reg_1390_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_12_reg_1390[27]_i_2_n_0 ,\mul_ln55_12_reg_1390[27]_i_3_n_0 ,\mul_ln55_12_reg_1390[27]_i_4_n_0 ,\mul_ln55_12_reg_1390[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_12_reg_1390_reg[31]_i_1 
       (.CI(\mul_ln55_12_reg_1390_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_12_reg_1390_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_12_reg_1390_reg[31]_i_1_n_1 ,\mul_ln55_12_reg_1390_reg[31]_i_1_n_2 ,\mul_ln55_12_reg_1390_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_12_reg_1390[31]_i_2_n_0 ,\mul_ln55_12_reg_1390[31]_i_3_n_0 ,\mul_ln55_12_reg_1390[31]_i_4_n_0 ,\mul_ln55_12_reg_1390[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product__0_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product__0_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product__0_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product__0_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_5
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_13_reg_1395[19]_i_2_n_0 ;
  wire \mul_ln55_13_reg_1395[19]_i_3_n_0 ;
  wire \mul_ln55_13_reg_1395[19]_i_4_n_0 ;
  wire \mul_ln55_13_reg_1395[23]_i_2_n_0 ;
  wire \mul_ln55_13_reg_1395[23]_i_3_n_0 ;
  wire \mul_ln55_13_reg_1395[23]_i_4_n_0 ;
  wire \mul_ln55_13_reg_1395[23]_i_5_n_0 ;
  wire \mul_ln55_13_reg_1395[27]_i_2_n_0 ;
  wire \mul_ln55_13_reg_1395[27]_i_3_n_0 ;
  wire \mul_ln55_13_reg_1395[27]_i_4_n_0 ;
  wire \mul_ln55_13_reg_1395[27]_i_5_n_0 ;
  wire \mul_ln55_13_reg_1395[31]_i_2_n_0 ;
  wire \mul_ln55_13_reg_1395[31]_i_3_n_0 ;
  wire \mul_ln55_13_reg_1395[31]_i_4_n_0 ;
  wire \mul_ln55_13_reg_1395[31]_i_5_n_0 ;
  wire \mul_ln55_13_reg_1395_reg[19]_i_1_n_0 ;
  wire \mul_ln55_13_reg_1395_reg[19]_i_1_n_1 ;
  wire \mul_ln55_13_reg_1395_reg[19]_i_1_n_2 ;
  wire \mul_ln55_13_reg_1395_reg[19]_i_1_n_3 ;
  wire \mul_ln55_13_reg_1395_reg[23]_i_1_n_0 ;
  wire \mul_ln55_13_reg_1395_reg[23]_i_1_n_1 ;
  wire \mul_ln55_13_reg_1395_reg[23]_i_1_n_2 ;
  wire \mul_ln55_13_reg_1395_reg[23]_i_1_n_3 ;
  wire \mul_ln55_13_reg_1395_reg[27]_i_1_n_0 ;
  wire \mul_ln55_13_reg_1395_reg[27]_i_1_n_1 ;
  wire \mul_ln55_13_reg_1395_reg[27]_i_1_n_2 ;
  wire \mul_ln55_13_reg_1395_reg[27]_i_1_n_3 ;
  wire \mul_ln55_13_reg_1395_reg[31]_i_1_n_1 ;
  wire \mul_ln55_13_reg_1395_reg[31]_i_1_n_2 ;
  wire \mul_ln55_13_reg_1395_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_13_reg_1395_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_13_reg_1395[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_13_reg_1395[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_13_reg_1395[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_13_reg_1395[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_13_reg_1395[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_13_reg_1395[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_13_reg_1395[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_13_reg_1395[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_13_reg_1395[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_13_reg_1395[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_13_reg_1395[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_13_reg_1395[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_13_reg_1395[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_13_reg_1395[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_13_reg_1395[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_13_reg_1395[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_13_reg_1395_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_13_reg_1395_reg[19]_i_1_n_0 ,\mul_ln55_13_reg_1395_reg[19]_i_1_n_1 ,\mul_ln55_13_reg_1395_reg[19]_i_1_n_2 ,\mul_ln55_13_reg_1395_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_13_reg_1395[19]_i_2_n_0 ,\mul_ln55_13_reg_1395[19]_i_3_n_0 ,\mul_ln55_13_reg_1395[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_13_reg_1395_reg[23]_i_1 
       (.CI(\mul_ln55_13_reg_1395_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_13_reg_1395_reg[23]_i_1_n_0 ,\mul_ln55_13_reg_1395_reg[23]_i_1_n_1 ,\mul_ln55_13_reg_1395_reg[23]_i_1_n_2 ,\mul_ln55_13_reg_1395_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_13_reg_1395[23]_i_2_n_0 ,\mul_ln55_13_reg_1395[23]_i_3_n_0 ,\mul_ln55_13_reg_1395[23]_i_4_n_0 ,\mul_ln55_13_reg_1395[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_13_reg_1395_reg[27]_i_1 
       (.CI(\mul_ln55_13_reg_1395_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_13_reg_1395_reg[27]_i_1_n_0 ,\mul_ln55_13_reg_1395_reg[27]_i_1_n_1 ,\mul_ln55_13_reg_1395_reg[27]_i_1_n_2 ,\mul_ln55_13_reg_1395_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_13_reg_1395[27]_i_2_n_0 ,\mul_ln55_13_reg_1395[27]_i_3_n_0 ,\mul_ln55_13_reg_1395[27]_i_4_n_0 ,\mul_ln55_13_reg_1395[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_13_reg_1395_reg[31]_i_1 
       (.CI(\mul_ln55_13_reg_1395_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_13_reg_1395_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_13_reg_1395_reg[31]_i_1_n_1 ,\mul_ln55_13_reg_1395_reg[31]_i_1_n_2 ,\mul_ln55_13_reg_1395_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_13_reg_1395[31]_i_2_n_0 ,\mul_ln55_13_reg_1395[31]_i_3_n_0 ,\mul_ln55_13_reg_1395[31]_i_4_n_0 ,\mul_ln55_13_reg_1395[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_6
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_14_reg_1400[19]_i_2_n_0 ;
  wire \mul_ln55_14_reg_1400[19]_i_3_n_0 ;
  wire \mul_ln55_14_reg_1400[19]_i_4_n_0 ;
  wire \mul_ln55_14_reg_1400[23]_i_2_n_0 ;
  wire \mul_ln55_14_reg_1400[23]_i_3_n_0 ;
  wire \mul_ln55_14_reg_1400[23]_i_4_n_0 ;
  wire \mul_ln55_14_reg_1400[23]_i_5_n_0 ;
  wire \mul_ln55_14_reg_1400[27]_i_2_n_0 ;
  wire \mul_ln55_14_reg_1400[27]_i_3_n_0 ;
  wire \mul_ln55_14_reg_1400[27]_i_4_n_0 ;
  wire \mul_ln55_14_reg_1400[27]_i_5_n_0 ;
  wire \mul_ln55_14_reg_1400[31]_i_2_n_0 ;
  wire \mul_ln55_14_reg_1400[31]_i_3_n_0 ;
  wire \mul_ln55_14_reg_1400[31]_i_4_n_0 ;
  wire \mul_ln55_14_reg_1400[31]_i_5_n_0 ;
  wire \mul_ln55_14_reg_1400_reg[19]_i_1_n_0 ;
  wire \mul_ln55_14_reg_1400_reg[19]_i_1_n_1 ;
  wire \mul_ln55_14_reg_1400_reg[19]_i_1_n_2 ;
  wire \mul_ln55_14_reg_1400_reg[19]_i_1_n_3 ;
  wire \mul_ln55_14_reg_1400_reg[23]_i_1_n_0 ;
  wire \mul_ln55_14_reg_1400_reg[23]_i_1_n_1 ;
  wire \mul_ln55_14_reg_1400_reg[23]_i_1_n_2 ;
  wire \mul_ln55_14_reg_1400_reg[23]_i_1_n_3 ;
  wire \mul_ln55_14_reg_1400_reg[27]_i_1_n_0 ;
  wire \mul_ln55_14_reg_1400_reg[27]_i_1_n_1 ;
  wire \mul_ln55_14_reg_1400_reg[27]_i_1_n_2 ;
  wire \mul_ln55_14_reg_1400_reg[27]_i_1_n_3 ;
  wire \mul_ln55_14_reg_1400_reg[31]_i_1_n_1 ;
  wire \mul_ln55_14_reg_1400_reg[31]_i_1_n_2 ;
  wire \mul_ln55_14_reg_1400_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_14_reg_1400_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_14_reg_1400[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_14_reg_1400[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_14_reg_1400[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_14_reg_1400[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_14_reg_1400[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_14_reg_1400[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_14_reg_1400[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_14_reg_1400[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_14_reg_1400[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_14_reg_1400[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_14_reg_1400[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_14_reg_1400[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_14_reg_1400[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_14_reg_1400[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_14_reg_1400[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_14_reg_1400[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_14_reg_1400_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_14_reg_1400_reg[19]_i_1_n_0 ,\mul_ln55_14_reg_1400_reg[19]_i_1_n_1 ,\mul_ln55_14_reg_1400_reg[19]_i_1_n_2 ,\mul_ln55_14_reg_1400_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_14_reg_1400[19]_i_2_n_0 ,\mul_ln55_14_reg_1400[19]_i_3_n_0 ,\mul_ln55_14_reg_1400[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_14_reg_1400_reg[23]_i_1 
       (.CI(\mul_ln55_14_reg_1400_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_14_reg_1400_reg[23]_i_1_n_0 ,\mul_ln55_14_reg_1400_reg[23]_i_1_n_1 ,\mul_ln55_14_reg_1400_reg[23]_i_1_n_2 ,\mul_ln55_14_reg_1400_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_14_reg_1400[23]_i_2_n_0 ,\mul_ln55_14_reg_1400[23]_i_3_n_0 ,\mul_ln55_14_reg_1400[23]_i_4_n_0 ,\mul_ln55_14_reg_1400[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_14_reg_1400_reg[27]_i_1 
       (.CI(\mul_ln55_14_reg_1400_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_14_reg_1400_reg[27]_i_1_n_0 ,\mul_ln55_14_reg_1400_reg[27]_i_1_n_1 ,\mul_ln55_14_reg_1400_reg[27]_i_1_n_2 ,\mul_ln55_14_reg_1400_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_14_reg_1400[27]_i_2_n_0 ,\mul_ln55_14_reg_1400[27]_i_3_n_0 ,\mul_ln55_14_reg_1400[27]_i_4_n_0 ,\mul_ln55_14_reg_1400[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_14_reg_1400_reg[31]_i_1 
       (.CI(\mul_ln55_14_reg_1400_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_14_reg_1400_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_14_reg_1400_reg[31]_i_1_n_1 ,\mul_ln55_14_reg_1400_reg[31]_i_1_n_2 ,\mul_ln55_14_reg_1400_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_14_reg_1400[31]_i_2_n_0 ,\mul_ln55_14_reg_1400[31]_i_3_n_0 ,\mul_ln55_14_reg_1400[31]_i_4_n_0 ,\mul_ln55_14_reg_1400[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_7
   (D,
    tmp_product__0_0,
    ap_clk,
    q00,
    q00_0,
    buff0_reg_0);
  output [31:0]D;
  input tmp_product__0_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;
  input buff0_reg_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_reg_1330[19]_i_2_n_0 ;
  wire \mul_ln55_reg_1330[19]_i_3_n_0 ;
  wire \mul_ln55_reg_1330[19]_i_4_n_0 ;
  wire \mul_ln55_reg_1330[23]_i_2_n_0 ;
  wire \mul_ln55_reg_1330[23]_i_3_n_0 ;
  wire \mul_ln55_reg_1330[23]_i_4_n_0 ;
  wire \mul_ln55_reg_1330[23]_i_5_n_0 ;
  wire \mul_ln55_reg_1330[27]_i_2_n_0 ;
  wire \mul_ln55_reg_1330[27]_i_3_n_0 ;
  wire \mul_ln55_reg_1330[27]_i_4_n_0 ;
  wire \mul_ln55_reg_1330[27]_i_5_n_0 ;
  wire \mul_ln55_reg_1330[31]_i_2_n_0 ;
  wire \mul_ln55_reg_1330[31]_i_3_n_0 ;
  wire \mul_ln55_reg_1330[31]_i_4_n_0 ;
  wire \mul_ln55_reg_1330[31]_i_5_n_0 ;
  wire \mul_ln55_reg_1330_reg[19]_i_1_n_0 ;
  wire \mul_ln55_reg_1330_reg[19]_i_1_n_1 ;
  wire \mul_ln55_reg_1330_reg[19]_i_1_n_2 ;
  wire \mul_ln55_reg_1330_reg[19]_i_1_n_3 ;
  wire \mul_ln55_reg_1330_reg[23]_i_1_n_0 ;
  wire \mul_ln55_reg_1330_reg[23]_i_1_n_1 ;
  wire \mul_ln55_reg_1330_reg[23]_i_1_n_2 ;
  wire \mul_ln55_reg_1330_reg[23]_i_1_n_3 ;
  wire \mul_ln55_reg_1330_reg[27]_i_1_n_0 ;
  wire \mul_ln55_reg_1330_reg[27]_i_1_n_1 ;
  wire \mul_ln55_reg_1330_reg[27]_i_1_n_2 ;
  wire \mul_ln55_reg_1330_reg[27]_i_1_n_3 ;
  wire \mul_ln55_reg_1330_reg[31]_i_1_n_1 ;
  wire \mul_ln55_reg_1330_reg[31]_i_1_n_2 ;
  wire \mul_ln55_reg_1330_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_reg_1330_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_reg_1330[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_reg_1330[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_reg_1330[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_reg_1330[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_reg_1330[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_reg_1330[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_reg_1330[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_reg_1330[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_reg_1330[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_reg_1330[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_reg_1330[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_reg_1330[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_reg_1330[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_reg_1330[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_1330[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_reg_1330[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_1330_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_reg_1330_reg[19]_i_1_n_0 ,\mul_ln55_reg_1330_reg[19]_i_1_n_1 ,\mul_ln55_reg_1330_reg[19]_i_1_n_2 ,\mul_ln55_reg_1330_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_reg_1330[19]_i_2_n_0 ,\mul_ln55_reg_1330[19]_i_3_n_0 ,\mul_ln55_reg_1330[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_1330_reg[23]_i_1 
       (.CI(\mul_ln55_reg_1330_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_reg_1330_reg[23]_i_1_n_0 ,\mul_ln55_reg_1330_reg[23]_i_1_n_1 ,\mul_ln55_reg_1330_reg[23]_i_1_n_2 ,\mul_ln55_reg_1330_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_reg_1330[23]_i_2_n_0 ,\mul_ln55_reg_1330[23]_i_3_n_0 ,\mul_ln55_reg_1330[23]_i_4_n_0 ,\mul_ln55_reg_1330[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_1330_reg[27]_i_1 
       (.CI(\mul_ln55_reg_1330_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_reg_1330_reg[27]_i_1_n_0 ,\mul_ln55_reg_1330_reg[27]_i_1_n_1 ,\mul_ln55_reg_1330_reg[27]_i_1_n_2 ,\mul_ln55_reg_1330_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_reg_1330[27]_i_2_n_0 ,\mul_ln55_reg_1330[27]_i_3_n_0 ,\mul_ln55_reg_1330[27]_i_4_n_0 ,\mul_ln55_reg_1330[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_1330_reg[31]_i_1 
       (.CI(\mul_ln55_reg_1330_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_reg_1330_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_reg_1330_reg[31]_i_1_n_1 ,\mul_ln55_reg_1330_reg[31]_i_1_n_2 ,\mul_ln55_reg_1330_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_reg_1330[31]_i_2_n_0 ,\mul_ln55_reg_1330[31]_i_3_n_0 ,\mul_ln55_reg_1330[31]_i_4_n_0 ,\mul_ln55_reg_1330[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product__0_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product__0_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(tmp_product__0_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_product__0_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_8
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_1_reg_1335[19]_i_2_n_0 ;
  wire \mul_ln55_1_reg_1335[19]_i_3_n_0 ;
  wire \mul_ln55_1_reg_1335[19]_i_4_n_0 ;
  wire \mul_ln55_1_reg_1335[23]_i_2_n_0 ;
  wire \mul_ln55_1_reg_1335[23]_i_3_n_0 ;
  wire \mul_ln55_1_reg_1335[23]_i_4_n_0 ;
  wire \mul_ln55_1_reg_1335[23]_i_5_n_0 ;
  wire \mul_ln55_1_reg_1335[27]_i_2_n_0 ;
  wire \mul_ln55_1_reg_1335[27]_i_3_n_0 ;
  wire \mul_ln55_1_reg_1335[27]_i_4_n_0 ;
  wire \mul_ln55_1_reg_1335[27]_i_5_n_0 ;
  wire \mul_ln55_1_reg_1335[31]_i_2_n_0 ;
  wire \mul_ln55_1_reg_1335[31]_i_3_n_0 ;
  wire \mul_ln55_1_reg_1335[31]_i_4_n_0 ;
  wire \mul_ln55_1_reg_1335[31]_i_5_n_0 ;
  wire \mul_ln55_1_reg_1335_reg[19]_i_1_n_0 ;
  wire \mul_ln55_1_reg_1335_reg[19]_i_1_n_1 ;
  wire \mul_ln55_1_reg_1335_reg[19]_i_1_n_2 ;
  wire \mul_ln55_1_reg_1335_reg[19]_i_1_n_3 ;
  wire \mul_ln55_1_reg_1335_reg[23]_i_1_n_0 ;
  wire \mul_ln55_1_reg_1335_reg[23]_i_1_n_1 ;
  wire \mul_ln55_1_reg_1335_reg[23]_i_1_n_2 ;
  wire \mul_ln55_1_reg_1335_reg[23]_i_1_n_3 ;
  wire \mul_ln55_1_reg_1335_reg[27]_i_1_n_0 ;
  wire \mul_ln55_1_reg_1335_reg[27]_i_1_n_1 ;
  wire \mul_ln55_1_reg_1335_reg[27]_i_1_n_2 ;
  wire \mul_ln55_1_reg_1335_reg[27]_i_1_n_3 ;
  wire \mul_ln55_1_reg_1335_reg[31]_i_1_n_1 ;
  wire \mul_ln55_1_reg_1335_reg[31]_i_1_n_2 ;
  wire \mul_ln55_1_reg_1335_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_1_reg_1335_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_1_reg_1335[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_1_reg_1335[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_1_reg_1335[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_1_reg_1335[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_1_reg_1335[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_1_reg_1335[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_1_reg_1335[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_1_reg_1335[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_1_reg_1335[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_1_reg_1335[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_1_reg_1335[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_1_reg_1335[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_1_reg_1335[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_1_reg_1335[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_1_reg_1335[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_1_reg_1335[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_1_reg_1335_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_1_reg_1335_reg[19]_i_1_n_0 ,\mul_ln55_1_reg_1335_reg[19]_i_1_n_1 ,\mul_ln55_1_reg_1335_reg[19]_i_1_n_2 ,\mul_ln55_1_reg_1335_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_1_reg_1335[19]_i_2_n_0 ,\mul_ln55_1_reg_1335[19]_i_3_n_0 ,\mul_ln55_1_reg_1335[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_1_reg_1335_reg[23]_i_1 
       (.CI(\mul_ln55_1_reg_1335_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_1_reg_1335_reg[23]_i_1_n_0 ,\mul_ln55_1_reg_1335_reg[23]_i_1_n_1 ,\mul_ln55_1_reg_1335_reg[23]_i_1_n_2 ,\mul_ln55_1_reg_1335_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_1_reg_1335[23]_i_2_n_0 ,\mul_ln55_1_reg_1335[23]_i_3_n_0 ,\mul_ln55_1_reg_1335[23]_i_4_n_0 ,\mul_ln55_1_reg_1335[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_1_reg_1335_reg[27]_i_1 
       (.CI(\mul_ln55_1_reg_1335_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_1_reg_1335_reg[27]_i_1_n_0 ,\mul_ln55_1_reg_1335_reg[27]_i_1_n_1 ,\mul_ln55_1_reg_1335_reg[27]_i_1_n_2 ,\mul_ln55_1_reg_1335_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_1_reg_1335[27]_i_2_n_0 ,\mul_ln55_1_reg_1335[27]_i_3_n_0 ,\mul_ln55_1_reg_1335[27]_i_4_n_0 ,\mul_ln55_1_reg_1335[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_1_reg_1335_reg[31]_i_1 
       (.CI(\mul_ln55_1_reg_1335_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_1_reg_1335_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_1_reg_1335_reg[31]_i_1_n_1 ,\mul_ln55_1_reg_1335_reg[31]_i_1_n_2 ,\mul_ln55_1_reg_1335_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_1_reg_1335[31]_i_2_n_0 ,\mul_ln55_1_reg_1335[31]_i_3_n_0 ,\mul_ln55_1_reg_1335[31]_i_4_n_0 ,\mul_ln55_1_reg_1335[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrix_mult_hw_mul_32s_32s_32_2_1" *) 
module bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_9
   (D,
    buff0_reg_0,
    ap_clk,
    q00,
    q00_0);
  output [31:0]D;
  input buff0_reg_0;
  input ap_clk;
  input [31:0]q00;
  input [31:0]q00_0;

  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln55_2_reg_1340[19]_i_2_n_0 ;
  wire \mul_ln55_2_reg_1340[19]_i_3_n_0 ;
  wire \mul_ln55_2_reg_1340[19]_i_4_n_0 ;
  wire \mul_ln55_2_reg_1340[23]_i_2_n_0 ;
  wire \mul_ln55_2_reg_1340[23]_i_3_n_0 ;
  wire \mul_ln55_2_reg_1340[23]_i_4_n_0 ;
  wire \mul_ln55_2_reg_1340[23]_i_5_n_0 ;
  wire \mul_ln55_2_reg_1340[27]_i_2_n_0 ;
  wire \mul_ln55_2_reg_1340[27]_i_3_n_0 ;
  wire \mul_ln55_2_reg_1340[27]_i_4_n_0 ;
  wire \mul_ln55_2_reg_1340[27]_i_5_n_0 ;
  wire \mul_ln55_2_reg_1340[31]_i_2_n_0 ;
  wire \mul_ln55_2_reg_1340[31]_i_3_n_0 ;
  wire \mul_ln55_2_reg_1340[31]_i_4_n_0 ;
  wire \mul_ln55_2_reg_1340[31]_i_5_n_0 ;
  wire \mul_ln55_2_reg_1340_reg[19]_i_1_n_0 ;
  wire \mul_ln55_2_reg_1340_reg[19]_i_1_n_1 ;
  wire \mul_ln55_2_reg_1340_reg[19]_i_1_n_2 ;
  wire \mul_ln55_2_reg_1340_reg[19]_i_1_n_3 ;
  wire \mul_ln55_2_reg_1340_reg[23]_i_1_n_0 ;
  wire \mul_ln55_2_reg_1340_reg[23]_i_1_n_1 ;
  wire \mul_ln55_2_reg_1340_reg[23]_i_1_n_2 ;
  wire \mul_ln55_2_reg_1340_reg[23]_i_1_n_3 ;
  wire \mul_ln55_2_reg_1340_reg[27]_i_1_n_0 ;
  wire \mul_ln55_2_reg_1340_reg[27]_i_1_n_1 ;
  wire \mul_ln55_2_reg_1340_reg[27]_i_1_n_2 ;
  wire \mul_ln55_2_reg_1340_reg[27]_i_1_n_3 ;
  wire \mul_ln55_2_reg_1340_reg[31]_i_1_n_1 ;
  wire \mul_ln55_2_reg_1340_reg[31]_i_1_n_2 ;
  wire \mul_ln55_2_reg_1340_reg[31]_i_1_n_3 ;
  wire [31:0]q00;
  wire [31:0]q00_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln55_2_reg_1340_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00_0[31],q00_0[31],q00_0[31],q00_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln55_2_reg_1340[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln55_2_reg_1340[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln55_2_reg_1340[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln55_2_reg_1340[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln55_2_reg_1340[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln55_2_reg_1340[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln55_2_reg_1340[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln55_2_reg_1340[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln55_2_reg_1340[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln55_2_reg_1340[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln55_2_reg_1340[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln55_2_reg_1340[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln55_2_reg_1340[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln55_2_reg_1340[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_2_reg_1340[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln55_2_reg_1340[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_2_reg_1340_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_2_reg_1340_reg[19]_i_1_n_0 ,\mul_ln55_2_reg_1340_reg[19]_i_1_n_1 ,\mul_ln55_2_reg_1340_reg[19]_i_1_n_2 ,\mul_ln55_2_reg_1340_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_2_reg_1340[19]_i_2_n_0 ,\mul_ln55_2_reg_1340[19]_i_3_n_0 ,\mul_ln55_2_reg_1340[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_2_reg_1340_reg[23]_i_1 
       (.CI(\mul_ln55_2_reg_1340_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_2_reg_1340_reg[23]_i_1_n_0 ,\mul_ln55_2_reg_1340_reg[23]_i_1_n_1 ,\mul_ln55_2_reg_1340_reg[23]_i_1_n_2 ,\mul_ln55_2_reg_1340_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_2_reg_1340[23]_i_2_n_0 ,\mul_ln55_2_reg_1340[23]_i_3_n_0 ,\mul_ln55_2_reg_1340[23]_i_4_n_0 ,\mul_ln55_2_reg_1340[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_2_reg_1340_reg[27]_i_1 
       (.CI(\mul_ln55_2_reg_1340_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_2_reg_1340_reg[27]_i_1_n_0 ,\mul_ln55_2_reg_1340_reg[27]_i_1_n_1 ,\mul_ln55_2_reg_1340_reg[27]_i_1_n_2 ,\mul_ln55_2_reg_1340_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_2_reg_1340[27]_i_2_n_0 ,\mul_ln55_2_reg_1340[27]_i_3_n_0 ,\mul_ln55_2_reg_1340[27]_i_4_n_0 ,\mul_ln55_2_reg_1340[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_2_reg_1340_reg[31]_i_1 
       (.CI(\mul_ln55_2_reg_1340_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_2_reg_1340_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln55_2_reg_1340_reg[31]_i_1_n_1 ,\mul_ln55_2_reg_1340_reg[31]_i_1_n_2 ,\mul_ln55_2_reg_1340_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_2_reg_1340[31]_i_2_n_0 ,\mul_ln55_2_reg_1340[31]_i_3_n_0 ,\mul_ln55_2_reg_1340[31]_i_4_n_0 ,\mul_ln55_2_reg_1340[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[31],q00[31],q00[31],q00[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q00[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q00_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff0_reg_0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff0_reg_0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
