

================================================================
== Vitis HLS Report for 'ap_fixed_base'
================================================================
* Date:           Mon Jun 26 11:08:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  17.478 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1019|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|   1019|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln616_fu_120_p2       |         +|   0|  0|   12|          12|           7|
    |F2_fu_108_p2              |         -|   0|  0|   12|          11|          12|
    |man_V_11_fu_88_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln616_fu_126_p2       |         -|   0|  0|   12|           6|          12|
    |and_ln617_fu_208_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln620_6_fu_232_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln620_fu_226_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln638_6_fu_268_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln638_fu_250_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln621_fu_170_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln606_fu_102_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln616_6_fu_256_p2    |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_fu_114_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_fu_140_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_fu_150_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln638_fu_156_p2      |      icmp|   0|  0|   12|          12|           7|
    |or_ln616_fu_238_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln617_fu_214_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln638_6_fu_288_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln638_7_fu_306_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln638_8_fu_320_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln638_fu_274_p2        |        or|   0|  0|    2|           1|           1|
    |ap_return                 |    select|   0|  0|   85|           1|          85|
    |man_V_12_fu_94_p3         |    select|   0|  0|   54|           1|          54|
    |select_ln623_fu_184_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln638_4_fu_294_p3  |    select|   0|  0|   54|           1|          54|
    |select_ln638_5_fu_312_p3  |    select|   0|  0|   85|           1|          85|
    |select_ln638_fu_280_p3    |    select|   0|  0|   85|           1|           1|
    |sh_amt_fu_132_p3          |    select|   0|  0|   12|           1|          12|
    |shl_ln639_fu_196_p2       |       shl|   0|  0|  266|          85|          85|
    |xor_ln606_fu_202_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln616_fu_244_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_fu_220_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln638_fu_262_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1019|         314|         568|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------+-----+-----+------------+---------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  ap_fixed_base|  return value|
|ap_return  |  out|   85|  ap_ctrl_hs|  ap_fixed_base|  return value|
|d          |   in|   64|     ap_none|              d|        scalar|
+-----------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 17.4>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%d_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d"   --->   Operation 2 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d_read"   --->   Operation 3 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 4 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 5 'bitselect' 'p_Result_s' <Predicate = (or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 6 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 7 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 8 'trunc' 'trunc_ln600' <Predicate = (or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_35 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 9 'bitconcatenate' 'p_Result_35' <Predicate = (or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_35"   --->   Operation 10 'zext' 'zext_ln604' <Predicate = (or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.23ns)   --->   "%man_V_11 = sub i54 0, i54 %zext_ln604"   --->   Operation 11 'sub' 'man_V_11' <Predicate = (p_Result_s & or_ln638_8)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.94ns)   --->   "%man_V_12 = select i1 %p_Result_s, i54 %man_V_11, i54 %zext_ln604"   --->   Operation 12 'select' 'man_V_12' <Predicate = (or_ln638_8)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 13 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 14 'sub' 'F2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 55"   --->   Operation 15 'icmp' 'icmp_ln616' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4041"   --->   Operation 16 'add' 'add_ln616' <Predicate = (icmp_ln616)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 55, i12 %F2"   --->   Operation 17 'sub' 'sub_ln616' <Predicate = (!icmp_ln616)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 18 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 55"   --->   Operation 19 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_5)   --->   "%sext_ln618 = sext i54 %man_V_12"   --->   Operation 20 'sext' 'sext_ln618' <Predicate = (!or_ln638 & or_ln638_6 & or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 21 'icmp' 'icmp_ln620' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 85"   --->   Operation 22 'icmp' 'icmp_ln638' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln621 = sext i12 %sh_amt"   --->   Operation 23 'sext' 'sext_ln621' <Predicate = (or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_4)   --->   "%zext_ln621 = zext i32 %sext_ln621"   --->   Operation 24 'zext' 'zext_ln621' <Predicate = (and_ln620_6 & !or_ln638_6 & or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_4)   --->   "%ashr_ln621 = ashr i54 %man_V_12, i54 %zext_ln621"   --->   Operation 25 'ashr' 'ashr_ln621' <Predicate = (and_ln620_6 & !or_ln638_6 & or_ln638_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_8)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_8)   --->   "%select_ln623 = select i1 %tmp, i85 38685626227668133590597631, i85 0"   --->   Operation 27 'select' 'select_ln623' <Predicate = (!or_ln638_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_5)   --->   "%zext_ln639 = zext i32 %sext_ln621"   --->   Operation 28 'zext' 'zext_ln639' <Predicate = (!or_ln638 & or_ln638_6 & or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_5)   --->   "%shl_ln639 = shl i85 %sext_ln618, i85 %zext_ln639"   --->   Operation 29 'shl' 'shl_ln639' <Predicate = (!or_ln638 & or_ln638_6 & or_ln638_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_8)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 30 'xor' 'xor_ln606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_8)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 31 'and' 'and_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 32 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_6)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 33 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln620_6)   --->   "%and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617"   --->   Operation 34 'and' 'and_ln620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln620_6 = and i1 %and_ln620, i1 %icmp_ln616"   --->   Operation 35 'and' 'and_ln620_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_6)   --->   "%or_ln616 = or i1 %or_ln617, i1 %icmp_ln616"   --->   Operation 36 'or' 'or_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_6)   --->   "%xor_ln616 = xor i1 %or_ln616, i1 1"   --->   Operation 37 'xor' 'xor_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_6)   --->   "%and_ln638 = and i1 %icmp_ln638, i1 %xor_ln616"   --->   Operation 38 'and' 'and_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.99ns)   --->   "%icmp_ln616_6 = icmp_slt  i12 %F2, i12 55"   --->   Operation 39 'icmp' 'icmp_ln616_6' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln638)   --->   "%xor_ln638 = xor i1 %icmp_ln638, i1 1"   --->   Operation 40 'xor' 'xor_ln638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln638)   --->   "%and_ln638_6 = and i1 %icmp_ln616_6, i1 %xor_ln638"   --->   Operation 41 'and' 'and_ln638_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638 = or i1 %icmp_ln606, i1 %and_ln638_6"   --->   Operation 42 'or' 'or_ln638' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_5)   --->   "%select_ln638 = select i1 %or_ln638, i85 0, i85 %shl_ln639"   --->   Operation 43 'select' 'select_ln638' <Predicate = (or_ln638_6 & or_ln638_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_6 = or i1 %or_ln638, i1 %and_ln638"   --->   Operation 44 'or' 'or_ln638_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_4 = select i1 %and_ln620_6, i54 %ashr_ln621, i54 %man_V_12"   --->   Operation 45 'select' 'select_ln638_4' <Predicate = (!or_ln638_6 & or_ln638_8)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln638_5)   --->   "%sext_ln638 = sext i54 %select_ln638_4"   --->   Operation 46 'sext' 'sext_ln638' <Predicate = (!or_ln638_6 & or_ln638_8)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln638_8)   --->   "%or_ln638_7 = or i1 %and_ln620_6, i1 %and_ln617"   --->   Operation 47 'or' 'or_ln638_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln638_5 = select i1 %or_ln638_6, i85 %select_ln638, i85 %sext_ln638"   --->   Operation 48 'select' 'select_ln638_5' <Predicate = (or_ln638_8)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln638_8 = or i1 %or_ln638_6, i1 %or_ln638_7"   --->   Operation 49 'or' 'or_ln638_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.05ns) (out node of the LUT)   --->   "%select_ln638_8 = select i1 %or_ln638_8, i85 %select_ln638_5, i85 %select_ln623"   --->   Operation 50 'select' 'select_ln638_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln704 = ret i85 %select_ln638_8"   --->   Operation 51 'ret' 'ret_ln704' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_read         (read          ) [ 00]
ireg           (bitcast       ) [ 00]
trunc_ln590    (trunc         ) [ 00]
p_Result_s     (bitselect     ) [ 01]
exp_tmp        (partselect    ) [ 00]
zext_ln501     (zext          ) [ 00]
trunc_ln600    (trunc         ) [ 00]
p_Result_35    (bitconcatenate) [ 00]
zext_ln604     (zext          ) [ 00]
man_V_11       (sub           ) [ 00]
man_V_12       (select        ) [ 00]
icmp_ln606     (icmp          ) [ 00]
F2             (sub           ) [ 00]
icmp_ln616     (icmp          ) [ 01]
add_ln616      (add           ) [ 00]
sub_ln616      (sub           ) [ 00]
sh_amt         (select        ) [ 00]
icmp_ln617     (icmp          ) [ 00]
sext_ln618     (sext          ) [ 00]
icmp_ln620     (icmp          ) [ 00]
icmp_ln638     (icmp          ) [ 00]
sext_ln621     (sext          ) [ 00]
zext_ln621     (zext          ) [ 00]
ashr_ln621     (ashr          ) [ 00]
tmp            (bitselect     ) [ 00]
select_ln623   (select        ) [ 00]
zext_ln639     (zext          ) [ 00]
shl_ln639      (shl           ) [ 00]
xor_ln606      (xor           ) [ 00]
and_ln617      (and           ) [ 00]
or_ln617       (or            ) [ 00]
xor_ln617      (xor           ) [ 00]
and_ln620      (and           ) [ 00]
and_ln620_6    (and           ) [ 01]
or_ln616       (or            ) [ 00]
xor_ln616      (xor           ) [ 00]
and_ln638      (and           ) [ 00]
icmp_ln616_6   (icmp          ) [ 00]
xor_ln638      (xor           ) [ 00]
and_ln638_6    (and           ) [ 00]
or_ln638       (or            ) [ 01]
select_ln638   (select        ) [ 00]
or_ln638_6     (or            ) [ 01]
select_ln638_4 (select        ) [ 00]
sext_ln638     (sext          ) [ 00]
or_ln638_7     (or            ) [ 00]
select_ln638_5 (select        ) [ 00]
or_ln638_8     (or            ) [ 01]
select_ln638_8 (select        ) [ 00]
ret_ln704      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="d_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="ireg_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="trunc_ln590_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln590/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_Result_s_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="exp_tmp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="0" index="3" bw="7" slack="0"/>
<pin id="63" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln501_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln600_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln600/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_Result_35_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="53" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="52" slack="0"/>
<pin id="80" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_35/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln604_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="53" slack="0"/>
<pin id="86" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln604/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="man_V_11_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="53" slack="0"/>
<pin id="91" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_11/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="man_V_12_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="54" slack="0"/>
<pin id="97" dir="0" index="2" bw="54" slack="0"/>
<pin id="98" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_12/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln606_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="63" slack="0"/>
<pin id="104" dir="0" index="1" bw="63" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln606/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="F2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="0"/>
<pin id="111" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln616_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="12" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln616/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln616_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="7" slack="0"/>
<pin id="123" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sub_ln616_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln616/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sh_amt_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="0" index="2" bw="12" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln617_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln618_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="54" slack="0"/>
<pin id="148" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln618/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln620_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="12" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln620/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln638_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln621_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln621/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln621_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln621/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ashr_ln621_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="54" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln621/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln623_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="85" slack="0"/>
<pin id="187" dir="0" index="2" bw="85" slack="0"/>
<pin id="188" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln623/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln639_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln639/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shl_ln639_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="54" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln639/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln606_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln606/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln617_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln617/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln617_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln617/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xor_ln617_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln617/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="and_ln620_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln620/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln620_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln620_6/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln616_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln616/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xor_ln616_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln616/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="and_ln638_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln638/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln616_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="12" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln616_6/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="xor_ln638_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln638/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="and_ln638_6_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln638_6/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln638_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln638/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln638_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="85" slack="0"/>
<pin id="283" dir="0" index="2" bw="85" slack="0"/>
<pin id="284" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln638/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_ln638_6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln638_6/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln638_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="54" slack="0"/>
<pin id="297" dir="0" index="2" bw="54" slack="0"/>
<pin id="298" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln638_4/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln638_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="54" slack="0"/>
<pin id="304" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln638/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln638_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln638_7/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln638_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="85" slack="0"/>
<pin id="315" dir="0" index="2" bw="85" slack="0"/>
<pin id="316" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln638_5/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln638_8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln638_8/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln638_8_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="85" slack="0"/>
<pin id="329" dir="0" index="2" bw="85" slack="0"/>
<pin id="330" dir="1" index="3" bw="85" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln638_8/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="36" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="42" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="42" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="71"><net_src comp="58" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="42" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="72" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="84" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="50" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="88" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="84" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="46" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="68" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="108" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="108" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="114" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="120" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="126" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="108" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="94" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="132" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="132" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="132" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="94" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="42" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="162" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="146" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="102" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="140" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="102" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="140" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="150" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="114" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="214" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="114" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="156" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="108" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="156" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="256" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="102" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="196" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="274" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="250" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="232" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="170" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="94" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="232" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="208" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="288" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="280" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="302" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="288" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="306" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="312" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="184" pin="3"/><net_sink comp="326" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ap_fixed_base : d | {1 }
  - Chain level:
	State 1
		trunc_ln590 : 1
		p_Result_s : 1
		exp_tmp : 1
		zext_ln501 : 2
		trunc_ln600 : 1
		p_Result_35 : 2
		zext_ln604 : 3
		man_V_11 : 4
		man_V_12 : 5
		icmp_ln606 : 2
		F2 : 3
		icmp_ln616 : 4
		add_ln616 : 4
		sub_ln616 : 4
		sh_amt : 5
		icmp_ln617 : 4
		sext_ln618 : 6
		icmp_ln620 : 6
		icmp_ln638 : 6
		sext_ln621 : 6
		zext_ln621 : 7
		ashr_ln621 : 8
		tmp : 1
		select_ln623 : 2
		zext_ln639 : 7
		shl_ln639 : 8
		xor_ln606 : 3
		and_ln617 : 5
		or_ln617 : 5
		xor_ln617 : 5
		and_ln620 : 5
		and_ln620_6 : 5
		or_ln616 : 5
		xor_ln616 : 5
		and_ln638 : 5
		icmp_ln616_6 : 4
		xor_ln638 : 7
		and_ln638_6 : 7
		or_ln638 : 7
		select_ln638 : 7
		or_ln638_6 : 7
		select_ln638_4 : 5
		sext_ln638 : 6
		or_ln638_7 : 5
		select_ln638_5 : 7
		or_ln638_8 : 7
		select_ln638_8 : 8
		ret_ln704 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     man_V_12_fu_94    |    0    |    54   |
|          |     sh_amt_fu_132     |    0    |    12   |
|          |  select_ln623_fu_184  |    0    |    85   |
|  select  |  select_ln638_fu_280  |    0    |    85   |
|          | select_ln638_4_fu_294 |    0    |    54   |
|          | select_ln638_5_fu_312 |    0    |    85   |
|          | select_ln638_8_fu_326 |    0    |    85   |
|----------|-----------------------|---------|---------|
|   ashr   |   ashr_ln621_fu_170   |    0    |   161   |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln639_fu_196   |    0    |   161   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln606_fu_102   |    0    |    28   |
|          |   icmp_ln616_fu_114   |    0    |    12   |
|   icmp   |   icmp_ln617_fu_140   |    0    |    12   |
|          |   icmp_ln620_fu_150   |    0    |    12   |
|          |   icmp_ln638_fu_156   |    0    |    12   |
|          |  icmp_ln616_6_fu_256  |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |     man_V_11_fu_88    |    0    |    60   |
|    sub   |       F2_fu_108       |    0    |    12   |
|          |    sub_ln616_fu_126   |    0    |    12   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln616_fu_120   |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |    or_ln617_fu_214    |    0    |    2    |
|          |    or_ln616_fu_238    |    0    |    2    |
|    or    |    or_ln638_fu_274    |    0    |    2    |
|          |   or_ln638_6_fu_288   |    0    |    2    |
|          |   or_ln638_7_fu_306   |    0    |    2    |
|          |   or_ln638_8_fu_320   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln617_fu_208   |    0    |    2    |
|          |    and_ln620_fu_226   |    0    |    2    |
|    and   |   and_ln620_6_fu_232  |    0    |    2    |
|          |    and_ln638_fu_250   |    0    |    2    |
|          |   and_ln638_6_fu_268  |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    xor_ln606_fu_202   |    0    |    2    |
|    xor   |    xor_ln617_fu_220   |    0    |    2    |
|          |    xor_ln616_fu_244   |    0    |    2    |
|          |    xor_ln638_fu_262   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |   d_read_read_fu_36   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln590_fu_46   |    0    |    0    |
|          |   trunc_ln600_fu_72   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|    p_Result_s_fu_50   |    0    |    0    |
|          |       tmp_fu_176      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     exp_tmp_fu_58     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln501_fu_68   |    0    |    0    |
|   zext   |    zext_ln604_fu_84   |    0    |    0    |
|          |   zext_ln621_fu_166   |    0    |    0    |
|          |   zext_ln639_fu_192   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   p_Result_35_fu_76   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   sext_ln618_fu_146   |    0    |    0    |
|   sext   |   sext_ln621_fu_162   |    0    |    0    |
|          |   sext_ln638_fu_302   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   996   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   996  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   996  |
+-----------+--------+--------+
