# This script segment is generated automatically by AutoPilot

set id 1
set name LLSSineReconstruction_srem_6ns_5ns_5_10_seq_1
set corename simcore_srem_seq
set op srem
set stage_num 10
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set start_width 1
set start_signed 0
set done_width 1
set in0_width 6
set in0_signed 0
set in1_width 5
set in1_signed 0
set ce_width 1
set ce_signed 0
set out_width 5
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_srem] == "ap_gen_simcore_srem"} {
eval "ap_gen_simcore_srem { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    start_width ${start_width} \
    start_signed ${start_signed} \
    done_width ${done_width} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_srem, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op srem
set corename DivnS_SEQ
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_div] == "::AESL_LIB_VIRTEX::xil_gen_div"} {
eval "::AESL_LIB_VIRTEX::xil_gen_div { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    start_width ${start_width} \
    start_signed ${start_signed} \
    done_width ${done_width} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_div, check your platform lib"
}
}


set id 2
set name LLSSineReconstruction_srem_5ns_5ns_5_9_seq_1
set corename simcore_srem_seq
set op srem
set stage_num 9
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set start_width 1
set start_signed 0
set done_width 1
set in0_width 5
set in0_signed 0
set in1_width 5
set in1_signed 0
set ce_width 1
set ce_signed 0
set out_width 5
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_srem] == "ap_gen_simcore_srem"} {
eval "ap_gen_simcore_srem { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    start_width ${start_width} \
    start_signed ${start_signed} \
    done_width ${done_width} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_srem, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op srem
set corename DivnS_SEQ
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_div] == "::AESL_LIB_VIRTEX::xil_gen_div"} {
eval "::AESL_LIB_VIRTEX::xil_gen_div { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    start_width ${start_width} \
    start_signed ${start_signed} \
    done_width ${done_width} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_div, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 5
set hasByteEnable 0
set MemName LLSSineReconstruction_loadSlidingWindow_samples_0_sample_V
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 12
set AddrRange 8
set AddrWd 3
set impl_style auto
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 0.79
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 6
set hasByteEnable 0
set MemName LLSSineReconstruction_loadSlidingWindow_samples_0_timestamp_V
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 20
set AddrRange 8
set AddrWd 3
set impl_style auto
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 0.79
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 7
set hasByteEnable 0
set MemName LLSSineReconstruction_loadSlidingWindow_sample_period_samples_0_sample_V
set CoreName ap_simcore_mem
set PortList { 2 1 }
set DataWd 12
set AddrRange 8
set AddrWd 3
set impl_style auto
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 0.79
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 8
set hasByteEnable 0
set MemName LLSSineReconstruction_loadSlidingWindow_sample_period_samples_0_timestamp_V
set CoreName ap_simcore_mem
set PortList { 2 1 }
set DataWd 20
set AddrRange 8
set AddrWd 3
set impl_style auto
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 0.79
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name buffer_in_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_0 \
    op interface \
    ports { buffer_in_0_address0 { O 3 vector } buffer_in_0_ce0 { O 1 bit } buffer_in_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name buffer_in_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_1 \
    op interface \
    ports { buffer_in_1_address0 { O 3 vector } buffer_in_1_ce0 { O 1 bit } buffer_in_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name buffer_in_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_2 \
    op interface \
    ports { buffer_in_2_address0 { O 3 vector } buffer_in_2_ce0 { O 1 bit } buffer_in_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name buffer_in_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_3 \
    op interface \
    ports { buffer_in_3_address0 { O 3 vector } buffer_in_3_ce0 { O 1 bit } buffer_in_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name buffer_in_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_4 \
    op interface \
    ports { buffer_in_4_address0 { O 3 vector } buffer_in_4_ce0 { O 1 bit } buffer_in_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name buffer_in_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_5 \
    op interface \
    ports { buffer_in_5_address0 { O 3 vector } buffer_in_5_ce0 { O 1 bit } buffer_in_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name buffer_in_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_6 \
    op interface \
    ports { buffer_in_6_address0 { O 3 vector } buffer_in_6_ce0 { O 1 bit } buffer_in_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name buffer_in_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_7 \
    op interface \
    ports { buffer_in_7_address0 { O 3 vector } buffer_in_7_ce0 { O 1 bit } buffer_in_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name buffer_in_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_8 \
    op interface \
    ports { buffer_in_8_address0 { O 3 vector } buffer_in_8_ce0 { O 1 bit } buffer_in_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name buffer_in_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_9 \
    op interface \
    ports { buffer_in_9_address0 { O 3 vector } buffer_in_9_ce0 { O 1 bit } buffer_in_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name buffer_in_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_10 \
    op interface \
    ports { buffer_in_10_address0 { O 3 vector } buffer_in_10_ce0 { O 1 bit } buffer_in_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name buffer_in_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename buffer_in_11 \
    op interface \
    ports { buffer_in_11_address0 { O 3 vector } buffer_in_11_ce0 { O 1 bit } buffer_in_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buffer_in_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name sliding_window_buffer_samples_sample_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_sample_V \
    op interface \
    ports { sliding_window_buffer_samples_sample_V_address0 { O 10 vector } sliding_window_buffer_samples_sample_V_ce0 { O 1 bit } sliding_window_buffer_samples_sample_V_we0 { O 1 bit } sliding_window_buffer_samples_sample_V_d0 { O 12 vector } sliding_window_buffer_samples_sample_V_address1 { O 10 vector } sliding_window_buffer_samples_sample_V_ce1 { O 1 bit } sliding_window_buffer_samples_sample_V_we1 { O 1 bit } sliding_window_buffer_samples_sample_V_d1 { O 12 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_sample_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name sliding_window_buffer_samples_timestamp_V_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_0 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_0_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_0_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_0_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_0_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_0_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_0_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_0_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_0_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name sliding_window_buffer_samples_timestamp_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_1 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_1_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_1_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_1_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_1_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_1_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_1_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_1_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_1_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name sliding_window_buffer_samples_timestamp_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_2 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_2_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_2_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_2_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_2_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_2_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_2_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_2_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_2_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name sliding_window_buffer_samples_timestamp_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_3 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_3_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_3_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_3_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_3_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_3_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_3_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_3_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_3_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name sliding_window_buffer_samples_timestamp_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_4 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_4_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_4_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_4_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_4_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_4_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_4_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_4_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_4_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name sliding_window_buffer_samples_timestamp_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_5 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_5_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_5_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_5_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_5_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_5_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_5_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_5_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_5_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name sliding_window_buffer_samples_timestamp_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_6 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_6_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_6_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_6_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_6_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_6_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_6_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_6_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_6_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name sliding_window_buffer_samples_timestamp_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_7 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_7_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_7_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_7_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_7_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_7_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_7_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_7_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_7_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name sliding_window_buffer_samples_timestamp_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_8 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_8_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_8_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_8_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_8_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_8_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_8_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_8_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_8_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name sliding_window_buffer_samples_timestamp_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_9 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_9_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_9_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_9_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_9_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_9_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_9_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_9_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_9_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name sliding_window_buffer_samples_timestamp_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_10 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_10_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_10_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_10_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_10_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_10_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_10_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_10_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_10_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name sliding_window_buffer_samples_timestamp_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename sliding_window_buffer_samples_timestamp_V_11 \
    op interface \
    ports { sliding_window_buffer_samples_timestamp_V_11_address0 { O 7 vector } sliding_window_buffer_samples_timestamp_V_11_ce0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_11_we0 { O 1 bit } sliding_window_buffer_samples_timestamp_V_11_d0 { O 20 vector } sliding_window_buffer_samples_timestamp_V_11_address1 { O 7 vector } sliding_window_buffer_samples_timestamp_V_11_ce1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_11_we1 { O 1 bit } sliding_window_buffer_samples_timestamp_V_11_d1 { O 20 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sliding_window_buffer_samples_timestamp_V_11'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name sliding_window_front_ptr_s \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_sliding_window_front_ptr_s \
    op interface \
    ports { sliding_window_front_ptr_s_i { I 5 vector } sliding_window_front_ptr_s_o { O 5 vector } sliding_window_front_ptr_s_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name sliding_window_back_ptr_s \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_sliding_window_back_ptr_s \
    op interface \
    ports { sliding_window_back_ptr_s_i { I 5 vector } sliding_window_back_ptr_s_o { O 5 vector } sliding_window_back_ptr_s_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


