#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr  3 18:36:39 2024
# Process ID: 27532
# Current directory: c:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex
# Command line: vivado.exe -notrace -source c:/Users/johnh/Desktop/DICE-Project/200T_MEMORY/200T_MEMORY.gen/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl
# Log file: c:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/vivado.log
# Journal file: c:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex\vivado.jou
# Running On: DESKTOP-U9NB2CD, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 24, Host memory: 68638 MB
#-----------------------------------------------------------
start_gui
source c:/Users/johnh/Desktop/DICE-Project/200T_MEMORY/200T_MEMORY.gen/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Xilinx2022/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Xilinx2022/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Xilinx2022/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Xilinx2022/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Xilinx2022/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Xilinx2022/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Xilinx2022/Vivado/2022.1/data/ip'.
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.098 ; gain = 294.801
INFO: [open_example_project] Setting board_part_repo_paths...
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'mig_7series_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'mig_7series_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'mig_7series_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'mig_7series_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: example_design_post_process.tcl
Post Processing the example_design
INFO: [open_example_project] Rebuilding top IP...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_ddr2_axi'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_ddr2_axi'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/ila_ddr2_axi/ila_ddr2_axi_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_ddr2_axi'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_ddr2_axi'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_ddr2_axi'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_twm_ddrx'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_twm_ddrx'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_twm_ddrx'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_twm_ddrx'...
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Xilinx2022/Vivado/2022.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr2_axi/xsim/ila_ddr2_axi.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr2_axi/modelsim/ila_ddr2_axi.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr2_axi/questa/ila_ddr2_axi.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr2_axi/xcelium/ila_ddr2_axi.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr2_axi/vcs/ila_ddr2_axi.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr2_axi/riviera/ila_ddr2_axi.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/ila_ddr2_axi/activehdl/ila_ddr2_axi.sh'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Xilinx2022/Vivado/2022.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/xsim/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/modelsim/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/questa/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/xcelium/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/vcs/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/riviera/vio_twm_ddrx.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/vio_twm_ddrx/activehdl/vio_twm_ddrx.sh'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Xilinx2022/Vivado/2022.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xcelium/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xcelium/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_b.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_7series_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_b.prj'
export_ip_user_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1687.055 ; gain = 56.551
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 24
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date
[Wed Apr  3 18:39:00 2024] Launched vio_twm_ddrx_synth_1, ila_ddr2_axi_synth_1, synth_1...
Run output will be captured here:
vio_twm_ddrx_synth_1: c:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.runs/vio_twm_ddrx_synth_1/runme.log
ila_ddr2_axi_synth_1: c:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.runs/ila_ddr2_axi_synth_1/runme.log
synth_1: c:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
[Wed Apr  3 18:39:01 2024] Launched impl_1...
Run output will be captured here: c:/Users/johnh/Desktop/DICE-Project/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-3
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.805 . Memory (MB): peak = 2241.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2995 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.281 ; gain = 56.543
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.281 ; gain = 56.543
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3153.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1361 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1204 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 30 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 101 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 3315.984 ; gain = 1543.906
open_report: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3430.215 ; gain = 64.074
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 21:19:12 2024...
