{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "0" 0 0 1589678637728 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "0" 0 0 1589678638622 ""}
{ "Info" "0" "" "All project revisions will be stored in common archive top_tmp_archive.qar" {  } {  } 0 0 "All project revisions will be stored in common archive top_tmp_archive.qar" 0 0 "0" 0 0 1589678638622 ""}
{ "Info" "0" "" "Initializing files for 'top' revision" {  } {  } 0 0 "Initializing files for 'top' revision" 0 0 "0" 0 0 1589678638740 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "0" 0 0 1589678638743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1589678640386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1589678640386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/qsyscore.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/qsyscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore " "Found entity 1: QsysCore" {  } { { "QsysCore/synthesis/QsysCore.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/QsysCore.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QsysCore/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QsysCore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0 " "Found entity 1: QsysCore_mm_interconnect_0" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_avalon_st_adapter " "Found entity 1: QsysCore_mm_interconnect_0_avalon_st_adapter" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_rsp_mux " "Found entity 1: QsysCore_mm_interconnect_0_rsp_mux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655195 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_rsp_demux " "Found entity 1: QsysCore_mm_interconnect_0_rsp_demux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_cmd_mux " "Found entity 1: QsysCore_mm_interconnect_0_cmd_mux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_cmd_demux " "Found entity 1: QsysCore_mm_interconnect_0_cmd_demux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QsysCore/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655229 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysCore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1589678655249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysCore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1589678655249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_router_001_default_decode " "Found entity 1: QsysCore_mm_interconnect_0_router_001_default_decode" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655252 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysCore_mm_interconnect_0_router_001 " "Found entity 2: QsysCore_mm_interconnect_0_router_001" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysCore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1589678655257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysCore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1589678655258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_router_default_decode " "Found entity 1: QsysCore_mm_interconnect_0_router_default_decode" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655261 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysCore_mm_interconnect_0_router " "Found entity 2: QsysCore_mm_interconnect_0_router" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QsysCore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QsysCore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QsysCore/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/spislavetoavalonmasterbridge.v 14 14 " "Found 14 design units, including 14 entities, in source file qsyscore/synthesis/submodules/spislavetoavalonmasterbridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator " "Found entity 1: altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator " "Found entity 2: altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator " "Found entity 3: altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator " "Found entity 4: altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator " "Found entity 5: altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator " "Found entity 6: altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "7 channel_adapter_btop_for_spichain_in_arbitrator " "Found entity 7: channel_adapter_btop_for_spichain_in_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "8 channel_adapter_btop_for_spichain_out_arbitrator " "Found entity 8: channel_adapter_btop_for_spichain_out_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "9 channel_adapter_ptob_for_spichain_in_arbitrator " "Found entity 9: channel_adapter_ptob_for_spichain_in_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "10 channel_adapter_ptob_for_spichain_out_arbitrator " "Found entity 10: channel_adapter_ptob_for_spichain_out_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "11 spislave_inst_for_spichain_avalon_streaming_sink_arbitrator " "Found entity 11: spislave_inst_for_spichain_avalon_streaming_sink_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "12 spislave_inst_for_spichain_avalon_streaming_source_arbitrator " "Found entity 12: spislave_inst_for_spichain_avalon_streaming_source_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "13 SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module " "Found entity 13: SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""} { "Info" "ISGN_ENTITY_NAME" "14 SPISlaveToAvalonMasterBridge " "Found entity 14: SPISlaveToAvalonMasterBridge" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master_inst_for_spichain " "Found entity 1: altera_avalon_packets_to_master_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets_inst_for_spichain " "Found entity 1: altera_avalon_st_bytes_to_packets_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes_inst_for_spichain " "Found entity 1: altera_avalon_st_packets_to_bytes_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/channel_adapter_btop_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/channel_adapter_btop_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_adapter_btop_for_spichain " "Found entity 1: channel_adapter_btop_for_spichain" {  } { { "QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/channel_adapter_ptob_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/channel_adapter_ptob_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_adapter_ptob_for_spichain " "Found entity 1: channel_adapter_ptob_for_spichain" {  } { { "QsysCore/synthesis/submodules/channel_adapter_ptob_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/channel_adapter_ptob_for_spichain.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/spislave_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/spislave_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 spislave_inst_for_spichain " "Found entity 1: spislave_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file qsyscore/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655396 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655396 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655396 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655396 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655396 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655396 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file qsyscore/synthesis/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655432 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655432 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655432 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655432 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655432 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_pio_0 " "Found entity 1: QsysCore_pio_0" {  } { { "QsysCore/synthesis/submodules/QsysCore_pio_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPISlaveToAvalonMasterBridge.v(665) " "Verilog HDL or VHDL warning at SPISlaveToAvalonMasterBridge.v(665): conditional expression evaluates to a constant" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 665 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1589678655483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPISlaveToAvalonMasterBridge.v(674) " "Verilog HDL or VHDL warning at SPISlaveToAvalonMasterBridge.v(674): conditional expression evaluates to a constant" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 674 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1589678655483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1589678655573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 top.v(60) " "Verilog HDL assignment warning at top.v(60): truncated value with size 32 to match size of target (26)" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/top.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589678655576 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top.v" "pll_inst" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1589678655848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655849 ""}  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1589678655849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589678655965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589678655965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678655978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore QsysCore:u0 " "Elaborating entity \"QsysCore\" for hierarchy \"QsysCore:u0\"" {  } { { "top.v" "u0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_pio_0 QsysCore:u0\|QsysCore_pio_0:pio_0 " "Elaborating entity \"QsysCore_pio_0\" for hierarchy \"QsysCore:u0\|QsysCore_pio_0:pio_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "pio_0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/QsysCore.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPISlaveToAvalonMasterBridge QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0 " "Elaborating entity \"SPISlaveToAvalonMasterBridge\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "spi_slave_to_avalon_mm_master_bridge_0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/QsysCore.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_in_stream " "Elaborating entity \"altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_in_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_packets_to_master_inst_for_spichain_in_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_out_stream " "Elaborating entity \"altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_out_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_packets_to_master_inst_for_spichain_out_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain " "Elaborating entity \"altera_avalon_packets_to_master_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_packets_to_master_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" "the_altera_avalon_packets_to_master" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\|packets_to_master:p2m\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream " "Elaborating entity \"altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream " "Elaborating entity \"altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain " "Elaborating entity \"altera_avalon_st_bytes_to_packets_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_bytes_to_packets_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain\|altera_avalon_st_bytes_to_packets:the_altera_avalon_st_bytes_to_packets " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain\|altera_avalon_st_bytes_to_packets:the_altera_avalon_st_bytes_to_packets\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" "the_altera_avalon_st_bytes_to_packets" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream " "Elaborating entity \"altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream " "Elaborating entity \"altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain " "Elaborating entity \"altera_avalon_st_packets_to_bytes_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_packets_to_bytes_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain\|altera_avalon_st_packets_to_bytes:the_altera_avalon_st_packets_to_bytes " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain\|altera_avalon_st_packets_to_bytes:the_altera_avalon_st_packets_to_bytes\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" "the_altera_avalon_st_packets_to_bytes" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_btop_for_spichain_in_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_in_arbitrator:the_channel_adapter_btop_for_spichain_in " "Elaborating entity \"channel_adapter_btop_for_spichain_in_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_in_arbitrator:the_channel_adapter_btop_for_spichain_in\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_btop_for_spichain_in" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_btop_for_spichain_out_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_out_arbitrator:the_channel_adapter_btop_for_spichain_out " "Elaborating entity \"channel_adapter_btop_for_spichain_out_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_out_arbitrator:the_channel_adapter_btop_for_spichain_out\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_btop_for_spichain_out" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_btop_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain " "Elaborating entity \"channel_adapter_btop_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_btop_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel channel_adapter_btop_for_spichain.v(40) " "Verilog HDL or VHDL warning at channel_adapter_btop_for_spichain.v(40): object \"out_channel\" assigned a value but never read" {  } { { "QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1589678656825 "|top|QsysCore:u0|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 channel_adapter_btop_for_spichain.v(52) " "Verilog HDL assignment warning at channel_adapter_btop_for_spichain.v(52): truncated value with size 8 to match size of target (1)" {  } { { "QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1589678656825 "|top|QsysCore:u0|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_ptob_for_spichain_in_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_in_arbitrator:the_channel_adapter_ptob_for_spichain_in " "Elaborating entity \"channel_adapter_ptob_for_spichain_in_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_in_arbitrator:the_channel_adapter_ptob_for_spichain_in\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_ptob_for_spichain_in" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_ptob_for_spichain_out_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_out_arbitrator:the_channel_adapter_ptob_for_spichain_out " "Elaborating entity \"channel_adapter_ptob_for_spichain_out_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_out_arbitrator:the_channel_adapter_ptob_for_spichain_out\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_ptob_for_spichain_out" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_ptob_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain:the_channel_adapter_ptob_for_spichain " "Elaborating entity \"channel_adapter_ptob_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain:the_channel_adapter_ptob_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_ptob_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spislave_inst_for_spichain_avalon_streaming_sink_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_sink_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_sink " "Elaborating entity \"spislave_inst_for_spichain_avalon_streaming_sink_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_sink_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_sink\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_spislave_inst_for_spichain_avalon_streaming_sink" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spislave_inst_for_spichain_avalon_streaming_source_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_source_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_source " "Elaborating entity \"spislave_inst_for_spichain_avalon_streaming_source_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_source_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_source\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_spislave_inst_for_spichain_avalon_streaming_source" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spislave_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain " "Elaborating entity \"spislave_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_spislave_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678656987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhy QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy " "Elaborating entity \"SPIPhy\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\"" {  } { { "QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" "the_SPIPhy" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOSIctl QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl " "Elaborating entity \"MOSIctl\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_MOSIctl" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "sync_mosi_stsrcvalid" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborated megafunction instantiation \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1589678657135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Instantiated megafunction \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657135 ""}  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1589678657135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISOctl QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl " "Elaborating entity \"MISOctl\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_MISOctl" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_remover QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_remover\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_remover" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_output_pipeline_stage QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage " "Elaborating entity \"single_output_pipeline_stage\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_single_output_pipeline_stage" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_inserter QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_inserter\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_inserter" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/spiphyslave.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch " "Elaborating entity \"SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "SPISlaveToAvalonMasterBridge_reset_clk_domain_synch" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0 QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"QsysCore_mm_interconnect_0\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/QsysCore.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "pio_0_s1_agent" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router " "Elaborating entity \"QsysCore_mm_interconnect_0_router\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router_default_decode QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router\|QsysCore_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"QsysCore_mm_interconnect_0_router_default_decode\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router\|QsysCore_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router_001 QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"QsysCore_mm_interconnect_0_router_001\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router_001_default_decode QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001\|QsysCore_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"QsysCore_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001\|QsysCore_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678657989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_cmd_demux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"QsysCore_mm_interconnect_0_cmd_demux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_cmd_mux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"QsysCore_mm_interconnect_0_cmd_mux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_rsp_demux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"QsysCore_mm_interconnect_0_rsp_demux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_rsp_mux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"QsysCore_mm_interconnect_0_rsp_mux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_avalon_st_adapter QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QsysCore_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QsysCore:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QsysCore:u0\|altera_reset_controller:rst_controller\"" {  } { { "QsysCore/synthesis/QsysCore.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/QsysCore.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QsysCore/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "QsysCore/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/QsysCore/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1589678658373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/output_files/top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1589678659644 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1589678660371 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1589678660371 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1589678660371 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "0" 0 0 1589678660651 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "0" 0 0 1589678661025 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/ " "Using common directory C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_DAC/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Design Software" 0 -1 1589678661073 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1589678661654 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1589678661655 ""}
{ "Info" "0" "" "Generated archive 'top_tmp_archive.qar'" {  } {  } 0 0 "Generated archive 'top_tmp_archive.qar'" 0 0 "0" 0 0 1589678661655 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1589678661655 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1589678661655 ""}
