# systemverilog_mux8-1

system verilog code to implement an 8:1 multiplexer using behavioural modelling and ternary operators
