UART2PWM_clk_divider_0_0.v,verilog,xil_defaultlib,../../../bd/UART2PWM/ip/UART2PWM_clk_divider_0_0/sim/UART2PWM_clk_divider_0_0.v,
UART2PWM_rx_mod_0_0.v,verilog,xil_defaultlib,../../../bd/UART2PWM/ip/UART2PWM_rx_mod_0_0/sim/UART2PWM_rx_mod_0_0.v,
UART2PWM_xl_slice_0_0.v,verilog,xil_defaultlib,../../../bd/UART2PWM/ip/UART2PWM_xl_slice_0_0/sim/UART2PWM_xl_slice_0_0.v,
UART2PWM_LUT_0_0.v,verilog,xil_defaultlib,../../../bd/UART2PWM/ip/UART2PWM_LUT_0_0/sim/UART2PWM_LUT_0_0.v,
UART2PWM_counter_0_0.v,verilog,xil_defaultlib,../../../bd/UART2PWM/ip/UART2PWM_counter_0_0/sim/UART2PWM_counter_0_0.v,
UART2PWM_comparator_0_0.v,verilog,xil_defaultlib,../../../bd/UART2PWM/ip/UART2PWM_comparator_0_0/sim/UART2PWM_comparator_0_0.v,
UART2PWM.v,verilog,xil_defaultlib,../../../bd/UART2PWM/sim/UART2PWM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
