$date
	Sun Oct 23 04:50:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#608089
b11100 !
1"
#608090
b11100 &
b11100 %
1$
#608091
0"
#608094
b1110 &
b1110 %
#608098
b111 &
b111 %
#608102
b10110 &
b10110 %
#608106
b1011 &
b1011 %
#608110
b100010 &
b100010 %
#608114
b10001 &
b10001 %
#608118
b110100 &
b110100 %
#608122
b11010 &
b11010 %
#608126
b1101 &
b1101 %
#608130
b101000 &
b101000 %
#608134
b10100 &
b10100 %
#608138
b1010 &
b1010 %
#608142
b101 &
b101 %
#608146
b10000 &
b10000 %
#608150
b1000 &
b1000 %
#608154
b100 &
b100 %
#608158
b10 &
b10 %
#608162
b1 &
b1 %
1#
#608166
b0 &
0#
b0 %
0$
#1564873
b10101 !
1"
#1564874
b10101 &
b10101 %
1$
#1564875
0"
#1564878
b1000000 &
b1000000 %
#1564882
b100000 &
b100000 %
#1564886
b10000 &
b10000 %
#1564890
b1000 &
b1000 %
#1564894
b100 &
b100 %
#1564898
b10 &
b10 %
#1564902
b1 &
1#
b1 %
#1564906
b0 &
b0 %
0#
0$
#2572600
b11000 !
1"
#2572602
b11000 &
b11000 %
1$
#2572603
0"
#2572606
b1100 &
b1100 %
#2572610
b110 &
b110 %
#2572614
b11 &
b11 %
#2572618
b1010 &
b1010 %
#2572622
b101 &
b101 %
#2572626
b10000 &
b10000 %
#2572630
b1000 &
b1000 %
#2572634
b100 &
b100 %
#2572638
b10 &
b10 %
#2572642
b1 &
b1 %
1#
#2572646
b0 &
0#
b0 %
0$
#4500012
