<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="255" />
   <irq preferredWidth="47" />
   <name preferredWidth="447" />
   <description preferredWidth="432" />
   <inputclock preferredWidth="255" />
   <export preferredWidth="231" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="2584" height="1540" x="-12" y="-12" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" greybox="1" simulation="VHDL" />
</preferences>
