timestamp 0
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters cap_mim_2f0_m4m5_noshield l=c_length w=c_width
node "m5_9634_n36289#" 0 0 9634 -36289 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m5_n1290_n36289#" 0 0 -1290 -36289 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m5_n36012_n30807#" 0 0 -36012 -30807 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m5_n35913_n5999#" 0 0 -35913 -5999 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_9754_n36169#" 0 0 9754 -36169 mim 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_n1170_n36169#" 0 0 -1170 -36169 mim 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_n35892_n30687#" 0 0 -35892 -30687 mim 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m4_n35793_n5879#" 0 0 -35793 -5879 mim 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114363_n40208#" 0 0 114363 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112957_n40208#" 0 0 112957 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114363_n39042#" 0 0 114363 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112957_n39042#" 0 0 112957 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114363_n38276#" 0 0 114363 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112957_n38276#" 0 0 112957 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114363_n37110#" 0 0 114363 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITP5" 0 0 113525 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112957_n37110#" 0 0 112957 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108483_n40208#" 0 0 108483 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107077_n40208#" 0 0 107077 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108483_n39042#" 0 0 108483 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107077_n39042#" 0 0 107077 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108483_n38276#" 0 0 108483 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107077_n38276#" 0 0 107077 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBP5" 0 0 106547 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.VB" 0 0 106547 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108483_n37110#" 0 0 108483 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107077_n37110#" 0 0 107077 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102603_n40208#" 0 0 102603 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101197_n40208#" 0 0 101197 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102603_n39042#" 0 0 102603 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101197_n39042#" 0 0 101197 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102603_n38276#" 0 0 102603 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101197_n38276#" 0 0 101197 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102603_n37110#" 0 0 102603 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101197_n37110#" 0 0 101197 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96696_n40208#" 0 0 96696 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95290_n40208#" 0 0 95290 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96696_n39042#" 0 0 96696 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95290_n39042#" 0 0 95290 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96696_n38276#" 0 0 96696 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95290_n38276#" 0 0 95290 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96696_n37110#" 0 0 96696 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITP4" 0 0 95858 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95290_n37110#" 0 0 95290 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90816_n40208#" 0 0 90816 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89410_n40208#" 0 0 89410 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90816_n39042#" 0 0 90816 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89410_n39042#" 0 0 89410 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90816_n38276#" 0 0 90816 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89410_n38276#" 0 0 89410 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBP4" 0 0 88880 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88880_n40208#" 0 0 88880 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90816_n37110#" 0 0 90816 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89410_n37110#" 0 0 89410 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84936_n40208#" 0 0 84936 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83530_n40208#" 0 0 83530 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84936_n39042#" 0 0 84936 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83530_n39042#" 0 0 83530 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84936_n38276#" 0 0 84936 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83530_n38276#" 0 0 83530 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84936_n37110#" 0 0 84936 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83530_n37110#" 0 0 83530 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_79029_n40208#" 0 0 79029 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77623_n40208#" 0 0 77623 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_79029_n39042#" 0 0 79029 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77623_n39042#" 0 0 77623 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_79029_n38276#" 0 0 79029 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77623_n38276#" 0 0 77623 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_79029_n37110#" 0 0 79029 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITP3" 0 0 78191 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77623_n37110#" 0 0 77623 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73149_n40208#" 0 0 73149 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71743_n40208#" 0 0 71743 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73149_n39042#" 0 0 73149 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71743_n39042#" 0 0 71743 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73149_n38276#" 0 0 73149 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71743_n38276#" 0 0 71743 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBP3" 0 0 71213 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71213_n40208#" 0 0 71213 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73149_n37110#" 0 0 73149 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71743_n37110#" 0 0 71743 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67269_n40208#" 0 0 67269 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65863_n40208#" 0 0 65863 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67269_n39042#" 0 0 67269 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65863_n39042#" 0 0 65863 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67269_n38276#" 0 0 67269 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65863_n38276#" 0 0 65863 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67269_n37110#" 0 0 67269 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65863_n37110#" 0 0 65863 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61362_n40208#" 0 0 61362 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59956_n40208#" 0 0 59956 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61362_n39042#" 0 0 61362 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59956_n39042#" 0 0 59956 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61362_n38276#" 0 0 61362 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59956_n38276#" 0 0 59956 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61362_n37110#" 0 0 61362 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITP2" 0 0 60524 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59956_n37110#" 0 0 59956 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55482_n40208#" 0 0 55482 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54076_n40208#" 0 0 54076 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55482_n39042#" 0 0 55482 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54076_n39042#" 0 0 54076 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55482_n38276#" 0 0 55482 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54076_n38276#" 0 0 54076 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBP2" 0 0 53546 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53546_n40208#" 0 0 53546 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55482_n37110#" 0 0 55482 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54076_n37110#" 0 0 54076 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49602_n40208#" 0 0 49602 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48196_n40208#" 0 0 48196 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49602_n39042#" 0 0 49602 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48196_n39042#" 0 0 48196 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49602_n38276#" 0 0 49602 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48196_n38276#" 0 0 48196 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49602_n37110#" 0 0 49602 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48196_n37110#" 0 0 48196 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43695_n40208#" 0 0 43695 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42289_n40208#" 0 0 42289 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43695_n39042#" 0 0 43695 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42289_n39042#" 0 0 42289 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43695_n38276#" 0 0 43695 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42289_n38276#" 0 0 42289 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43695_n37110#" 0 0 43695 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITP1" 0 0 42857 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42289_n37110#" 0 0 42289 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37815_n40208#" 0 0 37815 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36409_n40208#" 0 0 36409 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37815_n39042#" 0 0 37815 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36409_n39042#" 0 0 36409 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37815_n38276#" 0 0 37815 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36409_n38276#" 0 0 36409 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBP1" 0 0 35879 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35879_n40208#" 0 0 35879 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37815_n37110#" 0 0 37815 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36409_n37110#" 0 0 36409 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.VA" 0 0 35879 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31935_n40208#" 0 0 31935 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30529_n40208#" 0 0 30529 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31935_n39042#" 0 0 31935 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30529_n39042#" 0 0 30529 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31935_n38276#" 0 0 31935 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30529_n38276#" 0 0 30529 -38276 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31935_n37110#" 0 0 31935 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30529_n37110#" 0 0 30529 -37110 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114332_n34225#" 0 0 114332 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112928_n34225#" 0 0 112928 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114332_n33067#" 0 0 114332 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112928_n33067#" 0 0 112928 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114332_n32301#" 0 0 114332 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112928_n32301#" 0 0 112928 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106677_n40268#" 0 0 106677 -40268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114332_n31143#" 0 0 114332 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112928_n31143#" 0 0 112928 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112406_n33067#" 0 0 112406 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108449_n34225#" 0 0 108449 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107045_n34225#" 0 0 107045 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108449_n33067#" 0 0 108449 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107045_n33067#" 0 0 107045 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108449_n32301#" 0 0 108449 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107045_n32301#" 0 0 107045 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106523_n34225#" 0 0 106523 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108449_n31143#" 0 0 108449 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107045_n31143#" 0 0 107045 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106523_n31143#" 0 0 106523 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102643_n34225#" 0 0 102643 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101239_n34225#" 0 0 101239 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102643_n33067#" 0 0 102643 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101239_n33067#" 0 0 101239 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102643_n32301#" 0 0 102643 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101239_n32301#" 0 0 101239 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100667_n40208#" 0 0 100667 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102643_n31143#" 0 0 102643 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITN5" 0 0 101799 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101239_n31143#" 0 0 101239 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100667_n39042#" 0 0 100667 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBN5" 0 0 100839 -34285 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100839_n33199#" 0 0 100839 -33199 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96665_n34225#" 0 0 96665 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95261_n34225#" 0 0 95261 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96665_n33067#" 0 0 96665 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95261_n33067#" 0 0 95261 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96665_n32301#" 0 0 96665 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95261_n32301#" 0 0 95261 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89010_n40268#" 0 0 89010 -40268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96665_n31143#" 0 0 96665 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95261_n31143#" 0 0 95261 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94739_n33067#" 0 0 94739 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90782_n34225#" 0 0 90782 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89378_n34225#" 0 0 89378 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90782_n33067#" 0 0 90782 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89378_n33067#" 0 0 89378 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90782_n32301#" 0 0 90782 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89378_n32301#" 0 0 89378 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88856_n34225#" 0 0 88856 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90782_n31143#" 0 0 90782 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89378_n31143#" 0 0 89378 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88856_n31143#" 0 0 88856 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84976_n34225#" 0 0 84976 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83572_n34225#" 0 0 83572 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84976_n33067#" 0 0 84976 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83572_n33067#" 0 0 83572 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84976_n32301#" 0 0 84976 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83572_n32301#" 0 0 83572 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83000_n40208#" 0 0 83000 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84976_n31143#" 0 0 84976 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITN4" 0 0 84132 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83572_n31143#" 0 0 83572 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83000_n39042#" 0 0 83000 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBN4" 0 0 83172 -34285 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83172_n33199#" 0 0 83172 -33199 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_78998_n34225#" 0 0 78998 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77594_n34225#" 0 0 77594 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_78998_n33067#" 0 0 78998 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77594_n33067#" 0 0 77594 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_78998_n32301#" 0 0 78998 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77594_n32301#" 0 0 77594 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71343_n40268#" 0 0 71343 -40268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_78998_n31143#" 0 0 78998 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77594_n31143#" 0 0 77594 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77072_n33067#" 0 0 77072 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73115_n34225#" 0 0 73115 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71711_n34225#" 0 0 71711 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73115_n33067#" 0 0 73115 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71711_n33067#" 0 0 71711 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73115_n32301#" 0 0 73115 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71711_n32301#" 0 0 71711 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71189_n34225#" 0 0 71189 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73115_n31143#" 0 0 73115 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71711_n31143#" 0 0 71711 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71189_n31143#" 0 0 71189 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67309_n34225#" 0 0 67309 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65905_n34225#" 0 0 65905 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67309_n33067#" 0 0 67309 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65905_n33067#" 0 0 65905 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67309_n32301#" 0 0 67309 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65905_n32301#" 0 0 65905 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65333_n40208#" 0 0 65333 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67309_n31143#" 0 0 67309 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITN3" 0 0 66465 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65905_n31143#" 0 0 65905 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65333_n39042#" 0 0 65333 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBN3" 0 0 65505 -34285 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65505_n33199#" 0 0 65505 -33199 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61331_n34225#" 0 0 61331 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59927_n34225#" 0 0 59927 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61331_n33067#" 0 0 61331 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59927_n33067#" 0 0 59927 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61331_n32301#" 0 0 61331 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59927_n32301#" 0 0 59927 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53676_n40268#" 0 0 53676 -40268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61331_n31143#" 0 0 61331 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59927_n31143#" 0 0 59927 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59405_n33067#" 0 0 59405 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55448_n34225#" 0 0 55448 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54044_n34225#" 0 0 54044 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55448_n33067#" 0 0 55448 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54044_n33067#" 0 0 54044 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55448_n32301#" 0 0 55448 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54044_n32301#" 0 0 54044 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53522_n34225#" 0 0 53522 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55448_n31143#" 0 0 55448 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54044_n31143#" 0 0 54044 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53522_n31143#" 0 0 53522 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49642_n34225#" 0 0 49642 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48238_n34225#" 0 0 48238 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49642_n33067#" 0 0 49642 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48238_n33067#" 0 0 48238 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49642_n32301#" 0 0 49642 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48238_n32301#" 0 0 48238 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47666_n40208#" 0 0 47666 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49642_n31143#" 0 0 49642 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITN2" 0 0 48798 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48238_n31143#" 0 0 48238 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47666_n39042#" 0 0 47666 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBN2" 0 0 47838 -34285 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47838_n33199#" 0 0 47838 -33199 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43664_n34225#" 0 0 43664 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42260_n34225#" 0 0 42260 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43664_n33067#" 0 0 43664 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42260_n33067#" 0 0 42260 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43664_n32301#" 0 0 43664 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42260_n32301#" 0 0 42260 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36009_n40268#" 0 0 36009 -40268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43664_n31143#" 0 0 43664 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42260_n31143#" 0 0 42260 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41738_n33067#" 0 0 41738 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37781_n34225#" 0 0 37781 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36377_n34225#" 0 0 36377 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37781_n33067#" 0 0 37781 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36377_n33067#" 0 0 36377 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37781_n32301#" 0 0 37781 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36377_n32301#" 0 0 36377 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35855_n34225#" 0 0 35855 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37781_n31143#" 0 0 37781 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36377_n31143#" 0 0 36377 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35855_n31143#" 0 0 35855 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31975_n34225#" 0 0 31975 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30571_n34225#" 0 0 30571 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31975_n33067#" 0 0 31975 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30571_n33067#" 0 0 30571 -33067 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31975_n32301#" 0 0 31975 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30571_n32301#" 0 0 30571 -32301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29999_n40208#" 0 0 29999 -40208 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31975_n31143#" 0 0 31975 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.ITN1" 0 0 31131 -34225 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30571_n31143#" 0 0 30571 -31143 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29999_n39042#" 0 0 29999 -39042 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.IBN1" 0 0 30171 -34285 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30171_n33199#" 0 0 30171 -33199 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n22968#" 0 0 114299 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n22968#" 0 0 113731 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n22968#" 0 0 113163 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n22968#" 0 0 112325 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n22063#" 0 0 114299 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n22063#" 0 0 113731 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n22063#" 0 0 113163 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n22063#" 0 0 112325 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_115137_n22063#" 0 0 115137 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n21158#" 0 0 114299 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n21158#" 0 0 113731 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n21158#" 0 0 113163 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n21158#" 0 0 112325 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n20253#" 0 0 114299 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n20253#" 0 0 113731 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n20253#" 0 0 113163 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n20253#" 0 0 112325 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_111795_n21158#" 0 0 111795 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT12" 0 0 114607 -19348 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_111795_n22968#" 0 0 111795 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_115137_n19348#" 0 0 115137 -19348 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n19348#" 0 0 112325 -19348 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_115137_n20253#" 0 0 115137 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n17538#" 0 0 114299 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n17538#" 0 0 113731 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n17538#" 0 0 113163 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n17538#" 0 0 112325 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n16633#" 0 0 114299 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n16633#" 0 0 113731 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n16633#" 0 0 113163 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n16633#" 0 0 112325 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_111795_n17538#" 0 0 111795 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_115137_n16633#" 0 0 115137 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n15728#" 0 0 114299 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n15728#" 0 0 113731 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n15728#" 0 0 113163 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n15728#" 0 0 112325 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT11" 0 0 111795 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114607_n18443#" 0 0 114607 -18443 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n14823#" 0 0 114299 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n14823#" 0 0 113731 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n14823#" 0 0 113163 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n14823#" 0 0 112325 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_111795_n18443#" 0 0 111795 -18443 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n22968#" 0 0 108601 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n22968#" 0 0 108033 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n22968#" 0 0 107465 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n22968#" 0 0 106627 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n22063#" 0 0 108601 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n22063#" 0 0 108033 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n22063#" 0 0 107465 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n22063#" 0 0 106627 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109439_n22063#" 0 0 109439 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n21158#" 0 0 108601 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n21158#" 0 0 108033 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n21158#" 0 0 107465 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n21158#" 0 0 106627 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n20253#" 0 0 108601 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n20253#" 0 0 108033 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n20253#" 0 0 107465 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n20253#" 0 0 106627 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106097_n21158#" 0 0 106097 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT10" 0 0 108909 -19348 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106097_n22968#" 0 0 106097 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109439_n19348#" 0 0 109439 -19348 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n19348#" 0 0 106627 -19348 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109439_n20253#" 0 0 109439 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n17538#" 0 0 108601 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n17538#" 0 0 108033 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n17538#" 0 0 107465 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n17538#" 0 0 106627 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n16633#" 0 0 108601 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n16633#" 0 0 108033 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n16633#" 0 0 107465 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n16633#" 0 0 106627 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106097_n17538#" 0 0 106097 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109439_n16633#" 0 0 109439 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n15728#" 0 0 108601 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n15728#" 0 0 108033 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n15728#" 0 0 107465 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n15728#" 0 0 106627 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT9" 0 0 106097 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108909_n18443#" 0 0 108909 -18443 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n14823#" 0 0 108601 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n14823#" 0 0 108033 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n14823#" 0 0 107465 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n14823#" 0 0 106627 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106097_n18443#" 0 0 106097 -18443 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n22968#" 0 0 102903 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n22968#" 0 0 102335 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n22968#" 0 0 101767 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n22968#" 0 0 100929 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n22063#" 0 0 102903 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n22063#" 0 0 102335 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n22063#" 0 0 101767 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n22063#" 0 0 100929 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103741_n22063#" 0 0 103741 -22063 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n21158#" 0 0 102903 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n21158#" 0 0 102335 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n21158#" 0 0 101767 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n21158#" 0 0 100929 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n20253#" 0 0 102903 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n20253#" 0 0 102335 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n20253#" 0 0 101767 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n20253#" 0 0 100929 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100399_n21158#" 0 0 100399 -21158 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT8" 0 0 103211 -19348 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100399_n22968#" 0 0 100399 -22968 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103741_n19348#" 0 0 103741 -19348 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n19348#" 0 0 100929 -19348 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103741_n20253#" 0 0 103741 -20253 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n17538#" 0 0 102903 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n17538#" 0 0 102335 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n17538#" 0 0 101767 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n17538#" 0 0 100929 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n16633#" 0 0 102903 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n16633#" 0 0 102335 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n16633#" 0 0 101767 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n16633#" 0 0 100929 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100399_n17538#" 0 0 100399 -17538 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103741_n16633#" 0 0 103741 -16633 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n15728#" 0 0 102903 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n15728#" 0 0 102335 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n15728#" 0 0 101767 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n15728#" 0 0 100929 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT7" 0 0 100399 -15728 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103211_n18443#" 0 0 103211 -18443 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n14823#" 0 0 102903 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n14823#" 0 0 102335 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n14823#" 0 0 101767 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n14823#" 0 0 100929 -14823 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100399_n18443#" 0 0 100399 -18443 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n23087#" 0 0 96916 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n23087#" 0 0 96348 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n23087#" 0 0 95780 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n23087#" 0 0 94942 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n22182#" 0 0 96916 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n22182#" 0 0 96348 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n22182#" 0 0 95780 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n22182#" 0 0 94942 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97754_n22182#" 0 0 97754 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n21277#" 0 0 96916 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n21277#" 0 0 96348 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n21277#" 0 0 95780 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n21277#" 0 0 94942 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n20372#" 0 0 96916 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n20372#" 0 0 96348 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n20372#" 0 0 95780 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n20372#" 0 0 94942 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94412_n21277#" 0 0 94412 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT12" 0 0 97224 -19467 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94412_n23087#" 0 0 94412 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97754_n19467#" 0 0 97754 -19467 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n19467#" 0 0 94942 -19467 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97754_n20372#" 0 0 97754 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n17657#" 0 0 96916 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n17657#" 0 0 96348 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n17657#" 0 0 95780 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n17657#" 0 0 94942 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n16752#" 0 0 96916 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n16752#" 0 0 96348 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n16752#" 0 0 95780 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n16752#" 0 0 94942 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94412_n17657#" 0 0 94412 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97754_n16752#" 0 0 97754 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n15847#" 0 0 96916 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n15847#" 0 0 96348 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n15847#" 0 0 95780 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n15847#" 0 0 94942 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT11" 0 0 94412 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97224_n18562#" 0 0 97224 -18562 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n14942#" 0 0 96916 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n14942#" 0 0 96348 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n14942#" 0 0 95780 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n14942#" 0 0 94942 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94412_n18562#" 0 0 94412 -18562 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n23087#" 0 0 91218 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n23087#" 0 0 90650 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n23087#" 0 0 90082 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n23087#" 0 0 89244 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n22182#" 0 0 91218 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n22182#" 0 0 90650 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n22182#" 0 0 90082 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n22182#" 0 0 89244 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_92056_n22182#" 0 0 92056 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n21277#" 0 0 91218 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n21277#" 0 0 90650 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n21277#" 0 0 90082 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n21277#" 0 0 89244 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n20372#" 0 0 91218 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n20372#" 0 0 90650 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n20372#" 0 0 90082 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n20372#" 0 0 89244 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88714_n21277#" 0 0 88714 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT10" 0 0 91526 -19467 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88714_n23087#" 0 0 88714 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_92056_n19467#" 0 0 92056 -19467 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n19467#" 0 0 89244 -19467 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_92056_n20372#" 0 0 92056 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n17657#" 0 0 91218 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n17657#" 0 0 90650 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n17657#" 0 0 90082 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n17657#" 0 0 89244 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n16752#" 0 0 91218 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n16752#" 0 0 90650 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n16752#" 0 0 90082 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n16752#" 0 0 89244 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88714_n17657#" 0 0 88714 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_92056_n16752#" 0 0 92056 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n15847#" 0 0 91218 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n15847#" 0 0 90650 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n15847#" 0 0 90082 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n15847#" 0 0 89244 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT9" 0 0 88714 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91526_n18562#" 0 0 91526 -18562 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n14942#" 0 0 91218 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n14942#" 0 0 90650 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n14942#" 0 0 90082 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n14942#" 0 0 89244 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88714_n18562#" 0 0 88714 -18562 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n23087#" 0 0 85520 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n23087#" 0 0 84952 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n23087#" 0 0 84384 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n23087#" 0 0 83546 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n22182#" 0 0 85520 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n22182#" 0 0 84952 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n22182#" 0 0 84384 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n22182#" 0 0 83546 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_86358_n22182#" 0 0 86358 -22182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n21277#" 0 0 85520 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n21277#" 0 0 84952 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n21277#" 0 0 84384 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n21277#" 0 0 83546 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n20372#" 0 0 85520 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n20372#" 0 0 84952 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n20372#" 0 0 84384 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n20372#" 0 0 83546 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83016_n21277#" 0 0 83016 -21277 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT8" 0 0 85828 -19467 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83016_n23087#" 0 0 83016 -23087 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_86358_n19467#" 0 0 86358 -19467 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n19467#" 0 0 83546 -19467 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_86358_n20372#" 0 0 86358 -20372 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n17657#" 0 0 85520 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n17657#" 0 0 84952 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n17657#" 0 0 84384 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n17657#" 0 0 83546 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n16752#" 0 0 85520 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n16752#" 0 0 84952 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n16752#" 0 0 84384 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n16752#" 0 0 83546 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83016_n17657#" 0 0 83016 -17657 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_86358_n16752#" 0 0 86358 -16752 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n15847#" 0 0 85520 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n15847#" 0 0 84952 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n15847#" 0 0 84384 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n15847#" 0 0 83546 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT7" 0 0 83016 -15847 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85828_n18562#" 0 0 85828 -18562 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n14942#" 0 0 85520 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n14942#" 0 0 84952 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n14942#" 0 0 84384 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n14942#" 0 0 83546 -14942 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83016_n18562#" 0 0 83016 -18562 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_75637_n17669#" 0 0 75637 -17669 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_72655_n17669#" 0 0 72655 -17669 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_75637_n16769#" 0 0 75637 -16769 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_72655_n16769#" 0 0 72655 -16769 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_75637_n15993#" 0 0 75637 -15993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_72655_n15993#" 0 0 72655 -15993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_input_0.IP2" 0 0 71333 -16769 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_75637_n15093#" 0 0 75637 -15093 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_72655_n15093#" 0 0 72655 -15093 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_input_0.IP" 0 0 71333 -15093 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_input_0.ISBCS" 0 0 71333 -17669 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n11308#" 0 0 114299 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n11308#" 0 0 113731 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n11308#" 0 0 113163 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n11308#" 0 0 112325 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n10403#" 0 0 114299 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n10403#" 0 0 113731 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n10403#" 0 0 113163 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n10403#" 0 0 112325 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_115137_n10403#" 0 0 115137 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n9498#" 0 0 114299 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n9498#" 0 0 113731 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n9498#" 0 0 113163 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n9498#" 0 0 112325 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n8593#" 0 0 114299 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n8593#" 0 0 113731 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n8593#" 0 0 113163 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n8593#" 0 0 112325 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_111795_n9498#" 0 0 111795 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT6" 0 0 114607 -7688 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_111795_n11308#" 0 0 111795 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_115137_n7688#" 0 0 115137 -7688 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n7688#" 0 0 112325 -7688 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_115137_n8593#" 0 0 115137 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n5878#" 0 0 114299 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n5878#" 0 0 113731 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n5878#" 0 0 113163 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n5878#" 0 0 112325 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n4973#" 0 0 114299 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n4973#" 0 0 113731 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n4973#" 0 0 113163 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n4973#" 0 0 112325 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_111795_n5878#" 0 0 111795 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_115137_n4973#" 0 0 115137 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n4068#" 0 0 114299 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n4068#" 0 0 113731 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n4068#" 0 0 113163 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n4068#" 0 0 112325 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT5" 0 0 111795 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114607_n6783#" 0 0 114607 -6783 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114299_n3163#" 0 0 114299 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113731_n3163#" 0 0 113731 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_113163_n3163#" 0 0 113163 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112325_n3163#" 0 0 112325 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_111795_n6783#" 0 0 111795 -6783 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n11308#" 0 0 108601 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n11308#" 0 0 108033 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n11308#" 0 0 107465 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n11308#" 0 0 106627 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n10403#" 0 0 108601 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n10403#" 0 0 108033 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n10403#" 0 0 107465 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n10403#" 0 0 106627 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109439_n10403#" 0 0 109439 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n9498#" 0 0 108601 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n9498#" 0 0 108033 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n9498#" 0 0 107465 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n9498#" 0 0 106627 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n8593#" 0 0 108601 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n8593#" 0 0 108033 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n8593#" 0 0 107465 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n8593#" 0 0 106627 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106097_n9498#" 0 0 106097 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT4" 0 0 108909 -7688 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106097_n11308#" 0 0 106097 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109439_n7688#" 0 0 109439 -7688 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n7688#" 0 0 106627 -7688 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109439_n8593#" 0 0 109439 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n5878#" 0 0 108601 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n5878#" 0 0 108033 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n5878#" 0 0 107465 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n5878#" 0 0 106627 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n4973#" 0 0 108601 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n4973#" 0 0 108033 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n4973#" 0 0 107465 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n4973#" 0 0 106627 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106097_n5878#" 0 0 106097 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109439_n4973#" 0 0 109439 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n4068#" 0 0 108601 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n4068#" 0 0 108033 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n4068#" 0 0 107465 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n4068#" 0 0 106627 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT3" 0 0 106097 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108909_n6783#" 0 0 108909 -6783 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108601_n3163#" 0 0 108601 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108033_n3163#" 0 0 108033 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107465_n3163#" 0 0 107465 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106627_n3163#" 0 0 106627 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106097_n6783#" 0 0 106097 -6783 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n11308#" 0 0 102903 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n11308#" 0 0 102335 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n11308#" 0 0 101767 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n11308#" 0 0 100929 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n10403#" 0 0 102903 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n10403#" 0 0 102335 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n10403#" 0 0 101767 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n10403#" 0 0 100929 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103741_n10403#" 0 0 103741 -10403 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n9498#" 0 0 102903 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n9498#" 0 0 102335 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n9498#" 0 0 101767 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n9498#" 0 0 100929 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n8593#" 0 0 102903 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n8593#" 0 0 102335 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n8593#" 0 0 101767 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n8593#" 0 0 100929 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100399_n9498#" 0 0 100399 -9498 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT2" 0 0 103211 -7688 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100399_n11308#" 0 0 100399 -11308 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103741_n7688#" 0 0 103741 -7688 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n7688#" 0 0 100929 -7688 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103741_n8593#" 0 0 103741 -8593 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n5878#" 0 0 102903 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n5878#" 0 0 102335 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n5878#" 0 0 101767 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n5878#" 0 0 100929 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n4973#" 0 0 102903 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n4973#" 0 0 102335 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n4973#" 0 0 101767 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n4973#" 0 0 100929 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100399_n5878#" 0 0 100399 -5878 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103741_n4973#" 0 0 103741 -4973 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n4068#" 0 0 102903 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n4068#" 0 0 102335 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n4068#" 0 0 101767 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n4068#" 0 0 100929 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.OUT1" 0 0 100399 -4068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_103211_n6783#" 0 0 103211 -6783 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102903_n3163#" 0 0 102903 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102335_n3163#" 0 0 102335 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101767_n3163#" 0 0 101767 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100929_n3163#" 0 0 100929 -3163 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100399_n6783#" 0 0 100399 -6783 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.IN" 0 0 100529 -23104 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n11427#" 0 0 96916 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n11427#" 0 0 96348 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n11427#" 0 0 95780 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n11427#" 0 0 94942 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n10522#" 0 0 96916 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n10522#" 0 0 96348 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n10522#" 0 0 95780 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n10522#" 0 0 94942 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97754_n10522#" 0 0 97754 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n9617#" 0 0 96916 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n9617#" 0 0 96348 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n9617#" 0 0 95780 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n9617#" 0 0 94942 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n8712#" 0 0 96916 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n8712#" 0 0 96348 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n8712#" 0 0 95780 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n8712#" 0 0 94942 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94412_n9617#" 0 0 94412 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT6" 0 0 97224 -7807 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94412_n11427#" 0 0 94412 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97754_n7807#" 0 0 97754 -7807 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n7807#" 0 0 94942 -7807 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97754_n8712#" 0 0 97754 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n5997#" 0 0 96916 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n5997#" 0 0 96348 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n5997#" 0 0 95780 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n5997#" 0 0 94942 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n5092#" 0 0 96916 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n5092#" 0 0 96348 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n5092#" 0 0 95780 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n5092#" 0 0 94942 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94412_n5997#" 0 0 94412 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97754_n5092#" 0 0 97754 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n4187#" 0 0 96916 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n4187#" 0 0 96348 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n4187#" 0 0 95780 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n4187#" 0 0 94942 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT5" 0 0 94412 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_97224_n6902#" 0 0 97224 -6902 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96916_n3282#" 0 0 96916 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96348_n3282#" 0 0 96348 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95780_n3282#" 0 0 95780 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94942_n3282#" 0 0 94942 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94412_n6902#" 0 0 94412 -6902 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n11427#" 0 0 91218 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n11427#" 0 0 90650 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n11427#" 0 0 90082 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n11427#" 0 0 89244 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n10522#" 0 0 91218 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n10522#" 0 0 90650 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n10522#" 0 0 90082 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n10522#" 0 0 89244 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_92056_n10522#" 0 0 92056 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n9617#" 0 0 91218 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n9617#" 0 0 90650 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n9617#" 0 0 90082 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n9617#" 0 0 89244 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n8712#" 0 0 91218 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n8712#" 0 0 90650 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n8712#" 0 0 90082 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n8712#" 0 0 89244 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88714_n9617#" 0 0 88714 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT4" 0 0 91526 -7807 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88714_n11427#" 0 0 88714 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_92056_n7807#" 0 0 92056 -7807 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n7807#" 0 0 89244 -7807 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_92056_n8712#" 0 0 92056 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n5997#" 0 0 91218 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n5997#" 0 0 90650 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n5997#" 0 0 90082 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n5997#" 0 0 89244 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n5092#" 0 0 91218 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n5092#" 0 0 90650 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n5092#" 0 0 90082 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n5092#" 0 0 89244 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88714_n5997#" 0 0 88714 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_92056_n5092#" 0 0 92056 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n4187#" 0 0 91218 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n4187#" 0 0 90650 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n4187#" 0 0 90082 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n4187#" 0 0 89244 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT3" 0 0 88714 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91526_n6902#" 0 0 91526 -6902 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_91218_n3282#" 0 0 91218 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90650_n3282#" 0 0 90650 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90082_n3282#" 0 0 90082 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89244_n3282#" 0 0 89244 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88714_n6902#" 0 0 88714 -6902 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n11427#" 0 0 85520 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n11427#" 0 0 84952 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n11427#" 0 0 84384 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n11427#" 0 0 83546 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n10522#" 0 0 85520 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n10522#" 0 0 84952 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n10522#" 0 0 84384 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n10522#" 0 0 83546 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_86358_n10522#" 0 0 86358 -10522 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n9617#" 0 0 85520 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n9617#" 0 0 84952 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n9617#" 0 0 84384 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n9617#" 0 0 83546 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n8712#" 0 0 85520 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n8712#" 0 0 84952 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n8712#" 0 0 84384 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n8712#" 0 0 83546 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83016_n9617#" 0 0 83016 -9617 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT2" 0 0 85828 -7807 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83016_n11427#" 0 0 83016 -11427 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_86358_n7807#" 0 0 86358 -7807 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n7807#" 0 0 83546 -7807 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_86358_n8712#" 0 0 86358 -8712 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n5997#" 0 0 85520 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n5997#" 0 0 84952 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n5997#" 0 0 84384 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n5997#" 0 0 83546 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n5092#" 0 0 85520 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n5092#" 0 0 84952 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n5092#" 0 0 84384 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n5092#" 0 0 83546 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83016_n5997#" 0 0 83016 -5997 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_86358_n5092#" 0 0 86358 -5092 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n4187#" 0 0 85520 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n4187#" 0 0 84952 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n4187#" 0 0 84384 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n4187#" 0 0 83546 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.OUT1" 0 0 83016 -4187 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85828_n6902#" 0 0 85828 -6902 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_85520_n3282#" 0 0 85520 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84952_n3282#" 0 0 84952 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84384_n3282#" 0 0 84384 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83546_n3282#" 0 0 83546 -3282 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83016_n6902#" 0 0 83016 -6902 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.IN" 0 0 83146 -23223 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_75654_n11674#" 0 0 75654 -11674 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_72648_n11674#" 0 0 72648 -11674 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_75654_n10715#" 0 0 75654 -10715 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_72648_n10715#" 0 0 72648 -10715 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_input_0.IN" 0 0 71318 -11674 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_75654_n9756#" 0 0 75654 -9756 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_72648_n9756#" 0 0 72648 -9756 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_input_0.IN2" 0 0 71318 -9756 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71318_n10715#" 0 0 71318 -10715 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n21477#" 0 0 65360 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n21477#" 0 0 63926 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n21477#" 0 0 63052 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n21477#" 0 0 62492 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65920_n21477#" 0 0 65920 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n20580#" 0 0 65360 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64486_n21477#" 0 0 64486 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n20580#" 0 0 63926 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n20580#" 0 0 62492 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61970_n21477#" 0 0 61970 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n19683#" 0 0 65360 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64838_n20580#" 0 0 64838 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n19683#" 0 0 63926 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63404_n20580#" 0 0 63404 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n20580#" 0 0 63052 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n19683#" 0 0 62492 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65920_n19683#" 0 0 65920 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n18786#" 0 0 65360 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n18786#" 0 0 62492 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61970_n19683#" 0 0 61970 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64486_n19683#" 0 0 64486 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n17889#" 0 0 65360 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n17889#" 0 0 62492 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT12" 0 0 61970 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n16992#" 0 0 65360 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64838_n18786#" 0 0 64838 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n18786#" 0 0 63052 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n16992#" 0 0 62492 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65920_n16992#" 0 0 65920 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n16095#" 0 0 65360 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64486_n16095#" 0 0 64486 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n16095#" 0 0 63926 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n16095#" 0 0 62492 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61970_n16992#" 0 0 61970 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n15198#" 0 0 65360 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64838_n16095#" 0 0 64838 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n15198#" 0 0 63926 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63404_n16095#" 0 0 63404 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n16095#" 0 0 63052 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n15198#" 0 0 62492 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65920_n15198#" 0 0 65920 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n14301#" 0 0 65360 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64486_n15198#" 0 0 64486 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n14301#" 0 0 63926 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n17889#" 0 0 63052 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT11" 0 0 63052 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n14301#" 0 0 62492 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61970_n15198#" 0 0 61970 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n21477#" 0 0 59094 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n21477#" 0 0 57660 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n21477#" 0 0 56786 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n21477#" 0 0 56226 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59654_n21477#" 0 0 59654 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n20580#" 0 0 59094 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58220_n21477#" 0 0 58220 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n20580#" 0 0 57660 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n20580#" 0 0 56226 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55704_n21477#" 0 0 55704 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n19683#" 0 0 59094 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58572_n20580#" 0 0 58572 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n19683#" 0 0 57660 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57138_n20580#" 0 0 57138 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n20580#" 0 0 56786 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n19683#" 0 0 56226 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59654_n19683#" 0 0 59654 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n18786#" 0 0 59094 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n18786#" 0 0 56226 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55704_n19683#" 0 0 55704 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58220_n19683#" 0 0 58220 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n17889#" 0 0 59094 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n17889#" 0 0 56226 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT10" 0 0 55704 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n16992#" 0 0 59094 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58572_n18786#" 0 0 58572 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n18786#" 0 0 56786 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n16992#" 0 0 56226 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59654_n16992#" 0 0 59654 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n16095#" 0 0 59094 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58220_n16095#" 0 0 58220 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n16095#" 0 0 57660 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n16095#" 0 0 56226 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55704_n16992#" 0 0 55704 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n15198#" 0 0 59094 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58572_n16095#" 0 0 58572 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n15198#" 0 0 57660 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57138_n16095#" 0 0 57138 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n16095#" 0 0 56786 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n15198#" 0 0 56226 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59654_n15198#" 0 0 59654 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n14301#" 0 0 59094 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58220_n15198#" 0 0 58220 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n14301#" 0 0 57660 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n17889#" 0 0 56786 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT9" 0 0 56786 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n14301#" 0 0 56226 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55704_n15198#" 0 0 55704 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n21477#" 0 0 52828 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n21477#" 0 0 51394 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n21477#" 0 0 50520 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n21477#" 0 0 49960 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53388_n21477#" 0 0 53388 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n20580#" 0 0 52828 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51954_n21477#" 0 0 51954 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n20580#" 0 0 51394 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n20580#" 0 0 49960 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49438_n21477#" 0 0 49438 -21477 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n19683#" 0 0 52828 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52306_n20580#" 0 0 52306 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n19683#" 0 0 51394 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50872_n20580#" 0 0 50872 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n20580#" 0 0 50520 -20580 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n19683#" 0 0 49960 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53388_n19683#" 0 0 53388 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n18786#" 0 0 52828 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n18786#" 0 0 49960 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49438_n19683#" 0 0 49438 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51954_n19683#" 0 0 51954 -19683 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n17889#" 0 0 52828 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n17889#" 0 0 49960 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT8" 0 0 49438 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n16992#" 0 0 52828 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52306_n18786#" 0 0 52306 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n18786#" 0 0 50520 -18786 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n16992#" 0 0 49960 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53388_n16992#" 0 0 53388 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n16095#" 0 0 52828 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51954_n16095#" 0 0 51954 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n16095#" 0 0 51394 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n16095#" 0 0 49960 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49438_n16992#" 0 0 49438 -16992 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n15198#" 0 0 52828 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52306_n16095#" 0 0 52306 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n15198#" 0 0 51394 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50872_n16095#" 0 0 50872 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n16095#" 0 0 50520 -16095 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n15198#" 0 0 49960 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53388_n15198#" 0 0 53388 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n14301#" 0 0 52828 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51954_n15198#" 0 0 51954 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n14301#" 0 0 51394 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n17889#" 0 0 50520 -17889 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT7" 0 0 50520 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n14301#" 0 0 49960 -14301 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49438_n15198#" 0 0 49438 -15198 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n21349#" 0 0 45255 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n21349#" 0 0 43821 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n21349#" 0 0 42947 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n21349#" 0 0 42387 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45815_n21349#" 0 0 45815 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n20452#" 0 0 45255 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44381_n21349#" 0 0 44381 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n20452#" 0 0 43821 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n20452#" 0 0 42387 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41865_n21349#" 0 0 41865 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n19555#" 0 0 45255 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44733_n20452#" 0 0 44733 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n19555#" 0 0 43821 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43299_n20452#" 0 0 43299 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n20452#" 0 0 42947 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n19555#" 0 0 42387 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45815_n19555#" 0 0 45815 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n18658#" 0 0 45255 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n18658#" 0 0 42387 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41865_n19555#" 0 0 41865 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44381_n19555#" 0 0 44381 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n17761#" 0 0 45255 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n17761#" 0 0 42387 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT12" 0 0 41865 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n16864#" 0 0 45255 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44733_n18658#" 0 0 44733 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n18658#" 0 0 42947 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n16864#" 0 0 42387 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45815_n16864#" 0 0 45815 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n15967#" 0 0 45255 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44381_n15967#" 0 0 44381 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n15967#" 0 0 43821 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n15967#" 0 0 42387 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41865_n16864#" 0 0 41865 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n15070#" 0 0 45255 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44733_n15967#" 0 0 44733 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n15070#" 0 0 43821 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43299_n15967#" 0 0 43299 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n15967#" 0 0 42947 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n15070#" 0 0 42387 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45815_n15070#" 0 0 45815 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n14173#" 0 0 45255 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44381_n15070#" 0 0 44381 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n14173#" 0 0 43821 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n17761#" 0 0 42947 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT11" 0 0 42947 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n14173#" 0 0 42387 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41865_n15070#" 0 0 41865 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n21349#" 0 0 38989 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n21349#" 0 0 37555 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n21349#" 0 0 36681 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n21349#" 0 0 36121 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39549_n21349#" 0 0 39549 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n20452#" 0 0 38989 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38115_n21349#" 0 0 38115 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n20452#" 0 0 37555 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n20452#" 0 0 36121 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35599_n21349#" 0 0 35599 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n19555#" 0 0 38989 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38467_n20452#" 0 0 38467 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n19555#" 0 0 37555 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37033_n20452#" 0 0 37033 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n20452#" 0 0 36681 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n19555#" 0 0 36121 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39549_n19555#" 0 0 39549 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n18658#" 0 0 38989 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n18658#" 0 0 36121 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35599_n19555#" 0 0 35599 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38115_n19555#" 0 0 38115 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n17761#" 0 0 38989 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n17761#" 0 0 36121 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT10" 0 0 35599 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n16864#" 0 0 38989 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38467_n18658#" 0 0 38467 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n18658#" 0 0 36681 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n16864#" 0 0 36121 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39549_n16864#" 0 0 39549 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n15967#" 0 0 38989 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38115_n15967#" 0 0 38115 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n15967#" 0 0 37555 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n15967#" 0 0 36121 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35599_n16864#" 0 0 35599 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n15070#" 0 0 38989 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38467_n15967#" 0 0 38467 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n15070#" 0 0 37555 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37033_n15967#" 0 0 37033 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n15967#" 0 0 36681 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n15070#" 0 0 36121 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39549_n15070#" 0 0 39549 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n14173#" 0 0 38989 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38115_n15070#" 0 0 38115 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n14173#" 0 0 37555 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n17761#" 0 0 36681 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT9" 0 0 36681 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n14173#" 0 0 36121 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35599_n15070#" 0 0 35599 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n21349#" 0 0 32723 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n21349#" 0 0 31289 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n21349#" 0 0 30415 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n21349#" 0 0 29855 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_33283_n21349#" 0 0 33283 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n20452#" 0 0 32723 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31849_n21349#" 0 0 31849 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n20452#" 0 0 31289 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n20452#" 0 0 29855 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29333_n21349#" 0 0 29333 -21349 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n19555#" 0 0 32723 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32201_n20452#" 0 0 32201 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n19555#" 0 0 31289 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30767_n20452#" 0 0 30767 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n20452#" 0 0 30415 -20452 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n19555#" 0 0 29855 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_33283_n19555#" 0 0 33283 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n18658#" 0 0 32723 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n18658#" 0 0 29855 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29333_n19555#" 0 0 29333 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31849_n19555#" 0 0 31849 -19555 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n17761#" 0 0 32723 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n17761#" 0 0 29855 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT8" 0 0 29333 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n16864#" 0 0 32723 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32201_n18658#" 0 0 32201 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n18658#" 0 0 30415 -18658 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n16864#" 0 0 29855 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_33283_n16864#" 0 0 33283 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n15967#" 0 0 32723 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31849_n15967#" 0 0 31849 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n15967#" 0 0 31289 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n15967#" 0 0 29855 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29333_n16864#" 0 0 29333 -16864 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n15070#" 0 0 32723 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32201_n15967#" 0 0 32201 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n15070#" 0 0 31289 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30767_n15967#" 0 0 30767 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n15967#" 0 0 30415 -15967 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n15070#" 0 0 29855 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_33283_n15070#" 0 0 33283 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n14173#" 0 0 32723 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31849_n15070#" 0 0 31849 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n14173#" 0 0 31289 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n17761#" 0 0 30415 -17761 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT7" 0 0 30415 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n14173#" 0 0 29855 -14173 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29333_n15070#" 0 0 29333 -15070 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2230_n26552#" 0 0 -2230 -26552 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2230_n25929#" 0 0 -2230 -25929 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2752_n26552#" 0 0 -2752 -26552 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1670_n25929#" 0 0 -1670 -25929 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n2230_n25376#" 0 0 -2230 -25376 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2376_n22743#" 0 0 2376 -22743 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1808_n22743#" 0 0 1808 -22743 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2376_n22018#" 0 0 2376 -22018 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1808_n22018#" 0 0 1808 -22018 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1278_n22743#" 0 0 1278 -22743 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2944_n22018#" 0 0 2944 -22018 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2376_n21432#" 0 0 2376 -21432 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1808_n21432#" 0 0 1808 -21432 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2944_n20707#" 0 0 2944 -20707 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2376_n20707#" 0 0 2376 -20707 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1808_n20707#" 0 0 1808 -20707 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1278_n21432#" 0 0 1278 -21432 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7828_n20082#" 0 0 -7828 -20082 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7828_n21089#" 0 0 -7828 -21089 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n10812#" 0 0 65360 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n10812#" 0 0 63926 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n10812#" 0 0 63052 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n10812#" 0 0 62492 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65920_n10812#" 0 0 65920 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n9915#" 0 0 65360 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64486_n10812#" 0 0 64486 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n9915#" 0 0 63926 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n9915#" 0 0 62492 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61970_n10812#" 0 0 61970 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n9018#" 0 0 65360 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64838_n9915#" 0 0 64838 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n9018#" 0 0 63926 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63404_n9915#" 0 0 63404 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n9915#" 0 0 63052 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n9018#" 0 0 62492 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65920_n9018#" 0 0 65920 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n8121#" 0 0 65360 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n8121#" 0 0 62492 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61970_n9018#" 0 0 61970 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64486_n9018#" 0 0 64486 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n7224#" 0 0 65360 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n7224#" 0 0 62492 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT6" 0 0 61970 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n6327#" 0 0 65360 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64838_n8121#" 0 0 64838 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n8121#" 0 0 63052 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n6327#" 0 0 62492 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65920_n6327#" 0 0 65920 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n5430#" 0 0 65360 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64486_n5430#" 0 0 64486 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n5430#" 0 0 63926 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n5430#" 0 0 62492 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61970_n6327#" 0 0 61970 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n4533#" 0 0 65360 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64838_n5430#" 0 0 64838 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n4533#" 0 0 63926 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63404_n5430#" 0 0 63404 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n5430#" 0 0 63052 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n4533#" 0 0 62492 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65920_n4533#" 0 0 65920 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65360_n3636#" 0 0 65360 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_64486_n4533#" 0 0 64486 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63926_n3636#" 0 0 63926 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_63052_n7224#" 0 0 63052 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT5" 0 0 63052 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62492_n3636#" 0 0 62492 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61970_n4533#" 0 0 61970 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n10812#" 0 0 59094 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n10812#" 0 0 57660 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n10812#" 0 0 56786 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n10812#" 0 0 56226 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59654_n10812#" 0 0 59654 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n9915#" 0 0 59094 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58220_n10812#" 0 0 58220 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n9915#" 0 0 57660 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n9915#" 0 0 56226 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55704_n10812#" 0 0 55704 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n9018#" 0 0 59094 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58572_n9915#" 0 0 58572 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n9018#" 0 0 57660 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57138_n9915#" 0 0 57138 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n9915#" 0 0 56786 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n9018#" 0 0 56226 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59654_n9018#" 0 0 59654 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n8121#" 0 0 59094 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n8121#" 0 0 56226 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55704_n9018#" 0 0 55704 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58220_n9018#" 0 0 58220 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n7224#" 0 0 59094 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n7224#" 0 0 56226 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT4" 0 0 55704 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n6327#" 0 0 59094 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58572_n8121#" 0 0 58572 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n8121#" 0 0 56786 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n6327#" 0 0 56226 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59654_n6327#" 0 0 59654 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n5430#" 0 0 59094 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58220_n5430#" 0 0 58220 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n5430#" 0 0 57660 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n5430#" 0 0 56226 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55704_n6327#" 0 0 55704 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n4533#" 0 0 59094 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58572_n5430#" 0 0 58572 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n4533#" 0 0 57660 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57138_n5430#" 0 0 57138 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n5430#" 0 0 56786 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n4533#" 0 0 56226 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59654_n4533#" 0 0 59654 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59094_n3636#" 0 0 59094 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58220_n4533#" 0 0 58220 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57660_n3636#" 0 0 57660 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56786_n7224#" 0 0 56786 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT3" 0 0 56786 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56226_n3636#" 0 0 56226 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55704_n4533#" 0 0 55704 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n10812#" 0 0 52828 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n10812#" 0 0 51394 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n10812#" 0 0 50520 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n10812#" 0 0 49960 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53388_n10812#" 0 0 53388 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n9915#" 0 0 52828 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51954_n10812#" 0 0 51954 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n9915#" 0 0 51394 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n9915#" 0 0 49960 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49438_n10812#" 0 0 49438 -10812 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n9018#" 0 0 52828 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52306_n9915#" 0 0 52306 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n9018#" 0 0 51394 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50872_n9915#" 0 0 50872 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n9915#" 0 0 50520 -9915 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n9018#" 0 0 49960 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53388_n9018#" 0 0 53388 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n8121#" 0 0 52828 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n8121#" 0 0 49960 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49438_n9018#" 0 0 49438 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51954_n9018#" 0 0 51954 -9018 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n7224#" 0 0 52828 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n7224#" 0 0 49960 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT2" 0 0 49438 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n6327#" 0 0 52828 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52306_n8121#" 0 0 52306 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n8121#" 0 0 50520 -8121 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n6327#" 0 0 49960 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53388_n6327#" 0 0 53388 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n5430#" 0 0 52828 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51954_n5430#" 0 0 51954 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n5430#" 0 0 51394 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n5430#" 0 0 49960 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49438_n6327#" 0 0 49438 -6327 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n4533#" 0 0 52828 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52306_n5430#" 0 0 52306 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n4533#" 0 0 51394 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50872_n5430#" 0 0 50872 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n5430#" 0 0 50520 -5430 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n4533#" 0 0 49960 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53388_n4533#" 0 0 53388 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_52828_n3636#" 0 0 52828 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51954_n4533#" 0 0 51954 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51394_n3636#" 0 0 51394 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_50520_n7224#" 0 0 50520 -7224 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.OUT1" 0 0 50520 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49960_n3636#" 0 0 49960 -3636 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49438_n4533#" 0 0 49438 -4533 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_0.IN" 0 0 49560 -21609 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n10684#" 0 0 45255 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n10684#" 0 0 43821 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n10684#" 0 0 42947 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n10684#" 0 0 42387 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45815_n10684#" 0 0 45815 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n9787#" 0 0 45255 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44381_n10684#" 0 0 44381 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n9787#" 0 0 43821 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n9787#" 0 0 42387 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41865_n10684#" 0 0 41865 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n8890#" 0 0 45255 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44733_n9787#" 0 0 44733 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n8890#" 0 0 43821 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43299_n9787#" 0 0 43299 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n9787#" 0 0 42947 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n8890#" 0 0 42387 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45815_n8890#" 0 0 45815 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n7993#" 0 0 45255 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n7993#" 0 0 42387 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41865_n8890#" 0 0 41865 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44381_n8890#" 0 0 44381 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n7096#" 0 0 45255 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n7096#" 0 0 42387 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT6" 0 0 41865 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n6199#" 0 0 45255 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44733_n7993#" 0 0 44733 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n7993#" 0 0 42947 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n6199#" 0 0 42387 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45815_n6199#" 0 0 45815 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n5302#" 0 0 45255 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44381_n5302#" 0 0 44381 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n5302#" 0 0 43821 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n5302#" 0 0 42387 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41865_n6199#" 0 0 41865 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n4405#" 0 0 45255 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44733_n5302#" 0 0 44733 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n4405#" 0 0 43821 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43299_n5302#" 0 0 43299 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n5302#" 0 0 42947 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n4405#" 0 0 42387 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45815_n4405#" 0 0 45815 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45255_n3508#" 0 0 45255 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_44381_n4405#" 0 0 44381 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43821_n3508#" 0 0 43821 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42947_n7096#" 0 0 42947 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT5" 0 0 42947 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42387_n3508#" 0 0 42387 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41865_n4405#" 0 0 41865 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n10684#" 0 0 38989 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n10684#" 0 0 37555 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n10684#" 0 0 36681 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n10684#" 0 0 36121 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39549_n10684#" 0 0 39549 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n9787#" 0 0 38989 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38115_n10684#" 0 0 38115 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n9787#" 0 0 37555 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n9787#" 0 0 36121 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35599_n10684#" 0 0 35599 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n8890#" 0 0 38989 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38467_n9787#" 0 0 38467 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n8890#" 0 0 37555 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37033_n9787#" 0 0 37033 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n9787#" 0 0 36681 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n8890#" 0 0 36121 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39549_n8890#" 0 0 39549 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n7993#" 0 0 38989 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n7993#" 0 0 36121 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35599_n8890#" 0 0 35599 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38115_n8890#" 0 0 38115 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n7096#" 0 0 38989 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n7096#" 0 0 36121 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT4" 0 0 35599 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n6199#" 0 0 38989 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38467_n7993#" 0 0 38467 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n7993#" 0 0 36681 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n6199#" 0 0 36121 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39549_n6199#" 0 0 39549 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n5302#" 0 0 38989 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38115_n5302#" 0 0 38115 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n5302#" 0 0 37555 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n5302#" 0 0 36121 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35599_n6199#" 0 0 35599 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n4405#" 0 0 38989 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38467_n5302#" 0 0 38467 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n4405#" 0 0 37555 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37033_n5302#" 0 0 37033 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n5302#" 0 0 36681 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n4405#" 0 0 36121 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39549_n4405#" 0 0 39549 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38989_n3508#" 0 0 38989 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38115_n4405#" 0 0 38115 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37555_n3508#" 0 0 37555 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36681_n7096#" 0 0 36681 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT3" 0 0 36681 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36121_n3508#" 0 0 36121 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35599_n4405#" 0 0 35599 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n10684#" 0 0 32723 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n10684#" 0 0 31289 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n10684#" 0 0 30415 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n10684#" 0 0 29855 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_33283_n10684#" 0 0 33283 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n9787#" 0 0 32723 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31849_n10684#" 0 0 31849 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n9787#" 0 0 31289 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n9787#" 0 0 29855 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29333_n10684#" 0 0 29333 -10684 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n8890#" 0 0 32723 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32201_n9787#" 0 0 32201 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n8890#" 0 0 31289 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30767_n9787#" 0 0 30767 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n9787#" 0 0 30415 -9787 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n8890#" 0 0 29855 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_33283_n8890#" 0 0 33283 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n7993#" 0 0 32723 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n7993#" 0 0 29855 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29333_n8890#" 0 0 29333 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31849_n8890#" 0 0 31849 -8890 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n7096#" 0 0 32723 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n7096#" 0 0 29855 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT2" 0 0 29333 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n6199#" 0 0 32723 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32201_n7993#" 0 0 32201 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n7993#" 0 0 30415 -7993 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n6199#" 0 0 29855 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_33283_n6199#" 0 0 33283 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n5302#" 0 0 32723 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31849_n5302#" 0 0 31849 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n5302#" 0 0 31289 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n5302#" 0 0 29855 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29333_n6199#" 0 0 29333 -6199 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n4405#" 0 0 32723 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32201_n5302#" 0 0 32201 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n4405#" 0 0 31289 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30767_n5302#" 0 0 30767 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n5302#" 0 0 30415 -5302 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n4405#" 0 0 29855 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_33283_n4405#" 0 0 33283 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32723_n3508#" 0 0 32723 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31849_n4405#" 0 0 31849 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31289_n3508#" 0 0 31289 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30415_n7096#" 0 0 30415 -7096 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.OUT1" 0 0 30415 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29855_n3508#" 0 0 29855 -3508 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29333_n4405#" 0 0 29333 -4405 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_n_net_1.IN" 0 0 29455 -21481 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "FC_top_0.VOUT" 0 0 9305 -10574 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n7408_n26036#" 0 0 -7408 -26036 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n10081_n10574#" 0 0 -10081 -10574 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n10081_n11560#" 0 0 -10081 -11560 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "FC_top_0.VN" 0 0 -9951 -10710 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "FC_top_0.VP" 0 0 -9951 -11620 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114332_4328#" 0 0 114332 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112928_4328#" 0 0 112928 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114332_5486#" 0 0 114332 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112928_5486#" 0 0 112928 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114332_6252#" 0 0 114332 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112928_6252#" 0 0 112928 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114332_7410#" 0 0 114332 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112928_7410#" 0 0 112928 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108449_4328#" 0 0 108449 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107045_4328#" 0 0 107045 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108449_5486#" 0 0 108449 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107045_5486#" 0 0 107045 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108449_6252#" 0 0 108449 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107045_6252#" 0 0 107045 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108449_7410#" 0 0 108449 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107045_7410#" 0 0 107045 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102643_4328#" 0 0 102643 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101239_4328#" 0 0 101239 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102643_5486#" 0 0 102643 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101239_5486#" 0 0 101239 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102643_6252#" 0 0 102643 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101239_6252#" 0 0 101239 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102643_7410#" 0 0 102643 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITN5" 0 0 101799 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101239_7410#" 0 0 101239 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBN5" 0 0 100839 5354 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96665_4328#" 0 0 96665 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95261_4328#" 0 0 95261 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96665_5486#" 0 0 96665 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95261_5486#" 0 0 95261 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96665_6252#" 0 0 96665 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95261_6252#" 0 0 95261 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96665_7410#" 0 0 96665 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95261_7410#" 0 0 95261 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90782_4328#" 0 0 90782 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89378_4328#" 0 0 89378 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90782_5486#" 0 0 90782 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89378_5486#" 0 0 89378 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90782_6252#" 0 0 90782 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89378_6252#" 0 0 89378 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90782_7410#" 0 0 90782 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89378_7410#" 0 0 89378 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84976_4328#" 0 0 84976 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83572_4328#" 0 0 83572 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84976_5486#" 0 0 84976 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83572_5486#" 0 0 83572 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84976_6252#" 0 0 84976 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83572_6252#" 0 0 83572 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84976_7410#" 0 0 84976 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITN4" 0 0 84132 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83572_7410#" 0 0 83572 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBN4" 0 0 83172 5354 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_78998_4328#" 0 0 78998 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77594_4328#" 0 0 77594 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_78998_5486#" 0 0 78998 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77594_5486#" 0 0 77594 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_78998_6252#" 0 0 78998 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77594_6252#" 0 0 77594 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_78998_7410#" 0 0 78998 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77594_7410#" 0 0 77594 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73115_4328#" 0 0 73115 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71711_4328#" 0 0 71711 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73115_5486#" 0 0 73115 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71711_5486#" 0 0 71711 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73115_6252#" 0 0 73115 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71711_6252#" 0 0 71711 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73115_7410#" 0 0 73115 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71711_7410#" 0 0 71711 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67309_4328#" 0 0 67309 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65905_4328#" 0 0 65905 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67309_5486#" 0 0 67309 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65905_5486#" 0 0 65905 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67309_6252#" 0 0 67309 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65905_6252#" 0 0 65905 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67309_7410#" 0 0 67309 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITN3" 0 0 66465 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65905_7410#" 0 0 65905 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBN3" 0 0 65505 5354 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61331_4328#" 0 0 61331 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59927_4328#" 0 0 59927 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61331_5486#" 0 0 61331 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59927_5486#" 0 0 59927 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61331_6252#" 0 0 61331 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59927_6252#" 0 0 59927 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61331_7410#" 0 0 61331 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59927_7410#" 0 0 59927 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55448_4328#" 0 0 55448 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54044_4328#" 0 0 54044 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55448_5486#" 0 0 55448 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54044_5486#" 0 0 54044 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55448_6252#" 0 0 55448 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54044_6252#" 0 0 54044 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55448_7410#" 0 0 55448 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54044_7410#" 0 0 54044 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49642_4328#" 0 0 49642 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48238_4328#" 0 0 48238 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49642_5486#" 0 0 49642 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48238_5486#" 0 0 48238 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49642_6252#" 0 0 49642 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48238_6252#" 0 0 48238 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49642_7410#" 0 0 49642 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITN2" 0 0 48798 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48238_7410#" 0 0 48238 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBN2" 0 0 47838 5354 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43664_4328#" 0 0 43664 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42260_4328#" 0 0 42260 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43664_5486#" 0 0 43664 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42260_5486#" 0 0 42260 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43664_6252#" 0 0 43664 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42260_6252#" 0 0 42260 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43664_7410#" 0 0 43664 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42260_7410#" 0 0 42260 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37781_4328#" 0 0 37781 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36377_4328#" 0 0 36377 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37781_5486#" 0 0 37781 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36377_5486#" 0 0 36377 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37781_6252#" 0 0 37781 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36377_6252#" 0 0 36377 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37781_7410#" 0 0 37781 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36377_7410#" 0 0 36377 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31975_4328#" 0 0 31975 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30571_4328#" 0 0 30571 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31975_5486#" 0 0 31975 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30571_5486#" 0 0 30571 5486 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31975_6252#" 0 0 31975 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30571_6252#" 0 0 30571 6252 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31975_7410#" 0 0 31975 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITN1" 0 0 31131 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30571_7410#" 0 0 30571 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBN1" 0 0 30171 5354 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114363_10295#" 0 0 114363 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112957_10295#" 0 0 112957 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114363_11461#" 0 0 114363 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112957_11461#" 0 0 112957 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114363_12227#" 0 0 114363 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112957_12227#" 0 0 112957 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112406_4328#" 0 0 112406 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_114363_13393#" 0 0 114363 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITP5" 0 0 113525 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_112957_13393#" 0 0 112957 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100839_4268#" 0 0 100839 4268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108483_10295#" 0 0 108483 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107077_10295#" 0 0 107077 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108483_11461#" 0 0 108483 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107077_11461#" 0 0 107077 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108483_12227#" 0 0 108483 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107077_12227#" 0 0 107077 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBP5" 0 0 106547 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108483_13393#" 0 0 108483 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106523_4328#" 0 0 106523 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106523_7410#" 0 0 106523 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_107077_13393#" 0 0 107077 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.VB" 0 0 106547 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_106677_10235#" 0 0 106677 10235 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102603_10295#" 0 0 102603 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101197_10295#" 0 0 101197 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102603_11461#" 0 0 102603 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101197_11461#" 0 0 101197 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102603_12227#" 0 0 102603 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101197_12227#" 0 0 101197 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_102603_13393#" 0 0 102603 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101197_13393#" 0 0 101197 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100667_11461#" 0 0 100667 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100667_10295#" 0 0 100667 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96696_10295#" 0 0 96696 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95290_10295#" 0 0 95290 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96696_11461#" 0 0 96696 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95290_11461#" 0 0 95290 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96696_12227#" 0 0 96696 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95290_12227#" 0 0 95290 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_94739_4328#" 0 0 94739 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_96696_13393#" 0 0 96696 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITP4" 0 0 95858 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_95290_13393#" 0 0 95290 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83172_4268#" 0 0 83172 4268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90816_10295#" 0 0 90816 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89410_10295#" 0 0 89410 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90816_11461#" 0 0 90816 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89410_11461#" 0 0 89410 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90816_12227#" 0 0 90816 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89410_12227#" 0 0 89410 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBP4" 0 0 88880 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_90816_13393#" 0 0 90816 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88856_4328#" 0 0 88856 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88856_7410#" 0 0 88856 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89410_13393#" 0 0 89410 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_88880_13393#" 0 0 88880 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_89010_10235#" 0 0 89010 10235 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84936_10295#" 0 0 84936 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83530_10295#" 0 0 83530 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84936_11461#" 0 0 84936 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83530_11461#" 0 0 83530 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84936_12227#" 0 0 84936 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83530_12227#" 0 0 83530 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_84936_13393#" 0 0 84936 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83530_13393#" 0 0 83530 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83000_11461#" 0 0 83000 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_83000_10295#" 0 0 83000 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_79029_10295#" 0 0 79029 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77623_10295#" 0 0 77623 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_79029_11461#" 0 0 79029 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77623_11461#" 0 0 77623 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_79029_12227#" 0 0 79029 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77623_12227#" 0 0 77623 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77072_4328#" 0 0 77072 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_79029_13393#" 0 0 79029 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITP3" 0 0 78191 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_77623_13393#" 0 0 77623 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65505_4268#" 0 0 65505 4268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73149_10295#" 0 0 73149 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71743_10295#" 0 0 71743 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73149_11461#" 0 0 73149 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71743_11461#" 0 0 71743 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73149_12227#" 0 0 73149 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71743_12227#" 0 0 71743 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBP3" 0 0 71213 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_73149_13393#" 0 0 73149 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71189_4328#" 0 0 71189 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71189_7410#" 0 0 71189 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71743_13393#" 0 0 71743 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71213_13393#" 0 0 71213 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_71343_10235#" 0 0 71343 10235 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67269_10295#" 0 0 67269 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65863_10295#" 0 0 65863 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67269_11461#" 0 0 67269 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65863_11461#" 0 0 65863 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67269_12227#" 0 0 67269 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65863_12227#" 0 0 65863 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_67269_13393#" 0 0 67269 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65863_13393#" 0 0 65863 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65333_11461#" 0 0 65333 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_65333_10295#" 0 0 65333 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61362_10295#" 0 0 61362 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59956_10295#" 0 0 59956 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61362_11461#" 0 0 61362 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59956_11461#" 0 0 59956 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61362_12227#" 0 0 61362 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59956_12227#" 0 0 59956 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59405_4328#" 0 0 59405 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_61362_13393#" 0 0 61362 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITP2" 0 0 60524 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_59956_13393#" 0 0 59956 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47838_4268#" 0 0 47838 4268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55482_10295#" 0 0 55482 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54076_10295#" 0 0 54076 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55482_11461#" 0 0 55482 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54076_11461#" 0 0 54076 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55482_12227#" 0 0 55482 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54076_12227#" 0 0 54076 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBP2" 0 0 53546 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55482_13393#" 0 0 55482 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53522_4328#" 0 0 53522 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53522_7410#" 0 0 53522 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_54076_13393#" 0 0 54076 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53546_13393#" 0 0 53546 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_53676_10235#" 0 0 53676 10235 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49602_10295#" 0 0 49602 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48196_10295#" 0 0 48196 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49602_11461#" 0 0 49602 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48196_11461#" 0 0 48196 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49602_12227#" 0 0 49602 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48196_12227#" 0 0 48196 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49602_13393#" 0 0 49602 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48196_13393#" 0 0 48196 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47666_11461#" 0 0 47666 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_47666_10295#" 0 0 47666 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43695_10295#" 0 0 43695 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42289_10295#" 0 0 42289 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43695_11461#" 0 0 43695 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42289_11461#" 0 0 42289 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43695_12227#" 0 0 43695 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42289_12227#" 0 0 42289 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_41738_4328#" 0 0 41738 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43695_13393#" 0 0 43695 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.ITP1" 0 0 42857 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42289_13393#" 0 0 42289 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30171_4268#" 0 0 30171 4268 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37815_10295#" 0 0 37815 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36409_10295#" 0 0 36409 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37815_11461#" 0 0 37815 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36409_11461#" 0 0 36409 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37815_12227#" 0 0 37815 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36409_12227#" 0 0 36409 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.IBP1" 0 0 35879 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.VA" 0 0 35879 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_37815_13393#" 0 0 37815 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35855_4328#" 0 0 35855 4328 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35855_7410#" 0 0 35855 7410 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36409_13393#" 0 0 36409 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_35879_13393#" 0 0 35879 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36009_10235#" 0 0 36009 10235 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31935_10295#" 0 0 31935 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30529_10295#" 0 0 30529 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31935_11461#" 0 0 31935 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30529_11461#" 0 0 30529 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31935_12227#" 0 0 31935 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30529_12227#" 0 0 30529 12227 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31935_13393#" 0 0 31935 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30529_13393#" 0 0 30529 13393 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29999_11461#" 0 0 29999 11461 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29999_10295#" 0 0 29999 10295 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9305_4054#" 0 0 9305 4054 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9305_3068#" 0 0 9305 3068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9305_n11560#" 0 0 9305 -11560 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n10081_3068#" 0 0 -10081 3068 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "FC_top_0.IREF" 0 0 -9951 3008 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_0.VDD" 0 0 28384 -41327 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_1.VDD" 0 0 99270 -24402 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_p_net_0.VDD" 0 0 81887 -24521 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CM_input_0.VDD" 0 0 69331 -13141 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "PRbiased_net_x5_1.VDD" 0 0 28384 9049 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "FC_top_0.AVDD" 0 0 -11213 -23634 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "CM_n_net_1.VSS" 0 0 -8471 -28208 ppd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "CM_n_net_1.VSS" "FC_top_0.AVSS"
equiv "CM_n_net_1.VSS" "PRbiased_net_x5_1.VSS"
equiv "CM_n_net_1.VSS" "CM_n_net_0.VSS"
equiv "CM_n_net_1.VSS" "CM_input_0.VSS"
equiv "CM_n_net_1.VSS" "PRbiased_net_x5_0.VSS"
device msubckt pfet_03v3 115937 -41104 115938 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 115369 -41104 115370 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 -41104 114532 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 113963 -41104 113964 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 113125 -41104 113126 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 112557 -41104 112558 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 111719 -41104 111720 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 111151 -41104 111152 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 -40208 115938 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 115369 -40208 115370 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 -40208 114532 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100839_n33199#" 800 0 "a_114363_n40208#" 400 33600,568 "a_112406_n33067#" 400 52000,1060
device msubckt pfet_03v3 113963 -40208 113964 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100839_n33199#" 800 0 "PRbiased_net_x5_0.ITP5" 400 52000,1060 "a_114363_n40208#" 400 33600,568
device msubckt pfet_03v3 113125 -40208 113126 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP5" 800 0 "a_112957_n40208#" 400 33600,568 "PRbiased_net_x5_0.ITP5" 400 52000,1060
device msubckt pfet_03v3 112557 -40208 112558 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP5" 800 0 "a_106677_n40268#" 400 52000,1060 "a_112957_n40208#" 400 33600,568
device msubckt pfet_03v3 111719 -40208 111720 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 111151 -40208 111152 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 -39042 115938 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 115369 -39042 115370 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 -39042 114532 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP5" 800 0 "a_114363_n39042#" 400 33600,568 "a_106677_n40268#" 400 52000,1060
device msubckt pfet_03v3 113963 -39042 113964 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP5" 800 0 "PRbiased_net_x5_0.ITP5" 400 52000,1060 "a_114363_n39042#" 400 33600,568
device msubckt pfet_03v3 113125 -39042 113126 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100839_n33199#" 800 0 "a_112957_n39042#" 400 33600,568 "PRbiased_net_x5_0.ITP5" 400 52000,1060
device msubckt pfet_03v3 112557 -39042 112558 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100839_n33199#" 800 0 "a_112406_n33067#" 400 52000,1060 "a_112957_n39042#" 400 33600,568
device msubckt pfet_03v3 111719 -39042 111720 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 111151 -39042 111152 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 -38276 115938 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 115369 -38276 115370 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 -38276 114532 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100839_n33199#" 800 0 "a_114363_n38276#" 400 33600,568 "a_112406_n33067#" 400 52000,1060
device msubckt pfet_03v3 113963 -38276 113964 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100839_n33199#" 800 0 "PRbiased_net_x5_0.ITP5" 400 52000,1060 "a_114363_n38276#" 400 33600,568
device msubckt pfet_03v3 113125 -38276 113126 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP5" 800 0 "a_112957_n38276#" 400 33600,568 "PRbiased_net_x5_0.ITP5" 400 52000,1060
device msubckt pfet_03v3 112557 -38276 112558 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP5" 800 0 "a_106677_n40268#" 400 52000,1060 "a_112957_n38276#" 400 33600,568
device msubckt pfet_03v3 111719 -38276 111720 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 111151 -38276 111152 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 -37110 115938 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 115369 -37110 115370 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 -37110 114532 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP5" 800 0 "a_114363_n37110#" 400 33600,568 "a_106677_n40268#" 400 52000,1060
device msubckt pfet_03v3 113963 -37110 113964 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP5" 800 0 "PRbiased_net_x5_0.ITP5" 400 52000,1060 "a_114363_n37110#" 400 33600,568
device msubckt pfet_03v3 113125 -37110 113126 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100839_n33199#" 800 0 "a_112957_n37110#" 400 33600,568 "PRbiased_net_x5_0.ITP5" 400 52000,1060
device msubckt pfet_03v3 112557 -37110 112558 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100839_n33199#" 800 0 "a_112406_n33067#" 400 52000,1060 "a_112957_n37110#" 400 33600,568
device msubckt pfet_03v3 111719 -37110 111720 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 111151 -37110 111152 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 -36214 115938 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 115369 -36214 115370 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 -36214 114532 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 113963 -36214 113964 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 113125 -36214 113126 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 112557 -36214 112558 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 111719 -36214 111720 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 111151 -36214 111152 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 -41104 110058 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 109489 -41104 109490 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 -41104 108652 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 108083 -41104 108084 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 107245 -41104 107246 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 106677 -41104 106678 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 105839 -41104 105840 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 105271 -41104 105272 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 -40208 110058 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 109489 -40208 109490 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 -40208 108652 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_108483_n40208#" 400 33600,568 "a_88880_n40208#" 400 52000,1060
device msubckt pfet_03v3 108083 -40208 108084 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_106523_n31143#" 400 52000,1060 "a_108483_n40208#" 400 33600,568
device msubckt pfet_03v3 107245 -40208 107246 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_107077_n40208#" 400 33600,568 "a_106523_n34225#" 400 52000,1060
device msubckt pfet_03v3 106677 -40208 106678 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "PRbiased_net_x5_0.VB" 400 52000,1060 "a_107077_n40208#" 400 33600,568
device msubckt pfet_03v3 105839 -40208 105840 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 105271 -40208 105272 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 -39042 110058 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 109489 -39042 109490 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 -39042 108652 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_108483_n39042#" 400 33600,568 "PRbiased_net_x5_0.IBP5" 400 52000,1060
device msubckt pfet_03v3 108083 -39042 108084 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_108483_n39042#" 400 33600,568
device msubckt pfet_03v3 107245 -39042 107246 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_107077_n39042#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 106677 -39042 106678 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "PRbiased_net_x5_0.IBP5" 400 52000,1060 "a_107077_n39042#" 400 33600,568
device msubckt pfet_03v3 105839 -39042 105840 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 105271 -39042 105272 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 -38276 110058 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 109489 -38276 109490 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 -38276 108652 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_108483_n38276#" 400 33600,568 "PRbiased_net_x5_0.IBP5" 400 52000,1060
device msubckt pfet_03v3 108083 -38276 108084 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_108483_n38276#" 400 33600,568
device msubckt pfet_03v3 107245 -38276 107246 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_107077_n38276#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 106677 -38276 106678 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "PRbiased_net_x5_0.IBP5" 400 52000,1060 "a_107077_n38276#" 400 33600,568
device msubckt pfet_03v3 105839 -38276 105840 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 105271 -38276 105272 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 -37110 110058 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 109489 -37110 109490 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 -37110 108652 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_108483_n37110#" 400 33600,568 "PRbiased_net_x5_0.VB" 400 52000,1060
device msubckt pfet_03v3 108083 -37110 108084 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_106523_n34225#" 400 52000,1060 "a_108483_n37110#" 400 33600,568
device msubckt pfet_03v3 107245 -37110 107246 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_107077_n37110#" 400 33600,568 "a_106523_n31143#" 400 52000,1060
device msubckt pfet_03v3 106677 -37110 106678 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_106677_n40268#" 800 0 "a_88880_n40208#" 400 52000,1060 "a_107077_n37110#" 400 33600,568
device msubckt pfet_03v3 105839 -37110 105840 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 105271 -37110 105272 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 -36214 110058 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 109489 -36214 109490 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 -36214 108652 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 108083 -36214 108084 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 107245 -36214 107246 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 106677 -36214 106678 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 105839 -36214 105840 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 105271 -36214 105272 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 -41104 104178 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 103609 -41104 103610 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 -41104 102772 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 102203 -41104 102204 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 101365 -41104 101366 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 100797 -41104 100798 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 99959 -41104 99960 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 99391 -41104 99392 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 -40208 104178 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 103609 -40208 103610 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 -40208 102772 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_102603_n40208#" 400 33600,568 "a_100667_n39042#" 400 52000,1060
device msubckt pfet_03v3 102203 -40208 102204 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_102603_n40208#" 400 33600,568
device msubckt pfet_03v3 101365 -40208 101366 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_101197_n40208#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 100797 -40208 100798 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_100667_n40208#" 400 52000,1060 "a_101197_n40208#" 400 33600,568
device msubckt pfet_03v3 99959 -40208 99960 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 99391 -40208 99392 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 -39042 104178 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 103609 -39042 103610 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 -39042 102772 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_102603_n39042#" 400 33600,568 "a_100667_n40208#" 400 52000,1060
device msubckt pfet_03v3 102203 -39042 102204 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_102603_n39042#" 400 33600,568
device msubckt pfet_03v3 101365 -39042 101366 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_101197_n39042#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 100797 -39042 100798 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_100667_n39042#" 400 52000,1060 "a_101197_n39042#" 400 33600,568
device msubckt pfet_03v3 99959 -39042 99960 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 99391 -39042 99392 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 -38276 104178 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 103609 -38276 103610 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 -38276 102772 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_102603_n38276#" 400 33600,568 "a_100667_n39042#" 400 52000,1060
device msubckt pfet_03v3 102203 -38276 102204 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_102603_n38276#" 400 33600,568
device msubckt pfet_03v3 101365 -38276 101366 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_101197_n38276#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 100797 -38276 100798 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_100667_n40208#" 400 52000,1060 "a_101197_n38276#" 400 33600,568
device msubckt pfet_03v3 99959 -38276 99960 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 99391 -38276 99392 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 -37110 104178 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 103609 -37110 103610 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 -37110 102772 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_102603_n37110#" 400 33600,568 "a_100667_n40208#" 400 52000,1060
device msubckt pfet_03v3 102203 -37110 102204 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_102603_n37110#" 400 33600,568
device msubckt pfet_03v3 101365 -37110 101366 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_101197_n37110#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 100797 -37110 100798 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_100667_n39042#" 800 0 "a_100667_n39042#" 400 52000,1060 "a_101197_n37110#" 400 33600,568
device msubckt pfet_03v3 99959 -37110 99960 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 99391 -37110 99392 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 -36214 104178 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 103609 -36214 103610 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 -36214 102772 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 102203 -36214 102204 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 101365 -36214 101366 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 100797 -36214 100798 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 99959 -36214 99960 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 99391 -36214 99392 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 -41104 98271 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 97702 -41104 97703 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 -41104 96865 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 96296 -41104 96297 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 95458 -41104 95459 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 94890 -41104 94891 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 94052 -41104 94053 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 93484 -41104 93485 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 -40208 98271 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 97702 -40208 97703 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 -40208 96865 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83172_n33199#" 800 0 "a_96696_n40208#" 400 33600,568 "a_94739_n33067#" 400 52000,1060
device msubckt pfet_03v3 96296 -40208 96297 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83172_n33199#" 800 0 "PRbiased_net_x5_0.ITP4" 400 52000,1060 "a_96696_n40208#" 400 33600,568
device msubckt pfet_03v3 95458 -40208 95459 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP4" 800 0 "a_95290_n40208#" 400 33600,568 "PRbiased_net_x5_0.ITP4" 400 52000,1060
device msubckt pfet_03v3 94890 -40208 94891 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP4" 800 0 "a_89010_n40268#" 400 52000,1060 "a_95290_n40208#" 400 33600,568
device msubckt pfet_03v3 94052 -40208 94053 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 93484 -40208 93485 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 -39042 98271 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 97702 -39042 97703 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 -39042 96865 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP4" 800 0 "a_96696_n39042#" 400 33600,568 "a_89010_n40268#" 400 52000,1060
device msubckt pfet_03v3 96296 -39042 96297 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP4" 800 0 "PRbiased_net_x5_0.ITP4" 400 52000,1060 "a_96696_n39042#" 400 33600,568
device msubckt pfet_03v3 95458 -39042 95459 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83172_n33199#" 800 0 "a_95290_n39042#" 400 33600,568 "PRbiased_net_x5_0.ITP4" 400 52000,1060
device msubckt pfet_03v3 94890 -39042 94891 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83172_n33199#" 800 0 "a_94739_n33067#" 400 52000,1060 "a_95290_n39042#" 400 33600,568
device msubckt pfet_03v3 94052 -39042 94053 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 93484 -39042 93485 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 -38276 98271 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 97702 -38276 97703 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 -38276 96865 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83172_n33199#" 800 0 "a_96696_n38276#" 400 33600,568 "a_94739_n33067#" 400 52000,1060
device msubckt pfet_03v3 96296 -38276 96297 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83172_n33199#" 800 0 "PRbiased_net_x5_0.ITP4" 400 52000,1060 "a_96696_n38276#" 400 33600,568
device msubckt pfet_03v3 95458 -38276 95459 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP4" 800 0 "a_95290_n38276#" 400 33600,568 "PRbiased_net_x5_0.ITP4" 400 52000,1060
device msubckt pfet_03v3 94890 -38276 94891 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP4" 800 0 "a_89010_n40268#" 400 52000,1060 "a_95290_n38276#" 400 33600,568
device msubckt pfet_03v3 94052 -38276 94053 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 93484 -38276 93485 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 -37110 98271 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 97702 -37110 97703 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 -37110 96865 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP4" 800 0 "a_96696_n37110#" 400 33600,568 "a_89010_n40268#" 400 52000,1060
device msubckt pfet_03v3 96296 -37110 96297 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP4" 800 0 "PRbiased_net_x5_0.ITP4" 400 52000,1060 "a_96696_n37110#" 400 33600,568
device msubckt pfet_03v3 95458 -37110 95459 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83172_n33199#" 800 0 "a_95290_n37110#" 400 33600,568 "PRbiased_net_x5_0.ITP4" 400 52000,1060
device msubckt pfet_03v3 94890 -37110 94891 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83172_n33199#" 800 0 "a_94739_n33067#" 400 52000,1060 "a_95290_n37110#" 400 33600,568
device msubckt pfet_03v3 94052 -37110 94053 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 93484 -37110 93485 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 -36214 98271 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 97702 -36214 97703 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 -36214 96865 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 96296 -36214 96297 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 95458 -36214 95459 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 94890 -36214 94891 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 94052 -36214 94053 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 93484 -36214 93485 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 -41104 92391 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 91822 -41104 91823 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 -41104 90985 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 90416 -41104 90417 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 89578 -41104 89579 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 89010 -41104 89011 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 88172 -41104 88173 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 87604 -41104 87605 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 -40208 92391 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 91822 -40208 91823 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 -40208 90985 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_90816_n40208#" 400 33600,568 "a_71213_n40208#" 400 52000,1060
device msubckt pfet_03v3 90416 -40208 90417 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_88856_n31143#" 400 52000,1060 "a_90816_n40208#" 400 33600,568
device msubckt pfet_03v3 89578 -40208 89579 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_89410_n40208#" 400 33600,568 "a_88856_n34225#" 400 52000,1060
device msubckt pfet_03v3 89010 -40208 89011 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_88880_n40208#" 400 52000,1060 "a_89410_n40208#" 400 33600,568
device msubckt pfet_03v3 88172 -40208 88173 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 87604 -40208 87605 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 -39042 92391 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 91822 -39042 91823 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 -39042 90985 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_90816_n39042#" 400 33600,568 "PRbiased_net_x5_0.IBP4" 400 52000,1060
device msubckt pfet_03v3 90416 -39042 90417 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_90816_n39042#" 400 33600,568
device msubckt pfet_03v3 89578 -39042 89579 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_89410_n39042#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 89010 -39042 89011 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "PRbiased_net_x5_0.IBP4" 400 52000,1060 "a_89410_n39042#" 400 33600,568
device msubckt pfet_03v3 88172 -39042 88173 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 87604 -39042 87605 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 -38276 92391 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 91822 -38276 91823 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 -38276 90985 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_90816_n38276#" 400 33600,568 "PRbiased_net_x5_0.IBP4" 400 52000,1060
device msubckt pfet_03v3 90416 -38276 90417 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_90816_n38276#" 400 33600,568
device msubckt pfet_03v3 89578 -38276 89579 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_89410_n38276#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 89010 -38276 89011 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "PRbiased_net_x5_0.IBP4" 400 52000,1060 "a_89410_n38276#" 400 33600,568
device msubckt pfet_03v3 88172 -38276 88173 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 87604 -38276 87605 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 -37110 92391 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 91822 -37110 91823 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 -37110 90985 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_90816_n37110#" 400 33600,568 "a_88880_n40208#" 400 52000,1060
device msubckt pfet_03v3 90416 -37110 90417 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_88856_n34225#" 400 52000,1060 "a_90816_n37110#" 400 33600,568
device msubckt pfet_03v3 89578 -37110 89579 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_89410_n37110#" 400 33600,568 "a_88856_n31143#" 400 52000,1060
device msubckt pfet_03v3 89010 -37110 89011 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_89010_n40268#" 800 0 "a_71213_n40208#" 400 52000,1060 "a_89410_n37110#" 400 33600,568
device msubckt pfet_03v3 88172 -37110 88173 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 87604 -37110 87605 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 -36214 92391 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 91822 -36214 91823 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 -36214 90985 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 90416 -36214 90417 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 89578 -36214 89579 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 89010 -36214 89011 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 88172 -36214 88173 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 87604 -36214 87605 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 -41104 86511 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 85942 -41104 85943 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 -41104 85105 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 84536 -41104 84537 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 83698 -41104 83699 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 83130 -41104 83131 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 82292 -41104 82293 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 81724 -41104 81725 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 -40208 86511 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 85942 -40208 85943 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 -40208 85105 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_84936_n40208#" 400 33600,568 "a_83000_n39042#" 400 52000,1060
device msubckt pfet_03v3 84536 -40208 84537 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_84936_n40208#" 400 33600,568
device msubckt pfet_03v3 83698 -40208 83699 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_83530_n40208#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 83130 -40208 83131 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_83000_n40208#" 400 52000,1060 "a_83530_n40208#" 400 33600,568
device msubckt pfet_03v3 82292 -40208 82293 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 81724 -40208 81725 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 -39042 86511 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 85942 -39042 85943 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 -39042 85105 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_84936_n39042#" 400 33600,568 "a_83000_n40208#" 400 52000,1060
device msubckt pfet_03v3 84536 -39042 84537 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_84936_n39042#" 400 33600,568
device msubckt pfet_03v3 83698 -39042 83699 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_83530_n39042#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 83130 -39042 83131 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_83000_n39042#" 400 52000,1060 "a_83530_n39042#" 400 33600,568
device msubckt pfet_03v3 82292 -39042 82293 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 81724 -39042 81725 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 -38276 86511 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 85942 -38276 85943 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 -38276 85105 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_84936_n38276#" 400 33600,568 "a_83000_n39042#" 400 52000,1060
device msubckt pfet_03v3 84536 -38276 84537 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_84936_n38276#" 400 33600,568
device msubckt pfet_03v3 83698 -38276 83699 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_83530_n38276#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 83130 -38276 83131 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_83000_n40208#" 400 52000,1060 "a_83530_n38276#" 400 33600,568
device msubckt pfet_03v3 82292 -38276 82293 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 81724 -38276 81725 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 -37110 86511 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 85942 -37110 85943 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 -37110 85105 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_84936_n37110#" 400 33600,568 "a_83000_n40208#" 400 52000,1060
device msubckt pfet_03v3 84536 -37110 84537 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_84936_n37110#" 400 33600,568
device msubckt pfet_03v3 83698 -37110 83699 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_83530_n37110#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 83130 -37110 83131 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_83000_n39042#" 800 0 "a_83000_n39042#" 400 52000,1060 "a_83530_n37110#" 400 33600,568
device msubckt pfet_03v3 82292 -37110 82293 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 81724 -37110 81725 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 -36214 86511 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 85942 -36214 85943 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 -36214 85105 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 84536 -36214 84537 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 83698 -36214 83699 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 83130 -36214 83131 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 82292 -36214 82293 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 81724 -36214 81725 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 -41104 80604 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 80035 -41104 80036 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 -41104 79198 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 78629 -41104 78630 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 77791 -41104 77792 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 77223 -41104 77224 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 76385 -41104 76386 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 75817 -41104 75818 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 -40208 80604 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 80035 -40208 80036 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 -40208 79198 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65505_n33199#" 800 0 "a_79029_n40208#" 400 33600,568 "a_77072_n33067#" 400 52000,1060
device msubckt pfet_03v3 78629 -40208 78630 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65505_n33199#" 800 0 "PRbiased_net_x5_0.ITP3" 400 52000,1060 "a_79029_n40208#" 400 33600,568
device msubckt pfet_03v3 77791 -40208 77792 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP3" 800 0 "a_77623_n40208#" 400 33600,568 "PRbiased_net_x5_0.ITP3" 400 52000,1060
device msubckt pfet_03v3 77223 -40208 77224 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP3" 800 0 "a_71343_n40268#" 400 52000,1060 "a_77623_n40208#" 400 33600,568
device msubckt pfet_03v3 76385 -40208 76386 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 75817 -40208 75818 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 -39042 80604 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 80035 -39042 80036 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 -39042 79198 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP3" 800 0 "a_79029_n39042#" 400 33600,568 "a_71343_n40268#" 400 52000,1060
device msubckt pfet_03v3 78629 -39042 78630 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP3" 800 0 "PRbiased_net_x5_0.ITP3" 400 52000,1060 "a_79029_n39042#" 400 33600,568
device msubckt pfet_03v3 77791 -39042 77792 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65505_n33199#" 800 0 "a_77623_n39042#" 400 33600,568 "PRbiased_net_x5_0.ITP3" 400 52000,1060
device msubckt pfet_03v3 77223 -39042 77224 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65505_n33199#" 800 0 "a_77072_n33067#" 400 52000,1060 "a_77623_n39042#" 400 33600,568
device msubckt pfet_03v3 76385 -39042 76386 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 75817 -39042 75818 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 -38276 80604 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 80035 -38276 80036 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 -38276 79198 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65505_n33199#" 800 0 "a_79029_n38276#" 400 33600,568 "a_77072_n33067#" 400 52000,1060
device msubckt pfet_03v3 78629 -38276 78630 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65505_n33199#" 800 0 "PRbiased_net_x5_0.ITP3" 400 52000,1060 "a_79029_n38276#" 400 33600,568
device msubckt pfet_03v3 77791 -38276 77792 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP3" 800 0 "a_77623_n38276#" 400 33600,568 "PRbiased_net_x5_0.ITP3" 400 52000,1060
device msubckt pfet_03v3 77223 -38276 77224 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP3" 800 0 "a_71343_n40268#" 400 52000,1060 "a_77623_n38276#" 400 33600,568
device msubckt pfet_03v3 76385 -38276 76386 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 75817 -38276 75818 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 -37110 80604 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 80035 -37110 80036 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 -37110 79198 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP3" 800 0 "a_79029_n37110#" 400 33600,568 "a_71343_n40268#" 400 52000,1060
device msubckt pfet_03v3 78629 -37110 78630 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP3" 800 0 "PRbiased_net_x5_0.ITP3" 400 52000,1060 "a_79029_n37110#" 400 33600,568
device msubckt pfet_03v3 77791 -37110 77792 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65505_n33199#" 800 0 "a_77623_n37110#" 400 33600,568 "PRbiased_net_x5_0.ITP3" 400 52000,1060
device msubckt pfet_03v3 77223 -37110 77224 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65505_n33199#" 800 0 "a_77072_n33067#" 400 52000,1060 "a_77623_n37110#" 400 33600,568
device msubckt pfet_03v3 76385 -37110 76386 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 75817 -37110 75818 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 -36214 80604 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 80035 -36214 80036 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 -36214 79198 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 78629 -36214 78630 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 77791 -36214 77792 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 77223 -36214 77224 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 76385 -36214 76386 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 75817 -36214 75818 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 -41104 74724 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 74155 -41104 74156 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 -41104 73318 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 72749 -41104 72750 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 71911 -41104 71912 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 71343 -41104 71344 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 70505 -41104 70506 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 69937 -41104 69938 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 -40208 74724 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 74155 -40208 74156 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 -40208 73318 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_73149_n40208#" 400 33600,568 "a_53546_n40208#" 400 52000,1060
device msubckt pfet_03v3 72749 -40208 72750 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_71189_n31143#" 400 52000,1060 "a_73149_n40208#" 400 33600,568
device msubckt pfet_03v3 71911 -40208 71912 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_71743_n40208#" 400 33600,568 "a_71189_n34225#" 400 52000,1060
device msubckt pfet_03v3 71343 -40208 71344 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_71213_n40208#" 400 52000,1060 "a_71743_n40208#" 400 33600,568
device msubckt pfet_03v3 70505 -40208 70506 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 69937 -40208 69938 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 -39042 74724 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 74155 -39042 74156 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 -39042 73318 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_73149_n39042#" 400 33600,568 "PRbiased_net_x5_0.IBP3" 400 52000,1060
device msubckt pfet_03v3 72749 -39042 72750 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_73149_n39042#" 400 33600,568
device msubckt pfet_03v3 71911 -39042 71912 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_71743_n39042#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 71343 -39042 71344 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "PRbiased_net_x5_0.IBP3" 400 52000,1060 "a_71743_n39042#" 400 33600,568
device msubckt pfet_03v3 70505 -39042 70506 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 69937 -39042 69938 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 -38276 74724 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 74155 -38276 74156 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 -38276 73318 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_73149_n38276#" 400 33600,568 "PRbiased_net_x5_0.IBP3" 400 52000,1060
device msubckt pfet_03v3 72749 -38276 72750 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_73149_n38276#" 400 33600,568
device msubckt pfet_03v3 71911 -38276 71912 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_71743_n38276#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 71343 -38276 71344 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "PRbiased_net_x5_0.IBP3" 400 52000,1060 "a_71743_n38276#" 400 33600,568
device msubckt pfet_03v3 70505 -38276 70506 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 69937 -38276 69938 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 -37110 74724 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 74155 -37110 74156 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 -37110 73318 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_73149_n37110#" 400 33600,568 "a_71213_n40208#" 400 52000,1060
device msubckt pfet_03v3 72749 -37110 72750 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_71189_n34225#" 400 52000,1060 "a_73149_n37110#" 400 33600,568
device msubckt pfet_03v3 71911 -37110 71912 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_71743_n37110#" 400 33600,568 "a_71189_n31143#" 400 52000,1060
device msubckt pfet_03v3 71343 -37110 71344 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_71343_n40268#" 800 0 "a_53546_n40208#" 400 52000,1060 "a_71743_n37110#" 400 33600,568
device msubckt pfet_03v3 70505 -37110 70506 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 69937 -37110 69938 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 -36214 74724 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 74155 -36214 74156 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 -36214 73318 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 72749 -36214 72750 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 71911 -36214 71912 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 71343 -36214 71344 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 70505 -36214 70506 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 69937 -36214 69938 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 -41104 68844 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 68275 -41104 68276 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 -41104 67438 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 66869 -41104 66870 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 66031 -41104 66032 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 65463 -41104 65464 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 64625 -41104 64626 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 64057 -41104 64058 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 -40208 68844 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 68275 -40208 68276 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 -40208 67438 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_67269_n40208#" 400 33600,568 "a_65333_n39042#" 400 52000,1060
device msubckt pfet_03v3 66869 -40208 66870 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_67269_n40208#" 400 33600,568
device msubckt pfet_03v3 66031 -40208 66032 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_65863_n40208#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 65463 -40208 65464 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_65333_n40208#" 400 52000,1060 "a_65863_n40208#" 400 33600,568
device msubckt pfet_03v3 64625 -40208 64626 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 64057 -40208 64058 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 -39042 68844 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 68275 -39042 68276 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 -39042 67438 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_67269_n39042#" 400 33600,568 "a_65333_n40208#" 400 52000,1060
device msubckt pfet_03v3 66869 -39042 66870 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_67269_n39042#" 400 33600,568
device msubckt pfet_03v3 66031 -39042 66032 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_65863_n39042#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 65463 -39042 65464 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_65333_n39042#" 400 52000,1060 "a_65863_n39042#" 400 33600,568
device msubckt pfet_03v3 64625 -39042 64626 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 64057 -39042 64058 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 -38276 68844 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 68275 -38276 68276 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 -38276 67438 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_67269_n38276#" 400 33600,568 "a_65333_n39042#" 400 52000,1060
device msubckt pfet_03v3 66869 -38276 66870 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_67269_n38276#" 400 33600,568
device msubckt pfet_03v3 66031 -38276 66032 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_65863_n38276#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 65463 -38276 65464 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_65333_n40208#" 400 52000,1060 "a_65863_n38276#" 400 33600,568
device msubckt pfet_03v3 64625 -38276 64626 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 64057 -38276 64058 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 -37110 68844 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 68275 -37110 68276 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 -37110 67438 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_67269_n37110#" 400 33600,568 "a_65333_n40208#" 400 52000,1060
device msubckt pfet_03v3 66869 -37110 66870 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_67269_n37110#" 400 33600,568
device msubckt pfet_03v3 66031 -37110 66032 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_65863_n37110#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 65463 -37110 65464 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_65333_n39042#" 800 0 "a_65333_n39042#" 400 52000,1060 "a_65863_n37110#" 400 33600,568
device msubckt pfet_03v3 64625 -37110 64626 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 64057 -37110 64058 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 -36214 68844 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 68275 -36214 68276 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 -36214 67438 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 66869 -36214 66870 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 66031 -36214 66032 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 65463 -36214 65464 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 64625 -36214 64626 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 64057 -36214 64058 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 -41104 62937 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 62368 -41104 62369 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 -41104 61531 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 60962 -41104 60963 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 60124 -41104 60125 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 59556 -41104 59557 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 58718 -41104 58719 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 58150 -41104 58151 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 -40208 62937 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 62368 -40208 62369 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 -40208 61531 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47838_n33199#" 800 0 "a_61362_n40208#" 400 33600,568 "a_59405_n33067#" 400 52000,1060
device msubckt pfet_03v3 60962 -40208 60963 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47838_n33199#" 800 0 "PRbiased_net_x5_0.ITP2" 400 52000,1060 "a_61362_n40208#" 400 33600,568
device msubckt pfet_03v3 60124 -40208 60125 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP2" 800 0 "a_59956_n40208#" 400 33600,568 "PRbiased_net_x5_0.ITP2" 400 52000,1060
device msubckt pfet_03v3 59556 -40208 59557 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP2" 800 0 "a_53676_n40268#" 400 52000,1060 "a_59956_n40208#" 400 33600,568
device msubckt pfet_03v3 58718 -40208 58719 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 58150 -40208 58151 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 -39042 62937 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 62368 -39042 62369 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 -39042 61531 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP2" 800 0 "a_61362_n39042#" 400 33600,568 "a_53676_n40268#" 400 52000,1060
device msubckt pfet_03v3 60962 -39042 60963 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP2" 800 0 "PRbiased_net_x5_0.ITP2" 400 52000,1060 "a_61362_n39042#" 400 33600,568
device msubckt pfet_03v3 60124 -39042 60125 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47838_n33199#" 800 0 "a_59956_n39042#" 400 33600,568 "PRbiased_net_x5_0.ITP2" 400 52000,1060
device msubckt pfet_03v3 59556 -39042 59557 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47838_n33199#" 800 0 "a_59405_n33067#" 400 52000,1060 "a_59956_n39042#" 400 33600,568
device msubckt pfet_03v3 58718 -39042 58719 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 58150 -39042 58151 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 -38276 62937 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 62368 -38276 62369 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 -38276 61531 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47838_n33199#" 800 0 "a_61362_n38276#" 400 33600,568 "a_59405_n33067#" 400 52000,1060
device msubckt pfet_03v3 60962 -38276 60963 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47838_n33199#" 800 0 "PRbiased_net_x5_0.ITP2" 400 52000,1060 "a_61362_n38276#" 400 33600,568
device msubckt pfet_03v3 60124 -38276 60125 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP2" 800 0 "a_59956_n38276#" 400 33600,568 "PRbiased_net_x5_0.ITP2" 400 52000,1060
device msubckt pfet_03v3 59556 -38276 59557 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP2" 800 0 "a_53676_n40268#" 400 52000,1060 "a_59956_n38276#" 400 33600,568
device msubckt pfet_03v3 58718 -38276 58719 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 58150 -38276 58151 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 -37110 62937 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 62368 -37110 62369 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 -37110 61531 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP2" 800 0 "a_61362_n37110#" 400 33600,568 "a_53676_n40268#" 400 52000,1060
device msubckt pfet_03v3 60962 -37110 60963 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP2" 800 0 "PRbiased_net_x5_0.ITP2" 400 52000,1060 "a_61362_n37110#" 400 33600,568
device msubckt pfet_03v3 60124 -37110 60125 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47838_n33199#" 800 0 "a_59956_n37110#" 400 33600,568 "PRbiased_net_x5_0.ITP2" 400 52000,1060
device msubckt pfet_03v3 59556 -37110 59557 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47838_n33199#" 800 0 "a_59405_n33067#" 400 52000,1060 "a_59956_n37110#" 400 33600,568
device msubckt pfet_03v3 58718 -37110 58719 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 58150 -37110 58151 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 -36214 62937 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 62368 -36214 62369 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 -36214 61531 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 60962 -36214 60963 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 60124 -36214 60125 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 59556 -36214 59557 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 58718 -36214 58719 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 58150 -36214 58151 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 -41104 57057 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 56488 -41104 56489 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 -41104 55651 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 55082 -41104 55083 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 54244 -41104 54245 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 53676 -41104 53677 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 52838 -41104 52839 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 52270 -41104 52271 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 -40208 57057 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 56488 -40208 56489 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 -40208 55651 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_55482_n40208#" 400 33600,568 "a_35879_n40208#" 400 52000,1060
device msubckt pfet_03v3 55082 -40208 55083 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_53522_n31143#" 400 52000,1060 "a_55482_n40208#" 400 33600,568
device msubckt pfet_03v3 54244 -40208 54245 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_54076_n40208#" 400 33600,568 "a_53522_n34225#" 400 52000,1060
device msubckt pfet_03v3 53676 -40208 53677 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_53546_n40208#" 400 52000,1060 "a_54076_n40208#" 400 33600,568
device msubckt pfet_03v3 52838 -40208 52839 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 52270 -40208 52271 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 -39042 57057 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 56488 -39042 56489 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 -39042 55651 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_55482_n39042#" 400 33600,568 "PRbiased_net_x5_0.IBP2" 400 52000,1060
device msubckt pfet_03v3 55082 -39042 55083 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_55482_n39042#" 400 33600,568
device msubckt pfet_03v3 54244 -39042 54245 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_54076_n39042#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 53676 -39042 53677 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "PRbiased_net_x5_0.IBP2" 400 52000,1060 "a_54076_n39042#" 400 33600,568
device msubckt pfet_03v3 52838 -39042 52839 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 52270 -39042 52271 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 -38276 57057 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 56488 -38276 56489 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 -38276 55651 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_55482_n38276#" 400 33600,568 "PRbiased_net_x5_0.IBP2" 400 52000,1060
device msubckt pfet_03v3 55082 -38276 55083 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_55482_n38276#" 400 33600,568
device msubckt pfet_03v3 54244 -38276 54245 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_54076_n38276#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 53676 -38276 53677 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "PRbiased_net_x5_0.IBP2" 400 52000,1060 "a_54076_n38276#" 400 33600,568
device msubckt pfet_03v3 52838 -38276 52839 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 52270 -38276 52271 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 -37110 57057 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 56488 -37110 56489 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 -37110 55651 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_55482_n37110#" 400 33600,568 "a_53546_n40208#" 400 52000,1060
device msubckt pfet_03v3 55082 -37110 55083 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_53522_n34225#" 400 52000,1060 "a_55482_n37110#" 400 33600,568
device msubckt pfet_03v3 54244 -37110 54245 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_54076_n37110#" 400 33600,568 "a_53522_n31143#" 400 52000,1060
device msubckt pfet_03v3 53676 -37110 53677 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_53676_n40268#" 800 0 "a_35879_n40208#" 400 52000,1060 "a_54076_n37110#" 400 33600,568
device msubckt pfet_03v3 52838 -37110 52839 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 52270 -37110 52271 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 -36214 57057 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 56488 -36214 56489 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 -36214 55651 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 55082 -36214 55083 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 54244 -36214 54245 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 53676 -36214 53677 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 52838 -36214 52839 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 52270 -36214 52271 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 -41104 51177 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 50608 -41104 50609 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 -41104 49771 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 49202 -41104 49203 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 48364 -41104 48365 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 47796 -41104 47797 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 46958 -41104 46959 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 46390 -41104 46391 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 -40208 51177 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 50608 -40208 50609 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 -40208 49771 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_49602_n40208#" 400 33600,568 "a_47666_n39042#" 400 52000,1060
device msubckt pfet_03v3 49202 -40208 49203 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_49602_n40208#" 400 33600,568
device msubckt pfet_03v3 48364 -40208 48365 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_48196_n40208#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 47796 -40208 47797 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_47666_n40208#" 400 52000,1060 "a_48196_n40208#" 400 33600,568
device msubckt pfet_03v3 46958 -40208 46959 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 46390 -40208 46391 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 -39042 51177 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 50608 -39042 50609 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 -39042 49771 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_49602_n39042#" 400 33600,568 "a_47666_n40208#" 400 52000,1060
device msubckt pfet_03v3 49202 -39042 49203 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_49602_n39042#" 400 33600,568
device msubckt pfet_03v3 48364 -39042 48365 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_48196_n39042#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 47796 -39042 47797 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_47666_n39042#" 400 52000,1060 "a_48196_n39042#" 400 33600,568
device msubckt pfet_03v3 46958 -39042 46959 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 46390 -39042 46391 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 -38276 51177 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 50608 -38276 50609 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 -38276 49771 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_49602_n38276#" 400 33600,568 "a_47666_n39042#" 400 52000,1060
device msubckt pfet_03v3 49202 -38276 49203 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_49602_n38276#" 400 33600,568
device msubckt pfet_03v3 48364 -38276 48365 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_48196_n38276#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 47796 -38276 47797 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_47666_n40208#" 400 52000,1060 "a_48196_n38276#" 400 33600,568
device msubckt pfet_03v3 46958 -38276 46959 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 46390 -38276 46391 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 -37110 51177 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 50608 -37110 50609 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 -37110 49771 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_49602_n37110#" 400 33600,568 "a_47666_n40208#" 400 52000,1060
device msubckt pfet_03v3 49202 -37110 49203 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_49602_n37110#" 400 33600,568
device msubckt pfet_03v3 48364 -37110 48365 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_48196_n37110#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 47796 -37110 47797 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_47666_n39042#" 800 0 "a_47666_n39042#" 400 52000,1060 "a_48196_n37110#" 400 33600,568
device msubckt pfet_03v3 46958 -37110 46959 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 46390 -37110 46391 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 -36214 51177 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 50608 -36214 50609 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 -36214 49771 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 49202 -36214 49203 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 48364 -36214 48365 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 47796 -36214 47797 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 46958 -36214 46959 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 46390 -36214 46391 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 -41104 45270 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 44701 -41104 44702 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 -41104 43864 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 43295 -41104 43296 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 42457 -41104 42458 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 41889 -41104 41890 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 41051 -41104 41052 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 40483 -41104 40484 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 -40208 45270 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 44701 -40208 44702 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 -40208 43864 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_30171_n33199#" 800 0 "a_43695_n40208#" 400 33600,568 "a_41738_n33067#" 400 52000,1060
device msubckt pfet_03v3 43295 -40208 43296 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_30171_n33199#" 800 0 "PRbiased_net_x5_0.ITP1" 400 52000,1060 "a_43695_n40208#" 400 33600,568
device msubckt pfet_03v3 42457 -40208 42458 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP1" 800 0 "a_42289_n40208#" 400 33600,568 "PRbiased_net_x5_0.ITP1" 400 52000,1060
device msubckt pfet_03v3 41889 -40208 41890 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP1" 800 0 "a_36009_n40268#" 400 52000,1060 "a_42289_n40208#" 400 33600,568
device msubckt pfet_03v3 41051 -40208 41052 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 40483 -40208 40484 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 -39042 45270 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 44701 -39042 44702 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 -39042 43864 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP1" 800 0 "a_43695_n39042#" 400 33600,568 "a_36009_n40268#" 400 52000,1060
device msubckt pfet_03v3 43295 -39042 43296 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP1" 800 0 "PRbiased_net_x5_0.ITP1" 400 52000,1060 "a_43695_n39042#" 400 33600,568
device msubckt pfet_03v3 42457 -39042 42458 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_30171_n33199#" 800 0 "a_42289_n39042#" 400 33600,568 "PRbiased_net_x5_0.ITP1" 400 52000,1060
device msubckt pfet_03v3 41889 -39042 41890 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_30171_n33199#" 800 0 "a_41738_n33067#" 400 52000,1060 "a_42289_n39042#" 400 33600,568
device msubckt pfet_03v3 41051 -39042 41052 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 40483 -39042 40484 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 -38276 45270 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 44701 -38276 44702 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 -38276 43864 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_30171_n33199#" 800 0 "a_43695_n38276#" 400 33600,568 "a_41738_n33067#" 400 52000,1060
device msubckt pfet_03v3 43295 -38276 43296 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_30171_n33199#" 800 0 "PRbiased_net_x5_0.ITP1" 400 52000,1060 "a_43695_n38276#" 400 33600,568
device msubckt pfet_03v3 42457 -38276 42458 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP1" 800 0 "a_42289_n38276#" 400 33600,568 "PRbiased_net_x5_0.ITP1" 400 52000,1060
device msubckt pfet_03v3 41889 -38276 41890 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP1" 800 0 "a_36009_n40268#" 400 52000,1060 "a_42289_n38276#" 400 33600,568
device msubckt pfet_03v3 41051 -38276 41052 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 40483 -38276 40484 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 -37110 45270 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 44701 -37110 44702 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 -37110 43864 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP1" 800 0 "a_43695_n37110#" 400 33600,568 "a_36009_n40268#" 400 52000,1060
device msubckt pfet_03v3 43295 -37110 43296 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.IBP1" 800 0 "PRbiased_net_x5_0.ITP1" 400 52000,1060 "a_43695_n37110#" 400 33600,568
device msubckt pfet_03v3 42457 -37110 42458 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_30171_n33199#" 800 0 "a_42289_n37110#" 400 33600,568 "PRbiased_net_x5_0.ITP1" 400 52000,1060
device msubckt pfet_03v3 41889 -37110 41890 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_30171_n33199#" 800 0 "a_41738_n33067#" 400 52000,1060 "a_42289_n37110#" 400 33600,568
device msubckt pfet_03v3 41051 -37110 41052 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 40483 -37110 40484 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 -36214 45270 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 44701 -36214 44702 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 -36214 43864 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 43295 -36214 43296 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 42457 -36214 42458 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 41889 -36214 41890 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 41051 -36214 41052 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 40483 -36214 40484 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 -41104 39390 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 38821 -41104 38822 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 -41104 37984 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 37415 -41104 37416 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 36577 -41104 36578 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 36009 -41104 36010 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 35171 -41104 35172 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 34603 -41104 34604 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 -40208 39390 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 38821 -40208 38822 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 -40208 37984 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_37815_n40208#" 400 33600,568 "PRbiased_net_x5_0.VA" 400 52000,1060
device msubckt pfet_03v3 37415 -40208 37416 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_35855_n31143#" 400 52000,1060 "a_37815_n40208#" 400 33600,568
device msubckt pfet_03v3 36577 -40208 36578 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_36409_n40208#" 400 33600,568 "a_35855_n34225#" 400 52000,1060
device msubckt pfet_03v3 36009 -40208 36010 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_35879_n40208#" 400 52000,1060 "a_36409_n40208#" 400 33600,568
device msubckt pfet_03v3 35171 -40208 35172 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 34603 -40208 34604 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 -39042 39390 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 38821 -39042 38822 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 -39042 37984 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_37815_n39042#" 400 33600,568 "PRbiased_net_x5_0.IBP1" 400 52000,1060
device msubckt pfet_03v3 37415 -39042 37416 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_37815_n39042#" 400 33600,568
device msubckt pfet_03v3 36577 -39042 36578 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_36409_n39042#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 36009 -39042 36010 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "PRbiased_net_x5_0.IBP1" 400 52000,1060 "a_36409_n39042#" 400 33600,568
device msubckt pfet_03v3 35171 -39042 35172 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 34603 -39042 34604 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 -38276 39390 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 38821 -38276 38822 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 -38276 37984 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_37815_n38276#" 400 33600,568 "PRbiased_net_x5_0.IBP1" 400 52000,1060
device msubckt pfet_03v3 37415 -38276 37416 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_37815_n38276#" 400 33600,568
device msubckt pfet_03v3 36577 -38276 36578 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_36409_n38276#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 36009 -38276 36010 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "PRbiased_net_x5_0.IBP1" 400 52000,1060 "a_36409_n38276#" 400 33600,568
device msubckt pfet_03v3 35171 -38276 35172 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 34603 -38276 34604 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 -37110 39390 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 38821 -37110 38822 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 -37110 37984 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_37815_n37110#" 400 33600,568 "a_35879_n40208#" 400 52000,1060
device msubckt pfet_03v3 37415 -37110 37416 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_35855_n34225#" 400 52000,1060 "a_37815_n37110#" 400 33600,568
device msubckt pfet_03v3 36577 -37110 36578 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "a_36409_n37110#" 400 33600,568 "a_35855_n31143#" 400 52000,1060
device msubckt pfet_03v3 36009 -37110 36010 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_36009_n40268#" 800 0 "PRbiased_net_x5_0.VA" 400 52000,1060 "a_36409_n37110#" 400 33600,568
device msubckt pfet_03v3 35171 -37110 35172 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 34603 -37110 34604 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 -36214 39390 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 38821 -36214 38822 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 -36214 37984 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 37415 -36214 37416 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 36577 -36214 36578 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 36009 -36214 36010 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 35171 -36214 35172 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 34603 -36214 34604 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 -41104 33510 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 32941 -41104 32942 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 -41104 32104 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 31535 -41104 31536 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 30697 -41104 30698 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 30129 -41104 30130 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 29291 -41104 29292 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 28723 -41104 28724 -41103 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 -40208 33510 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 32941 -40208 32942 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 -40208 32104 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_31935_n40208#" 400 33600,568 "a_29999_n39042#" 400 52000,1060
device msubckt pfet_03v3 31535 -40208 31536 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_31935_n40208#" 400 33600,568
device msubckt pfet_03v3 30697 -40208 30698 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_30529_n40208#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 30129 -40208 30130 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_29999_n40208#" 400 52000,1060 "a_30529_n40208#" 400 33600,568
device msubckt pfet_03v3 29291 -40208 29292 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 28723 -40208 28724 -40207 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 -39042 33510 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 32941 -39042 32942 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 -39042 32104 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_31935_n39042#" 400 33600,568 "a_29999_n40208#" 400 52000,1060
device msubckt pfet_03v3 31535 -39042 31536 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_31935_n39042#" 400 33600,568
device msubckt pfet_03v3 30697 -39042 30698 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_30529_n39042#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 30129 -39042 30130 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_29999_n39042#" 400 52000,1060 "a_30529_n39042#" 400 33600,568
device msubckt pfet_03v3 29291 -39042 29292 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 28723 -39042 28724 -39041 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 -38276 33510 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 32941 -38276 32942 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 -38276 32104 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_31935_n38276#" 400 33600,568 "a_29999_n39042#" 400 52000,1060
device msubckt pfet_03v3 31535 -38276 31536 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_31935_n38276#" 400 33600,568
device msubckt pfet_03v3 30697 -38276 30698 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_30529_n38276#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 30129 -38276 30130 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_29999_n40208#" 400 52000,1060 "a_30529_n38276#" 400 33600,568
device msubckt pfet_03v3 29291 -38276 29292 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 28723 -38276 28724 -38275 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 -37110 33510 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 32941 -37110 32942 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 -37110 32104 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_31935_n37110#" 400 33600,568 "a_29999_n40208#" 400 52000,1060
device msubckt pfet_03v3 31535 -37110 31536 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "PRbiased_net_x5_0.VDD" 400 52000,1060 "a_31935_n37110#" 400 33600,568
device msubckt pfet_03v3 30697 -37110 30698 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_30529_n37110#" 400 33600,568 "PRbiased_net_x5_0.VDD" 400 52000,1060
device msubckt pfet_03v3 30129 -37110 30130 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "a_29999_n39042#" 800 0 "a_29999_n39042#" 400 52000,1060 "a_30529_n37110#" 400 33600,568
device msubckt pfet_03v3 29291 -37110 29292 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 28723 -37110 28724 -37109 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 -36214 33510 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 32941 -36214 32942 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 -36214 32104 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 31535 -36214 31536 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 30697 -36214 30698 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 30129 -36214 30130 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt pfet_03v3 29291 -36214 29292 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 33600,568
device msubckt pfet_03v3 28723 -36214 28724 -36213 l=400 w=400 "PRbiased_net_x5_0.VDD" "PRbiased_net_x5_0.VDD" 800 0 "PRbiased_net_x5_0.VDD" 0 0 "PRbiased_net_x5_0.VDD" 800 52000,1060
device msubckt nfet_03v3 115874 -35117 115875 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 -35117 115315 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 -35117 114493 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 113932 -35117 113933 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 113088 -35117 113089 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 112528 -35117 112529 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 111706 -35117 111707 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 -35117 111147 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 -34225 115875 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 -34225 115315 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 -34225 114493 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_114332_n34225#" 400 32000,560 "a_112406_n33067#" 400 48800,1044
device msubckt nfet_03v3 113932 -34225 113933 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_114332_n34225#" 400 32000,560
device msubckt nfet_03v3 113088 -34225 113089 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_112928_n34225#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 112528 -34225 112529 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_106677_n40268#" 400 48800,1044 "a_112928_n34225#" 400 32000,560
device msubckt nfet_03v3 111706 -34225 111707 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 -34225 111147 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 -33067 115875 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 -33067 115315 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 -33067 114493 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_114332_n33067#" 400 32000,560 "a_106677_n40268#" 400 48800,1044
device msubckt nfet_03v3 113932 -33067 113933 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_114332_n33067#" 400 32000,560
device msubckt nfet_03v3 113088 -33067 113089 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_112928_n33067#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 112528 -33067 112529 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_112406_n33067#" 400 48800,1044 "a_112928_n33067#" 400 32000,560
device msubckt nfet_03v3 111706 -33067 111707 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 -33067 111147 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 -32301 115875 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 -32301 115315 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 -32301 114493 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_114332_n32301#" 400 32000,560 "a_112406_n33067#" 400 48800,1044
device msubckt nfet_03v3 113932 -32301 113933 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_114332_n32301#" 400 32000,560
device msubckt nfet_03v3 113088 -32301 113089 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_112928_n32301#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 112528 -32301 112529 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_106677_n40268#" 400 48800,1044 "a_112928_n32301#" 400 32000,560
device msubckt nfet_03v3 111706 -32301 111707 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 -32301 111147 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 -31143 115875 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 -31143 115315 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 -31143 114493 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_114332_n31143#" 400 32000,560 "a_106677_n40268#" 400 48800,1044
device msubckt nfet_03v3 113932 -31143 113933 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_114332_n31143#" 400 32000,560
device msubckt nfet_03v3 113088 -31143 113089 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_112928_n31143#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 112528 -31143 112529 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_112406_n33067#" 800 0 "a_112406_n33067#" 400 48800,1044 "a_112928_n31143#" 400 32000,560
device msubckt nfet_03v3 111706 -31143 111707 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 -31143 111147 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 -30251 115875 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 -30251 115315 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 -30251 114493 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 113932 -30251 113933 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 113088 -30251 113089 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 112528 -30251 112529 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 111706 -30251 111707 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 -30251 111147 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 -35117 109992 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 -35117 109432 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 -35117 108610 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 108049 -35117 108050 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 107205 -35117 107206 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 106645 -35117 106646 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 105823 -35117 105824 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 -35117 105264 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 -34225 109992 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 -34225 109432 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 -34225 108610 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_108449_n34225#" 400 32000,560 "a_106523_n31143#" 400 48800,1044
device msubckt nfet_03v3 108049 -34225 108050 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_100839_n33199#" 400 48800,1044 "a_108449_n34225#" 400 32000,560
device msubckt nfet_03v3 107205 -34225 107206 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_107045_n34225#" 400 32000,560 "a_100839_n33199#" 400 48800,1044
device msubckt nfet_03v3 106645 -34225 106646 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_106523_n34225#" 400 48800,1044 "a_107045_n34225#" 400 32000,560
device msubckt nfet_03v3 105823 -34225 105824 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 -34225 105264 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 -33067 109992 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 -33067 109432 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 -33067 108610 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_108449_n33067#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 108049 -33067 108050 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "PRbiased_net_x5_0.IBN5" 400 48800,1044 "a_108449_n33067#" 400 32000,560
device msubckt nfet_03v3 107205 -33067 107206 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_107045_n33067#" 400 32000,560 "PRbiased_net_x5_0.IBN5" 400 48800,1044
device msubckt nfet_03v3 106645 -33067 106646 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_107045_n33067#" 400 32000,560
device msubckt nfet_03v3 105823 -33067 105824 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 -33067 105264 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 -32301 109992 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 -32301 109432 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 -32301 108610 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_108449_n32301#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 108049 -32301 108050 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "PRbiased_net_x5_0.IBN5" 400 48800,1044 "a_108449_n32301#" 400 32000,560
device msubckt nfet_03v3 107205 -32301 107206 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_107045_n32301#" 400 32000,560 "PRbiased_net_x5_0.IBN5" 400 48800,1044
device msubckt nfet_03v3 106645 -32301 106646 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_107045_n32301#" 400 32000,560
device msubckt nfet_03v3 105823 -32301 105824 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 -32301 105264 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 -31143 109992 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 -31143 109432 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 -31143 108610 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_108449_n31143#" 400 32000,560 "a_106523_n34225#" 400 48800,1044
device msubckt nfet_03v3 108049 -31143 108050 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_100839_n33199#" 400 48800,1044 "a_108449_n31143#" 400 32000,560
device msubckt nfet_03v3 107205 -31143 107206 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_107045_n31143#" 400 32000,560 "a_100839_n33199#" 400 48800,1044
device msubckt nfet_03v3 106645 -31143 106646 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_100667_n40208#" 800 0 "a_106523_n31143#" 400 48800,1044 "a_107045_n31143#" 400 32000,560
device msubckt nfet_03v3 105823 -31143 105824 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 -31143 105264 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 -30251 109992 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 -30251 109432 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 -30251 108610 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 108049 -30251 108050 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 107205 -30251 107206 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 106645 -30251 106646 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 105823 -30251 105824 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 -30251 105264 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 -35117 104186 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 -35117 103626 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 -35117 102804 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 102243 -35117 102244 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 101399 -35117 101400 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 100839 -35117 100840 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 100017 -35117 100018 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 -35117 99458 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 -34225 104186 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 -34225 103626 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 -34225 102804 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_100839_n33199#" 800 0 "a_102643_n34225#" 400 32000,560 "a_100667_n39042#" 400 48800,1044
device msubckt nfet_03v3 102243 -34225 102244 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_100839_n33199#" 800 0 "PRbiased_net_x5_0.ITN5" 400 48800,1044 "a_102643_n34225#" 400 32000,560
device msubckt nfet_03v3 101399 -34225 101400 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN5" 800 0 "a_101239_n34225#" 400 32000,560 "PRbiased_net_x5_0.ITN5" 400 48800,1044
device msubckt nfet_03v3 100839 -34225 100840 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN5" 800 0 "a_100667_n40208#" 400 48800,1044 "a_101239_n34225#" 400 32000,560
device msubckt nfet_03v3 100017 -34225 100018 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 -34225 99458 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 -33067 104186 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 -33067 103626 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 -33067 102804 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN5" 800 0 "a_102643_n33067#" 400 32000,560 "a_100667_n40208#" 400 48800,1044
device msubckt nfet_03v3 102243 -33067 102244 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN5" 800 0 "PRbiased_net_x5_0.ITN5" 400 48800,1044 "a_102643_n33067#" 400 32000,560
device msubckt nfet_03v3 101399 -33067 101400 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_100839_n33199#" 800 0 "a_101239_n33067#" 400 32000,560 "PRbiased_net_x5_0.ITN5" 400 48800,1044
device msubckt nfet_03v3 100839 -33067 100840 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_100839_n33199#" 800 0 "a_100667_n39042#" 400 48800,1044 "a_101239_n33067#" 400 32000,560
device msubckt nfet_03v3 100017 -33067 100018 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 -33067 99458 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 -32301 104186 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 -32301 103626 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 -32301 102804 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_100839_n33199#" 800 0 "a_102643_n32301#" 400 32000,560 "a_100667_n39042#" 400 48800,1044
device msubckt nfet_03v3 102243 -32301 102244 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_100839_n33199#" 800 0 "PRbiased_net_x5_0.ITN5" 400 48800,1044 "a_102643_n32301#" 400 32000,560
device msubckt nfet_03v3 101399 -32301 101400 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN5" 800 0 "a_101239_n32301#" 400 32000,560 "PRbiased_net_x5_0.ITN5" 400 48800,1044
device msubckt nfet_03v3 100839 -32301 100840 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN5" 800 0 "a_100667_n40208#" 400 48800,1044 "a_101239_n32301#" 400 32000,560
device msubckt nfet_03v3 100017 -32301 100018 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 -32301 99458 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 -31143 104186 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 -31143 103626 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 -31143 102804 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN5" 800 0 "a_102643_n31143#" 400 32000,560 "a_100667_n40208#" 400 48800,1044
device msubckt nfet_03v3 102243 -31143 102244 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN5" 800 0 "PRbiased_net_x5_0.ITN5" 400 48800,1044 "a_102643_n31143#" 400 32000,560
device msubckt nfet_03v3 101399 -31143 101400 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_100839_n33199#" 800 0 "a_101239_n31143#" 400 32000,560 "PRbiased_net_x5_0.ITN5" 400 48800,1044
device msubckt nfet_03v3 100839 -31143 100840 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_100839_n33199#" 800 0 "a_100667_n39042#" 400 48800,1044 "a_101239_n31143#" 400 32000,560
device msubckt nfet_03v3 100017 -31143 100018 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 -31143 99458 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 -30251 104186 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 -30251 103626 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 -30251 102804 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 102243 -30251 102244 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 101399 -30251 101400 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 100839 -30251 100840 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 100017 -30251 100018 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 -30251 99458 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 -35117 98208 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 -35117 97648 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 -35117 96826 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 96265 -35117 96266 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 95421 -35117 95422 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 94861 -35117 94862 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 94039 -35117 94040 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 -35117 93480 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 -34225 98208 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 -34225 97648 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 -34225 96826 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_96665_n34225#" 400 32000,560 "a_94739_n33067#" 400 48800,1044
device msubckt nfet_03v3 96265 -34225 96266 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_96665_n34225#" 400 32000,560
device msubckt nfet_03v3 95421 -34225 95422 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_95261_n34225#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 94861 -34225 94862 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_89010_n40268#" 400 48800,1044 "a_95261_n34225#" 400 32000,560
device msubckt nfet_03v3 94039 -34225 94040 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 -34225 93480 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 -33067 98208 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 -33067 97648 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 -33067 96826 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_96665_n33067#" 400 32000,560 "a_89010_n40268#" 400 48800,1044
device msubckt nfet_03v3 96265 -33067 96266 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_96665_n33067#" 400 32000,560
device msubckt nfet_03v3 95421 -33067 95422 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_95261_n33067#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 94861 -33067 94862 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_94739_n33067#" 400 48800,1044 "a_95261_n33067#" 400 32000,560
device msubckt nfet_03v3 94039 -33067 94040 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 -33067 93480 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 -32301 98208 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 -32301 97648 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 -32301 96826 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_96665_n32301#" 400 32000,560 "a_94739_n33067#" 400 48800,1044
device msubckt nfet_03v3 96265 -32301 96266 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_96665_n32301#" 400 32000,560
device msubckt nfet_03v3 95421 -32301 95422 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_95261_n32301#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 94861 -32301 94862 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_89010_n40268#" 400 48800,1044 "a_95261_n32301#" 400 32000,560
device msubckt nfet_03v3 94039 -32301 94040 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 -32301 93480 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 -31143 98208 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 -31143 97648 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 -31143 96826 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_96665_n31143#" 400 32000,560 "a_89010_n40268#" 400 48800,1044
device msubckt nfet_03v3 96265 -31143 96266 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_96665_n31143#" 400 32000,560
device msubckt nfet_03v3 95421 -31143 95422 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_95261_n31143#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 94861 -31143 94862 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_94739_n33067#" 800 0 "a_94739_n33067#" 400 48800,1044 "a_95261_n31143#" 400 32000,560
device msubckt nfet_03v3 94039 -31143 94040 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 -31143 93480 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 -30251 98208 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 -30251 97648 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 -30251 96826 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 96265 -30251 96266 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 95421 -30251 95422 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 94861 -30251 94862 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 94039 -30251 94040 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 -30251 93480 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 -35117 92325 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 -35117 91765 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 -35117 90943 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 90382 -35117 90383 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 89538 -35117 89539 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 88978 -35117 88979 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 88156 -35117 88157 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 -35117 87597 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 -34225 92325 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 -34225 91765 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 -34225 90943 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_90782_n34225#" 400 32000,560 "a_88856_n31143#" 400 48800,1044
device msubckt nfet_03v3 90382 -34225 90383 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_83172_n33199#" 400 48800,1044 "a_90782_n34225#" 400 32000,560
device msubckt nfet_03v3 89538 -34225 89539 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_89378_n34225#" 400 32000,560 "a_83172_n33199#" 400 48800,1044
device msubckt nfet_03v3 88978 -34225 88979 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_88856_n34225#" 400 48800,1044 "a_89378_n34225#" 400 32000,560
device msubckt nfet_03v3 88156 -34225 88157 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 -34225 87597 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 -33067 92325 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 -33067 91765 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 -33067 90943 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_90782_n33067#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 90382 -33067 90383 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "PRbiased_net_x5_0.IBN4" 400 48800,1044 "a_90782_n33067#" 400 32000,560
device msubckt nfet_03v3 89538 -33067 89539 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_89378_n33067#" 400 32000,560 "PRbiased_net_x5_0.IBN4" 400 48800,1044
device msubckt nfet_03v3 88978 -33067 88979 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_89378_n33067#" 400 32000,560
device msubckt nfet_03v3 88156 -33067 88157 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 -33067 87597 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 -32301 92325 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 -32301 91765 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 -32301 90943 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_90782_n32301#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 90382 -32301 90383 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "PRbiased_net_x5_0.IBN4" 400 48800,1044 "a_90782_n32301#" 400 32000,560
device msubckt nfet_03v3 89538 -32301 89539 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_89378_n32301#" 400 32000,560 "PRbiased_net_x5_0.IBN4" 400 48800,1044
device msubckt nfet_03v3 88978 -32301 88979 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_89378_n32301#" 400 32000,560
device msubckt nfet_03v3 88156 -32301 88157 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 -32301 87597 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 -31143 92325 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 -31143 91765 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 -31143 90943 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_90782_n31143#" 400 32000,560 "a_88856_n34225#" 400 48800,1044
device msubckt nfet_03v3 90382 -31143 90383 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_83172_n33199#" 400 48800,1044 "a_90782_n31143#" 400 32000,560
device msubckt nfet_03v3 89538 -31143 89539 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_89378_n31143#" 400 32000,560 "a_83172_n33199#" 400 48800,1044
device msubckt nfet_03v3 88978 -31143 88979 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_83000_n40208#" 800 0 "a_88856_n31143#" 400 48800,1044 "a_89378_n31143#" 400 32000,560
device msubckt nfet_03v3 88156 -31143 88157 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 -31143 87597 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 -30251 92325 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 -30251 91765 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 -30251 90943 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 90382 -30251 90383 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 89538 -30251 89539 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 88978 -30251 88979 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 88156 -30251 88157 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 -30251 87597 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 -35117 86519 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 -35117 85959 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 -35117 85137 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 84576 -35117 84577 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 83732 -35117 83733 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 83172 -35117 83173 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 82350 -35117 82351 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 -35117 81791 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 -34225 86519 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 -34225 85959 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 -34225 85137 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_83172_n33199#" 800 0 "a_84976_n34225#" 400 32000,560 "a_83000_n39042#" 400 48800,1044
device msubckt nfet_03v3 84576 -34225 84577 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_83172_n33199#" 800 0 "PRbiased_net_x5_0.ITN4" 400 48800,1044 "a_84976_n34225#" 400 32000,560
device msubckt nfet_03v3 83732 -34225 83733 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN4" 800 0 "a_83572_n34225#" 400 32000,560 "PRbiased_net_x5_0.ITN4" 400 48800,1044
device msubckt nfet_03v3 83172 -34225 83173 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN4" 800 0 "a_83000_n40208#" 400 48800,1044 "a_83572_n34225#" 400 32000,560
device msubckt nfet_03v3 82350 -34225 82351 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 -34225 81791 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 -33067 86519 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 -33067 85959 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 -33067 85137 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN4" 800 0 "a_84976_n33067#" 400 32000,560 "a_83000_n40208#" 400 48800,1044
device msubckt nfet_03v3 84576 -33067 84577 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN4" 800 0 "PRbiased_net_x5_0.ITN4" 400 48800,1044 "a_84976_n33067#" 400 32000,560
device msubckt nfet_03v3 83732 -33067 83733 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_83172_n33199#" 800 0 "a_83572_n33067#" 400 32000,560 "PRbiased_net_x5_0.ITN4" 400 48800,1044
device msubckt nfet_03v3 83172 -33067 83173 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_83172_n33199#" 800 0 "a_83000_n39042#" 400 48800,1044 "a_83572_n33067#" 400 32000,560
device msubckt nfet_03v3 82350 -33067 82351 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 -33067 81791 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 -32301 86519 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 -32301 85959 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 -32301 85137 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_83172_n33199#" 800 0 "a_84976_n32301#" 400 32000,560 "a_83000_n39042#" 400 48800,1044
device msubckt nfet_03v3 84576 -32301 84577 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_83172_n33199#" 800 0 "PRbiased_net_x5_0.ITN4" 400 48800,1044 "a_84976_n32301#" 400 32000,560
device msubckt nfet_03v3 83732 -32301 83733 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN4" 800 0 "a_83572_n32301#" 400 32000,560 "PRbiased_net_x5_0.ITN4" 400 48800,1044
device msubckt nfet_03v3 83172 -32301 83173 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN4" 800 0 "a_83000_n40208#" 400 48800,1044 "a_83572_n32301#" 400 32000,560
device msubckt nfet_03v3 82350 -32301 82351 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 -32301 81791 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 -31143 86519 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 -31143 85959 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 -31143 85137 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN4" 800 0 "a_84976_n31143#" 400 32000,560 "a_83000_n40208#" 400 48800,1044
device msubckt nfet_03v3 84576 -31143 84577 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN4" 800 0 "PRbiased_net_x5_0.ITN4" 400 48800,1044 "a_84976_n31143#" 400 32000,560
device msubckt nfet_03v3 83732 -31143 83733 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_83172_n33199#" 800 0 "a_83572_n31143#" 400 32000,560 "PRbiased_net_x5_0.ITN4" 400 48800,1044
device msubckt nfet_03v3 83172 -31143 83173 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_83172_n33199#" 800 0 "a_83000_n39042#" 400 48800,1044 "a_83572_n31143#" 400 32000,560
device msubckt nfet_03v3 82350 -31143 82351 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 -31143 81791 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 -30251 86519 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 -30251 85959 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 -30251 85137 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 84576 -30251 84577 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 83732 -30251 83733 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 83172 -30251 83173 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 82350 -30251 82351 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 -30251 81791 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 -35117 80541 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 -35117 79981 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 -35117 79159 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 78598 -35117 78599 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 77754 -35117 77755 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 77194 -35117 77195 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 76372 -35117 76373 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 -35117 75813 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 -34225 80541 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 -34225 79981 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 -34225 79159 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_78998_n34225#" 400 32000,560 "a_77072_n33067#" 400 48800,1044
device msubckt nfet_03v3 78598 -34225 78599 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_78998_n34225#" 400 32000,560
device msubckt nfet_03v3 77754 -34225 77755 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_77594_n34225#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 77194 -34225 77195 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_71343_n40268#" 400 48800,1044 "a_77594_n34225#" 400 32000,560
device msubckt nfet_03v3 76372 -34225 76373 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 -34225 75813 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 -33067 80541 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 -33067 79981 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 -33067 79159 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_78998_n33067#" 400 32000,560 "a_71343_n40268#" 400 48800,1044
device msubckt nfet_03v3 78598 -33067 78599 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_78998_n33067#" 400 32000,560
device msubckt nfet_03v3 77754 -33067 77755 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_77594_n33067#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 77194 -33067 77195 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_77072_n33067#" 400 48800,1044 "a_77594_n33067#" 400 32000,560
device msubckt nfet_03v3 76372 -33067 76373 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 -33067 75813 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 -32301 80541 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 -32301 79981 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 -32301 79159 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_78998_n32301#" 400 32000,560 "a_77072_n33067#" 400 48800,1044
device msubckt nfet_03v3 78598 -32301 78599 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_78998_n32301#" 400 32000,560
device msubckt nfet_03v3 77754 -32301 77755 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_77594_n32301#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 77194 -32301 77195 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_71343_n40268#" 400 48800,1044 "a_77594_n32301#" 400 32000,560
device msubckt nfet_03v3 76372 -32301 76373 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 -32301 75813 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 -31143 80541 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 -31143 79981 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 -31143 79159 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_78998_n31143#" 400 32000,560 "a_71343_n40268#" 400 48800,1044
device msubckt nfet_03v3 78598 -31143 78599 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_78998_n31143#" 400 32000,560
device msubckt nfet_03v3 77754 -31143 77755 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_77594_n31143#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 77194 -31143 77195 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_77072_n33067#" 800 0 "a_77072_n33067#" 400 48800,1044 "a_77594_n31143#" 400 32000,560
device msubckt nfet_03v3 76372 -31143 76373 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 -31143 75813 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 -30251 80541 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 -30251 79981 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 -30251 79159 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 78598 -30251 78599 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 77754 -30251 77755 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 77194 -30251 77195 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 76372 -30251 76373 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 -30251 75813 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 -35117 74658 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 -35117 74098 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 -35117 73276 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 72715 -35117 72716 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 71871 -35117 71872 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 71311 -35117 71312 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 70489 -35117 70490 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 -35117 69930 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 -34225 74658 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 -34225 74098 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 -34225 73276 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_73115_n34225#" 400 32000,560 "a_71189_n31143#" 400 48800,1044
device msubckt nfet_03v3 72715 -34225 72716 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_65505_n33199#" 400 48800,1044 "a_73115_n34225#" 400 32000,560
device msubckt nfet_03v3 71871 -34225 71872 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_71711_n34225#" 400 32000,560 "a_65505_n33199#" 400 48800,1044
device msubckt nfet_03v3 71311 -34225 71312 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_71189_n34225#" 400 48800,1044 "a_71711_n34225#" 400 32000,560
device msubckt nfet_03v3 70489 -34225 70490 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 -34225 69930 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 -33067 74658 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 -33067 74098 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 -33067 73276 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_73115_n33067#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 72715 -33067 72716 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "PRbiased_net_x5_0.IBN3" 400 48800,1044 "a_73115_n33067#" 400 32000,560
device msubckt nfet_03v3 71871 -33067 71872 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_71711_n33067#" 400 32000,560 "PRbiased_net_x5_0.IBN3" 400 48800,1044
device msubckt nfet_03v3 71311 -33067 71312 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_71711_n33067#" 400 32000,560
device msubckt nfet_03v3 70489 -33067 70490 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 -33067 69930 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 -32301 74658 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 -32301 74098 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 -32301 73276 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_73115_n32301#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 72715 -32301 72716 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "PRbiased_net_x5_0.IBN3" 400 48800,1044 "a_73115_n32301#" 400 32000,560
device msubckt nfet_03v3 71871 -32301 71872 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_71711_n32301#" 400 32000,560 "PRbiased_net_x5_0.IBN3" 400 48800,1044
device msubckt nfet_03v3 71311 -32301 71312 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_71711_n32301#" 400 32000,560
device msubckt nfet_03v3 70489 -32301 70490 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 -32301 69930 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 -31143 74658 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 -31143 74098 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 -31143 73276 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_73115_n31143#" 400 32000,560 "a_71189_n34225#" 400 48800,1044
device msubckt nfet_03v3 72715 -31143 72716 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_65505_n33199#" 400 48800,1044 "a_73115_n31143#" 400 32000,560
device msubckt nfet_03v3 71871 -31143 71872 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_71711_n31143#" 400 32000,560 "a_65505_n33199#" 400 48800,1044
device msubckt nfet_03v3 71311 -31143 71312 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_65333_n40208#" 800 0 "a_71189_n31143#" 400 48800,1044 "a_71711_n31143#" 400 32000,560
device msubckt nfet_03v3 70489 -31143 70490 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 -31143 69930 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 -30251 74658 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 -30251 74098 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 -30251 73276 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 72715 -30251 72716 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 71871 -30251 71872 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 71311 -30251 71312 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 70489 -30251 70490 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 -30251 69930 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 -35117 68852 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 -35117 68292 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 -35117 67470 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 66909 -35117 66910 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66065 -35117 66066 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 65505 -35117 65506 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 64683 -35117 64684 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 -35117 64124 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 -34225 68852 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 -34225 68292 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 -34225 67470 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_65505_n33199#" 800 0 "a_67309_n34225#" 400 32000,560 "a_65333_n39042#" 400 48800,1044
device msubckt nfet_03v3 66909 -34225 66910 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_65505_n33199#" 800 0 "PRbiased_net_x5_0.ITN3" 400 48800,1044 "a_67309_n34225#" 400 32000,560
device msubckt nfet_03v3 66065 -34225 66066 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN3" 800 0 "a_65905_n34225#" 400 32000,560 "PRbiased_net_x5_0.ITN3" 400 48800,1044
device msubckt nfet_03v3 65505 -34225 65506 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN3" 800 0 "a_65333_n40208#" 400 48800,1044 "a_65905_n34225#" 400 32000,560
device msubckt nfet_03v3 64683 -34225 64684 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 -34225 64124 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 -33067 68852 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 -33067 68292 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 -33067 67470 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN3" 800 0 "a_67309_n33067#" 400 32000,560 "a_65333_n40208#" 400 48800,1044
device msubckt nfet_03v3 66909 -33067 66910 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN3" 800 0 "PRbiased_net_x5_0.ITN3" 400 48800,1044 "a_67309_n33067#" 400 32000,560
device msubckt nfet_03v3 66065 -33067 66066 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_65505_n33199#" 800 0 "a_65905_n33067#" 400 32000,560 "PRbiased_net_x5_0.ITN3" 400 48800,1044
device msubckt nfet_03v3 65505 -33067 65506 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_65505_n33199#" 800 0 "a_65333_n39042#" 400 48800,1044 "a_65905_n33067#" 400 32000,560
device msubckt nfet_03v3 64683 -33067 64684 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 -33067 64124 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 -32301 68852 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 -32301 68292 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 -32301 67470 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_65505_n33199#" 800 0 "a_67309_n32301#" 400 32000,560 "a_65333_n39042#" 400 48800,1044
device msubckt nfet_03v3 66909 -32301 66910 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_65505_n33199#" 800 0 "PRbiased_net_x5_0.ITN3" 400 48800,1044 "a_67309_n32301#" 400 32000,560
device msubckt nfet_03v3 66065 -32301 66066 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN3" 800 0 "a_65905_n32301#" 400 32000,560 "PRbiased_net_x5_0.ITN3" 400 48800,1044
device msubckt nfet_03v3 65505 -32301 65506 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN3" 800 0 "a_65333_n40208#" 400 48800,1044 "a_65905_n32301#" 400 32000,560
device msubckt nfet_03v3 64683 -32301 64684 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 -32301 64124 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 -31143 68852 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 -31143 68292 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 -31143 67470 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN3" 800 0 "a_67309_n31143#" 400 32000,560 "a_65333_n40208#" 400 48800,1044
device msubckt nfet_03v3 66909 -31143 66910 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN3" 800 0 "PRbiased_net_x5_0.ITN3" 400 48800,1044 "a_67309_n31143#" 400 32000,560
device msubckt nfet_03v3 66065 -31143 66066 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_65505_n33199#" 800 0 "a_65905_n31143#" 400 32000,560 "PRbiased_net_x5_0.ITN3" 400 48800,1044
device msubckt nfet_03v3 65505 -31143 65506 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_65505_n33199#" 800 0 "a_65333_n39042#" 400 48800,1044 "a_65905_n31143#" 400 32000,560
device msubckt nfet_03v3 64683 -31143 64684 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 -31143 64124 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 -30251 68852 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 -30251 68292 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 -30251 67470 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 66909 -30251 66910 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66065 -30251 66066 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 65505 -30251 65506 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 64683 -30251 64684 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 -30251 64124 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 -35117 62874 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 -35117 62314 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 -35117 61492 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 60931 -35117 60932 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60087 -35117 60088 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 59527 -35117 59528 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 58705 -35117 58706 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 -35117 58146 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 -34225 62874 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 -34225 62314 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 -34225 61492 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_61331_n34225#" 400 32000,560 "a_59405_n33067#" 400 48800,1044
device msubckt nfet_03v3 60931 -34225 60932 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_61331_n34225#" 400 32000,560
device msubckt nfet_03v3 60087 -34225 60088 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_59927_n34225#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 59527 -34225 59528 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_53676_n40268#" 400 48800,1044 "a_59927_n34225#" 400 32000,560
device msubckt nfet_03v3 58705 -34225 58706 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 -34225 58146 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 -33067 62874 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 -33067 62314 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 -33067 61492 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_61331_n33067#" 400 32000,560 "a_53676_n40268#" 400 48800,1044
device msubckt nfet_03v3 60931 -33067 60932 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_61331_n33067#" 400 32000,560
device msubckt nfet_03v3 60087 -33067 60088 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_59927_n33067#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 59527 -33067 59528 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_59405_n33067#" 400 48800,1044 "a_59927_n33067#" 400 32000,560
device msubckt nfet_03v3 58705 -33067 58706 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 -33067 58146 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 -32301 62874 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 -32301 62314 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 -32301 61492 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_61331_n32301#" 400 32000,560 "a_59405_n33067#" 400 48800,1044
device msubckt nfet_03v3 60931 -32301 60932 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_61331_n32301#" 400 32000,560
device msubckt nfet_03v3 60087 -32301 60088 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_59927_n32301#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 59527 -32301 59528 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_53676_n40268#" 400 48800,1044 "a_59927_n32301#" 400 32000,560
device msubckt nfet_03v3 58705 -32301 58706 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 -32301 58146 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 -31143 62874 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 -31143 62314 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 -31143 61492 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_61331_n31143#" 400 32000,560 "a_53676_n40268#" 400 48800,1044
device msubckt nfet_03v3 60931 -31143 60932 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_61331_n31143#" 400 32000,560
device msubckt nfet_03v3 60087 -31143 60088 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_59927_n31143#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 59527 -31143 59528 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_59405_n33067#" 800 0 "a_59405_n33067#" 400 48800,1044 "a_59927_n31143#" 400 32000,560
device msubckt nfet_03v3 58705 -31143 58706 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 -31143 58146 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 -30251 62874 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 -30251 62314 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 -30251 61492 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 60931 -30251 60932 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60087 -30251 60088 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 59527 -30251 59528 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 58705 -30251 58706 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 -30251 58146 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 -35117 56991 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 -35117 56431 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 -35117 55609 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 55048 -35117 55049 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 54204 -35117 54205 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 53644 -35117 53645 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52822 -35117 52823 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 -35117 52263 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 -34225 56991 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 -34225 56431 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 -34225 55609 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_55448_n34225#" 400 32000,560 "a_53522_n31143#" 400 48800,1044
device msubckt nfet_03v3 55048 -34225 55049 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_47838_n33199#" 400 48800,1044 "a_55448_n34225#" 400 32000,560
device msubckt nfet_03v3 54204 -34225 54205 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_54044_n34225#" 400 32000,560 "a_47838_n33199#" 400 48800,1044
device msubckt nfet_03v3 53644 -34225 53645 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_53522_n34225#" 400 48800,1044 "a_54044_n34225#" 400 32000,560
device msubckt nfet_03v3 52822 -34225 52823 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 -34225 52263 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 -33067 56991 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 -33067 56431 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 -33067 55609 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_55448_n33067#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 55048 -33067 55049 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "PRbiased_net_x5_0.IBN2" 400 48800,1044 "a_55448_n33067#" 400 32000,560
device msubckt nfet_03v3 54204 -33067 54205 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_54044_n33067#" 400 32000,560 "PRbiased_net_x5_0.IBN2" 400 48800,1044
device msubckt nfet_03v3 53644 -33067 53645 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_54044_n33067#" 400 32000,560
device msubckt nfet_03v3 52822 -33067 52823 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 -33067 52263 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 -32301 56991 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 -32301 56431 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 -32301 55609 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_55448_n32301#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 55048 -32301 55049 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "PRbiased_net_x5_0.IBN2" 400 48800,1044 "a_55448_n32301#" 400 32000,560
device msubckt nfet_03v3 54204 -32301 54205 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_54044_n32301#" 400 32000,560 "PRbiased_net_x5_0.IBN2" 400 48800,1044
device msubckt nfet_03v3 53644 -32301 53645 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_54044_n32301#" 400 32000,560
device msubckt nfet_03v3 52822 -32301 52823 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 -32301 52263 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 -31143 56991 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 -31143 56431 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 -31143 55609 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_55448_n31143#" 400 32000,560 "a_53522_n34225#" 400 48800,1044
device msubckt nfet_03v3 55048 -31143 55049 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_47838_n33199#" 400 48800,1044 "a_55448_n31143#" 400 32000,560
device msubckt nfet_03v3 54204 -31143 54205 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_54044_n31143#" 400 32000,560 "a_47838_n33199#" 400 48800,1044
device msubckt nfet_03v3 53644 -31143 53645 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_47666_n40208#" 800 0 "a_53522_n31143#" 400 48800,1044 "a_54044_n31143#" 400 32000,560
device msubckt nfet_03v3 52822 -31143 52823 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 -31143 52263 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 -30251 56991 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 -30251 56431 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 -30251 55609 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 55048 -30251 55049 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 54204 -30251 54205 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 53644 -30251 53645 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52822 -30251 52823 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 -30251 52263 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 -35117 51185 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 -35117 50625 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 -35117 49803 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 49242 -35117 49243 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 48398 -35117 48399 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 47838 -35117 47839 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 47016 -35117 47017 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 -35117 46457 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 -34225 51185 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 -34225 50625 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 -34225 49803 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_47838_n33199#" 800 0 "a_49642_n34225#" 400 32000,560 "a_47666_n39042#" 400 48800,1044
device msubckt nfet_03v3 49242 -34225 49243 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_47838_n33199#" 800 0 "PRbiased_net_x5_0.ITN2" 400 48800,1044 "a_49642_n34225#" 400 32000,560
device msubckt nfet_03v3 48398 -34225 48399 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN2" 800 0 "a_48238_n34225#" 400 32000,560 "PRbiased_net_x5_0.ITN2" 400 48800,1044
device msubckt nfet_03v3 47838 -34225 47839 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN2" 800 0 "a_47666_n40208#" 400 48800,1044 "a_48238_n34225#" 400 32000,560
device msubckt nfet_03v3 47016 -34225 47017 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 -34225 46457 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 -33067 51185 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 -33067 50625 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 -33067 49803 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN2" 800 0 "a_49642_n33067#" 400 32000,560 "a_47666_n40208#" 400 48800,1044
device msubckt nfet_03v3 49242 -33067 49243 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN2" 800 0 "PRbiased_net_x5_0.ITN2" 400 48800,1044 "a_49642_n33067#" 400 32000,560
device msubckt nfet_03v3 48398 -33067 48399 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_47838_n33199#" 800 0 "a_48238_n33067#" 400 32000,560 "PRbiased_net_x5_0.ITN2" 400 48800,1044
device msubckt nfet_03v3 47838 -33067 47839 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_47838_n33199#" 800 0 "a_47666_n39042#" 400 48800,1044 "a_48238_n33067#" 400 32000,560
device msubckt nfet_03v3 47016 -33067 47017 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 -33067 46457 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 -32301 51185 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 -32301 50625 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 -32301 49803 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_47838_n33199#" 800 0 "a_49642_n32301#" 400 32000,560 "a_47666_n39042#" 400 48800,1044
device msubckt nfet_03v3 49242 -32301 49243 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_47838_n33199#" 800 0 "PRbiased_net_x5_0.ITN2" 400 48800,1044 "a_49642_n32301#" 400 32000,560
device msubckt nfet_03v3 48398 -32301 48399 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN2" 800 0 "a_48238_n32301#" 400 32000,560 "PRbiased_net_x5_0.ITN2" 400 48800,1044
device msubckt nfet_03v3 47838 -32301 47839 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN2" 800 0 "a_47666_n40208#" 400 48800,1044 "a_48238_n32301#" 400 32000,560
device msubckt nfet_03v3 47016 -32301 47017 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 -32301 46457 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 -31143 51185 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 -31143 50625 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 -31143 49803 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN2" 800 0 "a_49642_n31143#" 400 32000,560 "a_47666_n40208#" 400 48800,1044
device msubckt nfet_03v3 49242 -31143 49243 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN2" 800 0 "PRbiased_net_x5_0.ITN2" 400 48800,1044 "a_49642_n31143#" 400 32000,560
device msubckt nfet_03v3 48398 -31143 48399 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_47838_n33199#" 800 0 "a_48238_n31143#" 400 32000,560 "PRbiased_net_x5_0.ITN2" 400 48800,1044
device msubckt nfet_03v3 47838 -31143 47839 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_47838_n33199#" 800 0 "a_47666_n39042#" 400 48800,1044 "a_48238_n31143#" 400 32000,560
device msubckt nfet_03v3 47016 -31143 47017 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 -31143 46457 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 -30251 51185 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 -30251 50625 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 -30251 49803 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 49242 -30251 49243 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 48398 -30251 48399 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 47838 -30251 47839 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 47016 -30251 47017 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 -30251 46457 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 -35117 45207 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 -35117 44647 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 -35117 43825 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 43264 -35117 43265 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 42420 -35117 42421 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 41860 -35117 41861 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 41038 -35117 41039 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 -35117 40479 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 -34225 45207 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 -34225 44647 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 -34225 43825 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_43664_n34225#" 400 32000,560 "a_41738_n33067#" 400 48800,1044
device msubckt nfet_03v3 43264 -34225 43265 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43664_n34225#" 400 32000,560
device msubckt nfet_03v3 42420 -34225 42421 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_42260_n34225#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 41860 -34225 41861 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_36009_n40268#" 400 48800,1044 "a_42260_n34225#" 400 32000,560
device msubckt nfet_03v3 41038 -34225 41039 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 -34225 40479 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 -33067 45207 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 -33067 44647 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 -33067 43825 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_43664_n33067#" 400 32000,560 "a_36009_n40268#" 400 48800,1044
device msubckt nfet_03v3 43264 -33067 43265 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43664_n33067#" 400 32000,560
device msubckt nfet_03v3 42420 -33067 42421 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_42260_n33067#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 41860 -33067 41861 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_41738_n33067#" 400 48800,1044 "a_42260_n33067#" 400 32000,560
device msubckt nfet_03v3 41038 -33067 41039 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 -33067 40479 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 -32301 45207 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 -32301 44647 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 -32301 43825 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_43664_n32301#" 400 32000,560 "a_41738_n33067#" 400 48800,1044
device msubckt nfet_03v3 43264 -32301 43265 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43664_n32301#" 400 32000,560
device msubckt nfet_03v3 42420 -32301 42421 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_42260_n32301#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 41860 -32301 41861 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_36009_n40268#" 400 48800,1044 "a_42260_n32301#" 400 32000,560
device msubckt nfet_03v3 41038 -32301 41039 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 -32301 40479 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 -31143 45207 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 -31143 44647 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 -31143 43825 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_43664_n31143#" 400 32000,560 "a_36009_n40268#" 400 48800,1044
device msubckt nfet_03v3 43264 -31143 43265 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43664_n31143#" 400 32000,560
device msubckt nfet_03v3 42420 -31143 42421 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_42260_n31143#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 41860 -31143 41861 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_41738_n33067#" 800 0 "a_41738_n33067#" 400 48800,1044 "a_42260_n31143#" 400 32000,560
device msubckt nfet_03v3 41038 -31143 41039 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 -31143 40479 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 -30251 45207 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 -30251 44647 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 -30251 43825 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 43264 -30251 43265 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 42420 -30251 42421 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 41860 -30251 41861 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 41038 -30251 41039 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 -30251 40479 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 -35117 39324 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 -35117 38764 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 -35117 37942 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 37381 -35117 37382 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 36537 -35117 36538 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 35977 -35117 35978 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 35155 -35117 35156 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 -35117 34596 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 -34225 39324 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 -34225 38764 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 -34225 37942 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_37781_n34225#" 400 32000,560 "a_35855_n31143#" 400 48800,1044
device msubckt nfet_03v3 37381 -34225 37382 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_30171_n33199#" 400 48800,1044 "a_37781_n34225#" 400 32000,560
device msubckt nfet_03v3 36537 -34225 36538 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_36377_n34225#" 400 32000,560 "a_30171_n33199#" 400 48800,1044
device msubckt nfet_03v3 35977 -34225 35978 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_35855_n34225#" 400 48800,1044 "a_36377_n34225#" 400 32000,560
device msubckt nfet_03v3 35155 -34225 35156 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 -34225 34596 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 -33067 39324 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 -33067 38764 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 -33067 37942 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_37781_n33067#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 37381 -33067 37382 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "PRbiased_net_x5_0.IBN1" 400 48800,1044 "a_37781_n33067#" 400 32000,560
device msubckt nfet_03v3 36537 -33067 36538 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_36377_n33067#" 400 32000,560 "PRbiased_net_x5_0.IBN1" 400 48800,1044
device msubckt nfet_03v3 35977 -33067 35978 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_36377_n33067#" 400 32000,560
device msubckt nfet_03v3 35155 -33067 35156 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 -33067 34596 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 -32301 39324 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 -32301 38764 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 -32301 37942 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_37781_n32301#" 400 32000,560 "PRbiased_net_x5_0.VDD" 400 48800,1044
device msubckt nfet_03v3 37381 -32301 37382 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "PRbiased_net_x5_0.IBN1" 400 48800,1044 "a_37781_n32301#" 400 32000,560
device msubckt nfet_03v3 36537 -32301 36538 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_36377_n32301#" 400 32000,560 "PRbiased_net_x5_0.IBN1" 400 48800,1044
device msubckt nfet_03v3 35977 -32301 35978 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "PRbiased_net_x5_0.VDD" 400 48800,1044 "a_36377_n32301#" 400 32000,560
device msubckt nfet_03v3 35155 -32301 35156 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 -32301 34596 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 -31143 39324 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 -31143 38764 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 -31143 37942 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_37781_n31143#" 400 32000,560 "a_35855_n34225#" 400 48800,1044
device msubckt nfet_03v3 37381 -31143 37382 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_30171_n33199#" 400 48800,1044 "a_37781_n31143#" 400 32000,560
device msubckt nfet_03v3 36537 -31143 36538 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_36377_n31143#" 400 32000,560 "a_30171_n33199#" 400 48800,1044
device msubckt nfet_03v3 35977 -31143 35978 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_29999_n40208#" 800 0 "a_35855_n31143#" 400 48800,1044 "a_36377_n31143#" 400 32000,560
device msubckt nfet_03v3 35155 -31143 35156 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 -31143 34596 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 -30251 39324 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 -30251 38764 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 -30251 37942 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 37381 -30251 37382 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 36537 -30251 36538 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 35977 -30251 35978 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 35155 -30251 35156 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 -30251 34596 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 -35117 33518 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 -35117 32958 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 -35117 32136 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 31575 -35117 31576 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 30731 -35117 30732 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 30171 -35117 30172 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 29349 -35117 29350 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 -35117 28790 -35116 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 -34225 33518 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 -34225 32958 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 -34225 32136 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_30171_n33199#" 800 0 "a_31975_n34225#" 400 32000,560 "a_29999_n39042#" 400 48800,1044
device msubckt nfet_03v3 31575 -34225 31576 -34224 l=400 w=400 "CM_n_net_1.VSS" "a_30171_n33199#" 800 0 "PRbiased_net_x5_0.ITN1" 400 48800,1044 "a_31975_n34225#" 400 32000,560
device msubckt nfet_03v3 30731 -34225 30732 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN1" 800 0 "a_30571_n34225#" 400 32000,560 "PRbiased_net_x5_0.ITN1" 400 48800,1044
device msubckt nfet_03v3 30171 -34225 30172 -34224 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN1" 800 0 "a_29999_n40208#" 400 48800,1044 "a_30571_n34225#" 400 32000,560
device msubckt nfet_03v3 29349 -34225 29350 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 -34225 28790 -34224 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 -33067 33518 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 -33067 32958 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 -33067 32136 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN1" 800 0 "a_31975_n33067#" 400 32000,560 "a_29999_n40208#" 400 48800,1044
device msubckt nfet_03v3 31575 -33067 31576 -33066 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN1" 800 0 "PRbiased_net_x5_0.ITN1" 400 48800,1044 "a_31975_n33067#" 400 32000,560
device msubckt nfet_03v3 30731 -33067 30732 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_30171_n33199#" 800 0 "a_30571_n33067#" 400 32000,560 "PRbiased_net_x5_0.ITN1" 400 48800,1044
device msubckt nfet_03v3 30171 -33067 30172 -33066 l=400 w=400 "CM_n_net_1.VSS" "a_30171_n33199#" 800 0 "a_29999_n39042#" 400 48800,1044 "a_30571_n33067#" 400 32000,560
device msubckt nfet_03v3 29349 -33067 29350 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 -33067 28790 -33066 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 -32301 33518 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 -32301 32958 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 -32301 32136 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_30171_n33199#" 800 0 "a_31975_n32301#" 400 32000,560 "a_29999_n39042#" 400 48800,1044
device msubckt nfet_03v3 31575 -32301 31576 -32300 l=400 w=400 "CM_n_net_1.VSS" "a_30171_n33199#" 800 0 "PRbiased_net_x5_0.ITN1" 400 48800,1044 "a_31975_n32301#" 400 32000,560
device msubckt nfet_03v3 30731 -32301 30732 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN1" 800 0 "a_30571_n32301#" 400 32000,560 "PRbiased_net_x5_0.ITN1" 400 48800,1044
device msubckt nfet_03v3 30171 -32301 30172 -32300 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN1" 800 0 "a_29999_n40208#" 400 48800,1044 "a_30571_n32301#" 400 32000,560
device msubckt nfet_03v3 29349 -32301 29350 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 -32301 28790 -32300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 -31143 33518 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 -31143 32958 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 -31143 32136 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN1" 800 0 "a_31975_n31143#" 400 32000,560 "a_29999_n40208#" 400 48800,1044
device msubckt nfet_03v3 31575 -31143 31576 -31142 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_0.IBN1" 800 0 "PRbiased_net_x5_0.ITN1" 400 48800,1044 "a_31975_n31143#" 400 32000,560
device msubckt nfet_03v3 30731 -31143 30732 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_30171_n33199#" 800 0 "a_30571_n31143#" 400 32000,560 "PRbiased_net_x5_0.ITN1" 400 48800,1044
device msubckt nfet_03v3 30171 -31143 30172 -31142 l=400 w=400 "CM_n_net_1.VSS" "a_30171_n33199#" 800 0 "a_29999_n39042#" 400 48800,1044 "a_30571_n31143#" 400 32000,560
device msubckt nfet_03v3 29349 -31143 29350 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 -31143 28790 -31142 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 -30251 33518 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 -30251 32958 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 -30251 32136 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 31575 -30251 31576 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 30731 -30251 30732 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 30171 -30251 30172 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 29349 -30251 29350 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 -30251 28790 -30250 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt pfet_03v3 115632 -23991 115633 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -23991 114738 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 113899 -23991 113900 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 113331 -23991 113332 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 112763 -23991 112764 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111925 -23991 111926 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111030 -23991 111031 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -22968 115633 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -22968 114738 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n22968#" 400 52000,1060 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 113899 -22968 113900 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n22968#" 400 33600,568 "a_114299_n22968#" 400 52000,1060
device msubckt pfet_03v3 113331 -22968 113332 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n22968#" 400 33600,568 "a_113731_n22968#" 400 33600,568
device msubckt pfet_03v3 112763 -22968 112764 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n22968#" 400 52000,1060 "a_113163_n22968#" 400 33600,568
device msubckt pfet_03v3 111925 -22968 111926 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n22968#" 400 52000,1060 "a_112325_n22968#" 400 52000,1060
device msubckt pfet_03v3 111030 -22968 111031 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -22063 115633 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -22063 114738 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n22063#" 400 52000,1060 "a_115137_n22063#" 400 52000,1060
device msubckt pfet_03v3 113899 -22063 113900 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n22063#" 400 33600,568 "a_114299_n22063#" 400 52000,1060
device msubckt pfet_03v3 113331 -22063 113332 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n22063#" 400 33600,568 "a_113731_n22063#" 400 33600,568
device msubckt pfet_03v3 112763 -22063 112764 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n22063#" 400 52000,1060 "a_113163_n22063#" 400 33600,568
device msubckt pfet_03v3 111925 -22063 111926 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "a_112325_n22063#" 400 52000,1060
device msubckt pfet_03v3 111030 -22063 111031 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -21158 115633 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -21158 114738 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n21158#" 400 52000,1060 "a_115137_n22063#" 400 52000,1060
device msubckt pfet_03v3 113899 -21158 113900 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n21158#" 400 33600,568 "a_114299_n21158#" 400 52000,1060
device msubckt pfet_03v3 113331 -21158 113332 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n21158#" 400 33600,568 "a_113731_n21158#" 400 33600,568
device msubckt pfet_03v3 112763 -21158 112764 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n21158#" 400 52000,1060 "a_113163_n21158#" 400 33600,568
device msubckt pfet_03v3 111925 -21158 111926 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n21158#" 400 52000,1060 "a_112325_n21158#" 400 52000,1060
device msubckt pfet_03v3 111030 -21158 111031 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -20253 115633 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -20253 114738 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n20253#" 400 52000,1060 "a_115137_n20253#" 400 52000,1060
device msubckt pfet_03v3 113899 -20253 113900 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n20253#" 400 33600,568 "a_114299_n20253#" 400 52000,1060
device msubckt pfet_03v3 113331 -20253 113332 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n20253#" 400 33600,568 "a_113731_n20253#" 400 33600,568
device msubckt pfet_03v3 112763 -20253 112764 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n20253#" 400 52000,1060 "a_113163_n20253#" 400 33600,568
device msubckt pfet_03v3 111925 -20253 111926 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n21158#" 400 52000,1060 "a_112325_n20253#" 400 52000,1060
device msubckt pfet_03v3 111030 -20253 111031 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -19348 115633 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -19348 114738 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT12" 400 52000,1060 "a_115137_n19348#" 400 52000,1060
device msubckt pfet_03v3 113899 -19348 113900 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 52000,1060
device msubckt pfet_03v3 113331 -19348 113332 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 112763 -19348 112764 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 111925 -19348 111926 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n22968#" 400 52000,1060 "a_112325_n19348#" 400 52000,1060
device msubckt pfet_03v3 111030 -19348 111031 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -18443 115633 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -18443 114738 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114607_n18443#" 400 52000,1060 "a_115137_n19348#" 400 52000,1060
device msubckt pfet_03v3 113899 -18443 113900 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 113331 -18443 113332 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 112763 -18443 112764 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 52000,1060 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 111925 -18443 111926 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n18443#" 400 52000,1060 "a_112325_n19348#" 400 52000,1060
device msubckt pfet_03v3 111030 -18443 111031 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -17538 115633 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -17538 114738 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n17538#" 400 52000,1060 "a_115137_n20253#" 400 52000,1060
device msubckt pfet_03v3 113899 -17538 113900 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n17538#" 400 33600,568 "a_114299_n17538#" 400 52000,1060
device msubckt pfet_03v3 113331 -17538 113332 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n17538#" 400 33600,568 "a_113731_n17538#" 400 33600,568
device msubckt pfet_03v3 112763 -17538 112764 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n17538#" 400 52000,1060 "a_113163_n17538#" 400 33600,568
device msubckt pfet_03v3 111925 -17538 111926 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n17538#" 400 52000,1060 "a_112325_n17538#" 400 52000,1060
device msubckt pfet_03v3 111030 -17538 111031 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -16633 115633 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -16633 114738 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n16633#" 400 52000,1060 "a_115137_n16633#" 400 52000,1060
device msubckt pfet_03v3 113899 -16633 113900 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n16633#" 400 33600,568 "a_114299_n16633#" 400 52000,1060
device msubckt pfet_03v3 113331 -16633 113332 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n16633#" 400 33600,568 "a_113731_n16633#" 400 33600,568
device msubckt pfet_03v3 112763 -16633 112764 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n16633#" 400 52000,1060 "a_113163_n16633#" 400 33600,568
device msubckt pfet_03v3 111925 -16633 111926 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n17538#" 400 52000,1060 "a_112325_n16633#" 400 52000,1060
device msubckt pfet_03v3 111030 -16633 111031 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -15728 115633 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -15728 114738 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n15728#" 400 52000,1060 "a_115137_n16633#" 400 52000,1060
device msubckt pfet_03v3 113899 -15728 113900 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n15728#" 400 33600,568 "a_114299_n15728#" 400 52000,1060
device msubckt pfet_03v3 113331 -15728 113332 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n15728#" 400 33600,568 "a_113731_n15728#" 400 33600,568
device msubckt pfet_03v3 112763 -15728 112764 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n15728#" 400 52000,1060 "a_113163_n15728#" 400 33600,568
device msubckt pfet_03v3 111925 -15728 111926 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT11" 400 52000,1060 "a_112325_n15728#" 400 52000,1060
device msubckt pfet_03v3 111030 -15728 111031 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -14823 115633 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -14823 114738 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n14823#" 400 52000,1060 "a_114607_n18443#" 400 52000,1060
device msubckt pfet_03v3 113899 -14823 113900 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n14823#" 400 33600,568 "a_114299_n14823#" 400 52000,1060
device msubckt pfet_03v3 113331 -14823 113332 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n14823#" 400 33600,568 "a_113731_n14823#" 400 33600,568
device msubckt pfet_03v3 112763 -14823 112764 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n14823#" 400 52000,1060 "a_113163_n14823#" 400 33600,568
device msubckt pfet_03v3 111925 -14823 111926 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n18443#" 400 52000,1060 "a_112325_n14823#" 400 52000,1060
device msubckt pfet_03v3 111030 -14823 111031 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -13800 115633 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -13800 114738 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 113899 -13800 113900 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 113331 -13800 113332 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 112763 -13800 112764 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111925 -13800 111926 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111030 -13800 111031 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -23991 109935 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -23991 109040 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108201 -23991 108202 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 107633 -23991 107634 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 107065 -23991 107066 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 106227 -23991 106228 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 105332 -23991 105333 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -22968 109935 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -22968 109040 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n22968#" 400 52000,1060 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 108201 -22968 108202 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n22968#" 400 33600,568 "a_108601_n22968#" 400 52000,1060
device msubckt pfet_03v3 107633 -22968 107634 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n22968#" 400 33600,568 "a_108033_n22968#" 400 33600,568
device msubckt pfet_03v3 107065 -22968 107066 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n22968#" 400 52000,1060 "a_107465_n22968#" 400 33600,568
device msubckt pfet_03v3 106227 -22968 106228 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n22968#" 400 52000,1060 "a_106627_n22968#" 400 52000,1060
device msubckt pfet_03v3 105332 -22968 105333 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -22063 109935 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -22063 109040 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n22063#" 400 52000,1060 "a_109439_n22063#" 400 52000,1060
device msubckt pfet_03v3 108201 -22063 108202 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n22063#" 400 33600,568 "a_108601_n22063#" 400 52000,1060
device msubckt pfet_03v3 107633 -22063 107634 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n22063#" 400 33600,568 "a_108033_n22063#" 400 33600,568
device msubckt pfet_03v3 107065 -22063 107066 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n22063#" 400 52000,1060 "a_107465_n22063#" 400 33600,568
device msubckt pfet_03v3 106227 -22063 106228 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "a_106627_n22063#" 400 52000,1060
device msubckt pfet_03v3 105332 -22063 105333 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -21158 109935 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -21158 109040 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n21158#" 400 52000,1060 "a_109439_n22063#" 400 52000,1060
device msubckt pfet_03v3 108201 -21158 108202 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n21158#" 400 33600,568 "a_108601_n21158#" 400 52000,1060
device msubckt pfet_03v3 107633 -21158 107634 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n21158#" 400 33600,568 "a_108033_n21158#" 400 33600,568
device msubckt pfet_03v3 107065 -21158 107066 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n21158#" 400 52000,1060 "a_107465_n21158#" 400 33600,568
device msubckt pfet_03v3 106227 -21158 106228 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n21158#" 400 52000,1060 "a_106627_n21158#" 400 52000,1060
device msubckt pfet_03v3 105332 -21158 105333 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -20253 109935 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -20253 109040 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n20253#" 400 52000,1060 "a_109439_n20253#" 400 52000,1060
device msubckt pfet_03v3 108201 -20253 108202 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n20253#" 400 33600,568 "a_108601_n20253#" 400 52000,1060
device msubckt pfet_03v3 107633 -20253 107634 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n20253#" 400 33600,568 "a_108033_n20253#" 400 33600,568
device msubckt pfet_03v3 107065 -20253 107066 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n20253#" 400 52000,1060 "a_107465_n20253#" 400 33600,568
device msubckt pfet_03v3 106227 -20253 106228 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n21158#" 400 52000,1060 "a_106627_n20253#" 400 52000,1060
device msubckt pfet_03v3 105332 -20253 105333 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -19348 109935 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -19348 109040 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT10" 400 52000,1060 "a_109439_n19348#" 400 52000,1060
device msubckt pfet_03v3 108201 -19348 108202 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 52000,1060
device msubckt pfet_03v3 107633 -19348 107634 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 107065 -19348 107066 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 106227 -19348 106228 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n22968#" 400 52000,1060 "a_106627_n19348#" 400 52000,1060
device msubckt pfet_03v3 105332 -19348 105333 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -18443 109935 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -18443 109040 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108909_n18443#" 400 52000,1060 "a_109439_n19348#" 400 52000,1060
device msubckt pfet_03v3 108201 -18443 108202 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 107633 -18443 107634 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 107065 -18443 107066 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 52000,1060 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 106227 -18443 106228 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n18443#" 400 52000,1060 "a_106627_n19348#" 400 52000,1060
device msubckt pfet_03v3 105332 -18443 105333 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -17538 109935 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -17538 109040 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n17538#" 400 52000,1060 "a_109439_n20253#" 400 52000,1060
device msubckt pfet_03v3 108201 -17538 108202 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n17538#" 400 33600,568 "a_108601_n17538#" 400 52000,1060
device msubckt pfet_03v3 107633 -17538 107634 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n17538#" 400 33600,568 "a_108033_n17538#" 400 33600,568
device msubckt pfet_03v3 107065 -17538 107066 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n17538#" 400 52000,1060 "a_107465_n17538#" 400 33600,568
device msubckt pfet_03v3 106227 -17538 106228 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n17538#" 400 52000,1060 "a_106627_n17538#" 400 52000,1060
device msubckt pfet_03v3 105332 -17538 105333 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -16633 109935 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -16633 109040 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n16633#" 400 52000,1060 "a_109439_n16633#" 400 52000,1060
device msubckt pfet_03v3 108201 -16633 108202 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n16633#" 400 33600,568 "a_108601_n16633#" 400 52000,1060
device msubckt pfet_03v3 107633 -16633 107634 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n16633#" 400 33600,568 "a_108033_n16633#" 400 33600,568
device msubckt pfet_03v3 107065 -16633 107066 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n16633#" 400 52000,1060 "a_107465_n16633#" 400 33600,568
device msubckt pfet_03v3 106227 -16633 106228 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n17538#" 400 52000,1060 "a_106627_n16633#" 400 52000,1060
device msubckt pfet_03v3 105332 -16633 105333 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -15728 109935 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -15728 109040 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n15728#" 400 52000,1060 "a_109439_n16633#" 400 52000,1060
device msubckt pfet_03v3 108201 -15728 108202 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n15728#" 400 33600,568 "a_108601_n15728#" 400 52000,1060
device msubckt pfet_03v3 107633 -15728 107634 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n15728#" 400 33600,568 "a_108033_n15728#" 400 33600,568
device msubckt pfet_03v3 107065 -15728 107066 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n15728#" 400 52000,1060 "a_107465_n15728#" 400 33600,568
device msubckt pfet_03v3 106227 -15728 106228 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT9" 400 52000,1060 "a_106627_n15728#" 400 52000,1060
device msubckt pfet_03v3 105332 -15728 105333 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -14823 109935 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -14823 109040 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n14823#" 400 52000,1060 "a_108909_n18443#" 400 52000,1060
device msubckt pfet_03v3 108201 -14823 108202 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n14823#" 400 33600,568 "a_108601_n14823#" 400 52000,1060
device msubckt pfet_03v3 107633 -14823 107634 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n14823#" 400 33600,568 "a_108033_n14823#" 400 33600,568
device msubckt pfet_03v3 107065 -14823 107066 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n14823#" 400 52000,1060 "a_107465_n14823#" 400 33600,568
device msubckt pfet_03v3 106227 -14823 106228 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n18443#" 400 52000,1060 "a_106627_n14823#" 400 52000,1060
device msubckt pfet_03v3 105332 -14823 105333 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -13800 109935 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -13800 109040 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108201 -13800 108202 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 107633 -13800 107634 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 107065 -13800 107066 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 106227 -13800 106228 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 105332 -13800 105333 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -23991 104237 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -23991 103342 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102503 -23991 102504 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 101935 -23991 101936 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 101367 -23991 101368 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 100529 -23991 100530 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 99634 -23991 99635 -23990 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -22968 104237 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -22968 103342 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n22968#" 400 52000,1060 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 102503 -22968 102504 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n22968#" 400 33600,568 "a_102903_n22968#" 400 52000,1060
device msubckt pfet_03v3 101935 -22968 101936 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n22968#" 400 33600,568 "a_102335_n22968#" 400 33600,568
device msubckt pfet_03v3 101367 -22968 101368 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n22968#" 400 52000,1060 "a_101767_n22968#" 400 33600,568
device msubckt pfet_03v3 100529 -22968 100530 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n22968#" 400 52000,1060 "a_100929_n22968#" 400 52000,1060
device msubckt pfet_03v3 99634 -22968 99635 -22967 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -22063 104237 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -22063 103342 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n22063#" 400 52000,1060 "a_103741_n22063#" 400 52000,1060
device msubckt pfet_03v3 102503 -22063 102504 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n22063#" 400 33600,568 "a_102903_n22063#" 400 52000,1060
device msubckt pfet_03v3 101935 -22063 101936 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n22063#" 400 33600,568 "a_102335_n22063#" 400 33600,568
device msubckt pfet_03v3 101367 -22063 101368 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n22063#" 400 52000,1060 "a_101767_n22063#" 400 33600,568
device msubckt pfet_03v3 100529 -22063 100530 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "a_100929_n22063#" 400 52000,1060
device msubckt pfet_03v3 99634 -22063 99635 -22062 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -21158 104237 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -21158 103342 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n21158#" 400 52000,1060 "a_103741_n22063#" 400 52000,1060
device msubckt pfet_03v3 102503 -21158 102504 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n21158#" 400 33600,568 "a_102903_n21158#" 400 52000,1060
device msubckt pfet_03v3 101935 -21158 101936 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n21158#" 400 33600,568 "a_102335_n21158#" 400 33600,568
device msubckt pfet_03v3 101367 -21158 101368 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n21158#" 400 52000,1060 "a_101767_n21158#" 400 33600,568
device msubckt pfet_03v3 100529 -21158 100530 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n21158#" 400 52000,1060 "a_100929_n21158#" 400 52000,1060
device msubckt pfet_03v3 99634 -21158 99635 -21157 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -20253 104237 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -20253 103342 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n20253#" 400 52000,1060 "a_103741_n20253#" 400 52000,1060
device msubckt pfet_03v3 102503 -20253 102504 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n20253#" 400 33600,568 "a_102903_n20253#" 400 52000,1060
device msubckt pfet_03v3 101935 -20253 101936 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n20253#" 400 33600,568 "a_102335_n20253#" 400 33600,568
device msubckt pfet_03v3 101367 -20253 101368 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n20253#" 400 52000,1060 "a_101767_n20253#" 400 33600,568
device msubckt pfet_03v3 100529 -20253 100530 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n21158#" 400 52000,1060 "a_100929_n20253#" 400 52000,1060
device msubckt pfet_03v3 99634 -20253 99635 -20252 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -19348 104237 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -19348 103342 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT8" 400 52000,1060 "a_103741_n19348#" 400 52000,1060
device msubckt pfet_03v3 102503 -19348 102504 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 52000,1060
device msubckt pfet_03v3 101935 -19348 101936 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 101367 -19348 101368 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 100529 -19348 100530 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n22968#" 400 52000,1060 "a_100929_n19348#" 400 52000,1060
device msubckt pfet_03v3 99634 -19348 99635 -19347 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -18443 104237 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -18443 103342 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_103211_n18443#" 400 52000,1060 "a_103741_n19348#" 400 52000,1060
device msubckt pfet_03v3 102503 -18443 102504 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 101935 -18443 101936 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 101367 -18443 101368 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 52000,1060 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 100529 -18443 100530 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n18443#" 400 52000,1060 "a_100929_n19348#" 400 52000,1060
device msubckt pfet_03v3 99634 -18443 99635 -18442 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -17538 104237 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -17538 103342 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n17538#" 400 52000,1060 "a_103741_n20253#" 400 52000,1060
device msubckt pfet_03v3 102503 -17538 102504 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n17538#" 400 33600,568 "a_102903_n17538#" 400 52000,1060
device msubckt pfet_03v3 101935 -17538 101936 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n17538#" 400 33600,568 "a_102335_n17538#" 400 33600,568
device msubckt pfet_03v3 101367 -17538 101368 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n17538#" 400 52000,1060 "a_101767_n17538#" 400 33600,568
device msubckt pfet_03v3 100529 -17538 100530 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n17538#" 400 52000,1060 "a_100929_n17538#" 400 52000,1060
device msubckt pfet_03v3 99634 -17538 99635 -17537 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -16633 104237 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -16633 103342 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n16633#" 400 52000,1060 "a_103741_n16633#" 400 52000,1060
device msubckt pfet_03v3 102503 -16633 102504 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n16633#" 400 33600,568 "a_102903_n16633#" 400 52000,1060
device msubckt pfet_03v3 101935 -16633 101936 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n16633#" 400 33600,568 "a_102335_n16633#" 400 33600,568
device msubckt pfet_03v3 101367 -16633 101368 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n16633#" 400 52000,1060 "a_101767_n16633#" 400 33600,568
device msubckt pfet_03v3 100529 -16633 100530 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n17538#" 400 52000,1060 "a_100929_n16633#" 400 52000,1060
device msubckt pfet_03v3 99634 -16633 99635 -16632 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -15728 104237 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -15728 103342 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n15728#" 400 52000,1060 "a_103741_n16633#" 400 52000,1060
device msubckt pfet_03v3 102503 -15728 102504 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n15728#" 400 33600,568 "a_102903_n15728#" 400 52000,1060
device msubckt pfet_03v3 101935 -15728 101936 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n15728#" 400 33600,568 "a_102335_n15728#" 400 33600,568
device msubckt pfet_03v3 101367 -15728 101368 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n15728#" 400 52000,1060 "a_101767_n15728#" 400 33600,568
device msubckt pfet_03v3 100529 -15728 100530 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT7" 400 52000,1060 "a_100929_n15728#" 400 52000,1060
device msubckt pfet_03v3 99634 -15728 99635 -15727 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -14823 104237 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -14823 103342 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n14823#" 400 52000,1060 "a_103211_n18443#" 400 52000,1060
device msubckt pfet_03v3 102503 -14823 102504 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n14823#" 400 33600,568 "a_102903_n14823#" 400 52000,1060
device msubckt pfet_03v3 101935 -14823 101936 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n14823#" 400 33600,568 "a_102335_n14823#" 400 33600,568
device msubckt pfet_03v3 101367 -14823 101368 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n14823#" 400 52000,1060 "a_101767_n14823#" 400 33600,568
device msubckt pfet_03v3 100529 -14823 100530 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n18443#" 400 52000,1060 "a_100929_n14823#" 400 52000,1060
device msubckt pfet_03v3 99634 -14823 99635 -14822 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -13800 104237 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -13800 103342 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102503 -13800 102504 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 101935 -13800 101936 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 101367 -13800 101368 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 100529 -13800 100530 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 99634 -13800 99635 -13799 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -24110 98250 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -24110 97355 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96516 -24110 96517 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 95948 -24110 95949 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 95380 -24110 95381 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 94542 -24110 94543 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 93647 -24110 93648 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -23087 98250 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -23087 97355 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n23087#" 400 52000,1060 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 96516 -23087 96517 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n23087#" 400 33600,568 "a_96916_n23087#" 400 52000,1060
device msubckt pfet_03v3 95948 -23087 95949 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n23087#" 400 33600,568 "a_96348_n23087#" 400 33600,568
device msubckt pfet_03v3 95380 -23087 95381 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n23087#" 400 52000,1060 "a_95780_n23087#" 400 33600,568
device msubckt pfet_03v3 94542 -23087 94543 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n23087#" 400 52000,1060 "a_94942_n23087#" 400 52000,1060
device msubckt pfet_03v3 93647 -23087 93648 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -22182 98250 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -22182 97355 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n22182#" 400 52000,1060 "a_97754_n22182#" 400 52000,1060
device msubckt pfet_03v3 96516 -22182 96517 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n22182#" 400 33600,568 "a_96916_n22182#" 400 52000,1060
device msubckt pfet_03v3 95948 -22182 95949 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n22182#" 400 33600,568 "a_96348_n22182#" 400 33600,568
device msubckt pfet_03v3 95380 -22182 95381 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n22182#" 400 52000,1060 "a_95780_n22182#" 400 33600,568
device msubckt pfet_03v3 94542 -22182 94543 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "a_94942_n22182#" 400 52000,1060
device msubckt pfet_03v3 93647 -22182 93648 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -21277 98250 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -21277 97355 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n21277#" 400 52000,1060 "a_97754_n22182#" 400 52000,1060
device msubckt pfet_03v3 96516 -21277 96517 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n21277#" 400 33600,568 "a_96916_n21277#" 400 52000,1060
device msubckt pfet_03v3 95948 -21277 95949 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n21277#" 400 33600,568 "a_96348_n21277#" 400 33600,568
device msubckt pfet_03v3 95380 -21277 95381 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n21277#" 400 52000,1060 "a_95780_n21277#" 400 33600,568
device msubckt pfet_03v3 94542 -21277 94543 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n21277#" 400 52000,1060 "a_94942_n21277#" 400 52000,1060
device msubckt pfet_03v3 93647 -21277 93648 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -20372 98250 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -20372 97355 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n20372#" 400 52000,1060 "a_97754_n20372#" 400 52000,1060
device msubckt pfet_03v3 96516 -20372 96517 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n20372#" 400 33600,568 "a_96916_n20372#" 400 52000,1060
device msubckt pfet_03v3 95948 -20372 95949 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n20372#" 400 33600,568 "a_96348_n20372#" 400 33600,568
device msubckt pfet_03v3 95380 -20372 95381 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n20372#" 400 52000,1060 "a_95780_n20372#" 400 33600,568
device msubckt pfet_03v3 94542 -20372 94543 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n21277#" 400 52000,1060 "a_94942_n20372#" 400 52000,1060
device msubckt pfet_03v3 93647 -20372 93648 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -19467 98250 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -19467 97355 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT12" 400 52000,1060 "a_97754_n19467#" 400 52000,1060
device msubckt pfet_03v3 96516 -19467 96517 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 52000,1060
device msubckt pfet_03v3 95948 -19467 95949 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 95380 -19467 95381 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 94542 -19467 94543 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n23087#" 400 52000,1060 "a_94942_n19467#" 400 52000,1060
device msubckt pfet_03v3 93647 -19467 93648 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -18562 98250 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -18562 97355 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_97224_n18562#" 400 52000,1060 "a_97754_n19467#" 400 52000,1060
device msubckt pfet_03v3 96516 -18562 96517 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 95948 -18562 95949 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 95380 -18562 95381 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 52000,1060 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 94542 -18562 94543 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n18562#" 400 52000,1060 "a_94942_n19467#" 400 52000,1060
device msubckt pfet_03v3 93647 -18562 93648 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -17657 98250 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -17657 97355 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n17657#" 400 52000,1060 "a_97754_n20372#" 400 52000,1060
device msubckt pfet_03v3 96516 -17657 96517 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n17657#" 400 33600,568 "a_96916_n17657#" 400 52000,1060
device msubckt pfet_03v3 95948 -17657 95949 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n17657#" 400 33600,568 "a_96348_n17657#" 400 33600,568
device msubckt pfet_03v3 95380 -17657 95381 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n17657#" 400 52000,1060 "a_95780_n17657#" 400 33600,568
device msubckt pfet_03v3 94542 -17657 94543 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n17657#" 400 52000,1060 "a_94942_n17657#" 400 52000,1060
device msubckt pfet_03v3 93647 -17657 93648 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -16752 98250 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -16752 97355 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n16752#" 400 52000,1060 "a_97754_n16752#" 400 52000,1060
device msubckt pfet_03v3 96516 -16752 96517 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n16752#" 400 33600,568 "a_96916_n16752#" 400 52000,1060
device msubckt pfet_03v3 95948 -16752 95949 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n16752#" 400 33600,568 "a_96348_n16752#" 400 33600,568
device msubckt pfet_03v3 95380 -16752 95381 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n16752#" 400 52000,1060 "a_95780_n16752#" 400 33600,568
device msubckt pfet_03v3 94542 -16752 94543 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n17657#" 400 52000,1060 "a_94942_n16752#" 400 52000,1060
device msubckt pfet_03v3 93647 -16752 93648 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -15847 98250 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -15847 97355 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n15847#" 400 52000,1060 "a_97754_n16752#" 400 52000,1060
device msubckt pfet_03v3 96516 -15847 96517 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n15847#" 400 33600,568 "a_96916_n15847#" 400 52000,1060
device msubckt pfet_03v3 95948 -15847 95949 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n15847#" 400 33600,568 "a_96348_n15847#" 400 33600,568
device msubckt pfet_03v3 95380 -15847 95381 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n15847#" 400 52000,1060 "a_95780_n15847#" 400 33600,568
device msubckt pfet_03v3 94542 -15847 94543 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT11" 400 52000,1060 "a_94942_n15847#" 400 52000,1060
device msubckt pfet_03v3 93647 -15847 93648 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -14942 98250 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -14942 97355 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n14942#" 400 52000,1060 "a_97224_n18562#" 400 52000,1060
device msubckt pfet_03v3 96516 -14942 96517 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n14942#" 400 33600,568 "a_96916_n14942#" 400 52000,1060
device msubckt pfet_03v3 95948 -14942 95949 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n14942#" 400 33600,568 "a_96348_n14942#" 400 33600,568
device msubckt pfet_03v3 95380 -14942 95381 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n14942#" 400 52000,1060 "a_95780_n14942#" 400 33600,568
device msubckt pfet_03v3 94542 -14942 94543 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n18562#" 400 52000,1060 "a_94942_n14942#" 400 52000,1060
device msubckt pfet_03v3 93647 -14942 93648 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -13919 98250 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -13919 97355 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96516 -13919 96517 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 95948 -13919 95949 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 95380 -13919 95381 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 94542 -13919 94543 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 93647 -13919 93648 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -24110 92552 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -24110 91657 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90818 -24110 90819 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 90250 -24110 90251 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 89682 -24110 89683 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 88844 -24110 88845 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 87949 -24110 87950 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -23087 92552 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -23087 91657 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n23087#" 400 52000,1060 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 90818 -23087 90819 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n23087#" 400 33600,568 "a_91218_n23087#" 400 52000,1060
device msubckt pfet_03v3 90250 -23087 90251 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n23087#" 400 33600,568 "a_90650_n23087#" 400 33600,568
device msubckt pfet_03v3 89682 -23087 89683 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n23087#" 400 52000,1060 "a_90082_n23087#" 400 33600,568
device msubckt pfet_03v3 88844 -23087 88845 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n23087#" 400 52000,1060 "a_89244_n23087#" 400 52000,1060
device msubckt pfet_03v3 87949 -23087 87950 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -22182 92552 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -22182 91657 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n22182#" 400 52000,1060 "a_92056_n22182#" 400 52000,1060
device msubckt pfet_03v3 90818 -22182 90819 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n22182#" 400 33600,568 "a_91218_n22182#" 400 52000,1060
device msubckt pfet_03v3 90250 -22182 90251 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n22182#" 400 33600,568 "a_90650_n22182#" 400 33600,568
device msubckt pfet_03v3 89682 -22182 89683 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n22182#" 400 52000,1060 "a_90082_n22182#" 400 33600,568
device msubckt pfet_03v3 88844 -22182 88845 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "a_89244_n22182#" 400 52000,1060
device msubckt pfet_03v3 87949 -22182 87950 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -21277 92552 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -21277 91657 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n21277#" 400 52000,1060 "a_92056_n22182#" 400 52000,1060
device msubckt pfet_03v3 90818 -21277 90819 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n21277#" 400 33600,568 "a_91218_n21277#" 400 52000,1060
device msubckt pfet_03v3 90250 -21277 90251 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n21277#" 400 33600,568 "a_90650_n21277#" 400 33600,568
device msubckt pfet_03v3 89682 -21277 89683 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n21277#" 400 52000,1060 "a_90082_n21277#" 400 33600,568
device msubckt pfet_03v3 88844 -21277 88845 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n21277#" 400 52000,1060 "a_89244_n21277#" 400 52000,1060
device msubckt pfet_03v3 87949 -21277 87950 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -20372 92552 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -20372 91657 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n20372#" 400 52000,1060 "a_92056_n20372#" 400 52000,1060
device msubckt pfet_03v3 90818 -20372 90819 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n20372#" 400 33600,568 "a_91218_n20372#" 400 52000,1060
device msubckt pfet_03v3 90250 -20372 90251 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n20372#" 400 33600,568 "a_90650_n20372#" 400 33600,568
device msubckt pfet_03v3 89682 -20372 89683 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n20372#" 400 52000,1060 "a_90082_n20372#" 400 33600,568
device msubckt pfet_03v3 88844 -20372 88845 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n21277#" 400 52000,1060 "a_89244_n20372#" 400 52000,1060
device msubckt pfet_03v3 87949 -20372 87950 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -19467 92552 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -19467 91657 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT10" 400 52000,1060 "a_92056_n19467#" 400 52000,1060
device msubckt pfet_03v3 90818 -19467 90819 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 52000,1060
device msubckt pfet_03v3 90250 -19467 90251 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 89682 -19467 89683 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 88844 -19467 88845 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n23087#" 400 52000,1060 "a_89244_n19467#" 400 52000,1060
device msubckt pfet_03v3 87949 -19467 87950 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -18562 92552 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -18562 91657 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91526_n18562#" 400 52000,1060 "a_92056_n19467#" 400 52000,1060
device msubckt pfet_03v3 90818 -18562 90819 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 90250 -18562 90251 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 89682 -18562 89683 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 52000,1060 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 88844 -18562 88845 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n18562#" 400 52000,1060 "a_89244_n19467#" 400 52000,1060
device msubckt pfet_03v3 87949 -18562 87950 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -17657 92552 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -17657 91657 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n17657#" 400 52000,1060 "a_92056_n20372#" 400 52000,1060
device msubckt pfet_03v3 90818 -17657 90819 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n17657#" 400 33600,568 "a_91218_n17657#" 400 52000,1060
device msubckt pfet_03v3 90250 -17657 90251 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n17657#" 400 33600,568 "a_90650_n17657#" 400 33600,568
device msubckt pfet_03v3 89682 -17657 89683 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n17657#" 400 52000,1060 "a_90082_n17657#" 400 33600,568
device msubckt pfet_03v3 88844 -17657 88845 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n17657#" 400 52000,1060 "a_89244_n17657#" 400 52000,1060
device msubckt pfet_03v3 87949 -17657 87950 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -16752 92552 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -16752 91657 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n16752#" 400 52000,1060 "a_92056_n16752#" 400 52000,1060
device msubckt pfet_03v3 90818 -16752 90819 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n16752#" 400 33600,568 "a_91218_n16752#" 400 52000,1060
device msubckt pfet_03v3 90250 -16752 90251 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n16752#" 400 33600,568 "a_90650_n16752#" 400 33600,568
device msubckt pfet_03v3 89682 -16752 89683 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n16752#" 400 52000,1060 "a_90082_n16752#" 400 33600,568
device msubckt pfet_03v3 88844 -16752 88845 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n17657#" 400 52000,1060 "a_89244_n16752#" 400 52000,1060
device msubckt pfet_03v3 87949 -16752 87950 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -15847 92552 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -15847 91657 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n15847#" 400 52000,1060 "a_92056_n16752#" 400 52000,1060
device msubckt pfet_03v3 90818 -15847 90819 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n15847#" 400 33600,568 "a_91218_n15847#" 400 52000,1060
device msubckt pfet_03v3 90250 -15847 90251 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n15847#" 400 33600,568 "a_90650_n15847#" 400 33600,568
device msubckt pfet_03v3 89682 -15847 89683 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n15847#" 400 52000,1060 "a_90082_n15847#" 400 33600,568
device msubckt pfet_03v3 88844 -15847 88845 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT9" 400 52000,1060 "a_89244_n15847#" 400 52000,1060
device msubckt pfet_03v3 87949 -15847 87950 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -14942 92552 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -14942 91657 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n14942#" 400 52000,1060 "a_91526_n18562#" 400 52000,1060
device msubckt pfet_03v3 90818 -14942 90819 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n14942#" 400 33600,568 "a_91218_n14942#" 400 52000,1060
device msubckt pfet_03v3 90250 -14942 90251 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n14942#" 400 33600,568 "a_90650_n14942#" 400 33600,568
device msubckt pfet_03v3 89682 -14942 89683 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n14942#" 400 52000,1060 "a_90082_n14942#" 400 33600,568
device msubckt pfet_03v3 88844 -14942 88845 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n18562#" 400 52000,1060 "a_89244_n14942#" 400 52000,1060
device msubckt pfet_03v3 87949 -14942 87950 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -13919 92552 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -13919 91657 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90818 -13919 90819 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 90250 -13919 90251 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 89682 -13919 89683 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 88844 -13919 88845 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 87949 -13919 87950 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -24110 86854 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -24110 85959 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85120 -24110 85121 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 84552 -24110 84553 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 83984 -24110 83985 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 83146 -24110 83147 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 82251 -24110 82252 -24109 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -23087 86854 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -23087 85959 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n23087#" 400 52000,1060 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 85120 -23087 85121 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n23087#" 400 33600,568 "a_85520_n23087#" 400 52000,1060
device msubckt pfet_03v3 84552 -23087 84553 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n23087#" 400 33600,568 "a_84952_n23087#" 400 33600,568
device msubckt pfet_03v3 83984 -23087 83985 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n23087#" 400 52000,1060 "a_84384_n23087#" 400 33600,568
device msubckt pfet_03v3 83146 -23087 83147 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n23087#" 400 52000,1060 "a_83546_n23087#" 400 52000,1060
device msubckt pfet_03v3 82251 -23087 82252 -23086 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -22182 86854 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -22182 85959 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n22182#" 400 52000,1060 "a_86358_n22182#" 400 52000,1060
device msubckt pfet_03v3 85120 -22182 85121 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n22182#" 400 33600,568 "a_85520_n22182#" 400 52000,1060
device msubckt pfet_03v3 84552 -22182 84553 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n22182#" 400 33600,568 "a_84952_n22182#" 400 33600,568
device msubckt pfet_03v3 83984 -22182 83985 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n22182#" 400 52000,1060 "a_84384_n22182#" 400 33600,568
device msubckt pfet_03v3 83146 -22182 83147 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "a_83546_n22182#" 400 52000,1060
device msubckt pfet_03v3 82251 -22182 82252 -22181 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -21277 86854 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -21277 85959 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n21277#" 400 52000,1060 "a_86358_n22182#" 400 52000,1060
device msubckt pfet_03v3 85120 -21277 85121 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n21277#" 400 33600,568 "a_85520_n21277#" 400 52000,1060
device msubckt pfet_03v3 84552 -21277 84553 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n21277#" 400 33600,568 "a_84952_n21277#" 400 33600,568
device msubckt pfet_03v3 83984 -21277 83985 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n21277#" 400 52000,1060 "a_84384_n21277#" 400 33600,568
device msubckt pfet_03v3 83146 -21277 83147 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n21277#" 400 52000,1060 "a_83546_n21277#" 400 52000,1060
device msubckt pfet_03v3 82251 -21277 82252 -21276 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -20372 86854 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -20372 85959 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n20372#" 400 52000,1060 "a_86358_n20372#" 400 52000,1060
device msubckt pfet_03v3 85120 -20372 85121 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n20372#" 400 33600,568 "a_85520_n20372#" 400 52000,1060
device msubckt pfet_03v3 84552 -20372 84553 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n20372#" 400 33600,568 "a_84952_n20372#" 400 33600,568
device msubckt pfet_03v3 83984 -20372 83985 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n20372#" 400 52000,1060 "a_84384_n20372#" 400 33600,568
device msubckt pfet_03v3 83146 -20372 83147 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n21277#" 400 52000,1060 "a_83546_n20372#" 400 52000,1060
device msubckt pfet_03v3 82251 -20372 82252 -20371 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -19467 86854 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -19467 85959 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT8" 400 52000,1060 "a_86358_n19467#" 400 52000,1060
device msubckt pfet_03v3 85120 -19467 85121 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 52000,1060
device msubckt pfet_03v3 84552 -19467 84553 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 83984 -19467 83985 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 83146 -19467 83147 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n23087#" 400 52000,1060 "a_83546_n19467#" 400 52000,1060
device msubckt pfet_03v3 82251 -19467 82252 -19466 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -18562 86854 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -18562 85959 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85828_n18562#" 400 52000,1060 "a_86358_n19467#" 400 52000,1060
device msubckt pfet_03v3 85120 -18562 85121 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 84552 -18562 84553 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 83984 -18562 83985 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 52000,1060 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 83146 -18562 83147 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n18562#" 400 52000,1060 "a_83546_n19467#" 400 52000,1060
device msubckt pfet_03v3 82251 -18562 82252 -18561 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -17657 86854 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -17657 85959 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n17657#" 400 52000,1060 "a_86358_n20372#" 400 52000,1060
device msubckt pfet_03v3 85120 -17657 85121 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n17657#" 400 33600,568 "a_85520_n17657#" 400 52000,1060
device msubckt pfet_03v3 84552 -17657 84553 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n17657#" 400 33600,568 "a_84952_n17657#" 400 33600,568
device msubckt pfet_03v3 83984 -17657 83985 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n17657#" 400 52000,1060 "a_84384_n17657#" 400 33600,568
device msubckt pfet_03v3 83146 -17657 83147 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n17657#" 400 52000,1060 "a_83546_n17657#" 400 52000,1060
device msubckt pfet_03v3 82251 -17657 82252 -17656 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -16752 86854 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -16752 85959 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n16752#" 400 52000,1060 "a_86358_n16752#" 400 52000,1060
device msubckt pfet_03v3 85120 -16752 85121 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n16752#" 400 33600,568 "a_85520_n16752#" 400 52000,1060
device msubckt pfet_03v3 84552 -16752 84553 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n16752#" 400 33600,568 "a_84952_n16752#" 400 33600,568
device msubckt pfet_03v3 83984 -16752 83985 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n16752#" 400 52000,1060 "a_84384_n16752#" 400 33600,568
device msubckt pfet_03v3 83146 -16752 83147 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n17657#" 400 52000,1060 "a_83546_n16752#" 400 52000,1060
device msubckt pfet_03v3 82251 -16752 82252 -16751 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -15847 86854 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -15847 85959 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n15847#" 400 52000,1060 "a_86358_n16752#" 400 52000,1060
device msubckt pfet_03v3 85120 -15847 85121 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n15847#" 400 33600,568 "a_85520_n15847#" 400 52000,1060
device msubckt pfet_03v3 84552 -15847 84553 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n15847#" 400 33600,568 "a_84952_n15847#" 400 33600,568
device msubckt pfet_03v3 83984 -15847 83985 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n15847#" 400 52000,1060 "a_84384_n15847#" 400 33600,568
device msubckt pfet_03v3 83146 -15847 83147 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT7" 400 52000,1060 "a_83546_n15847#" 400 52000,1060
device msubckt pfet_03v3 82251 -15847 82252 -15846 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -14942 86854 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -14942 85959 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n14942#" 400 52000,1060 "a_85828_n18562#" 400 52000,1060
device msubckt pfet_03v3 85120 -14942 85121 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n14942#" 400 33600,568 "a_85520_n14942#" 400 52000,1060
device msubckt pfet_03v3 84552 -14942 84553 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n14942#" 400 33600,568 "a_84952_n14942#" 400 33600,568
device msubckt pfet_03v3 83984 -14942 83985 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n14942#" 400 52000,1060 "a_84384_n14942#" 400 33600,568
device msubckt pfet_03v3 83146 -14942 83147 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n18562#" 400 52000,1060 "a_83546_n14942#" 400 52000,1060
device msubckt pfet_03v3 82251 -14942 82252 -14941 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -13919 86854 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -13919 85959 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85120 -13919 85121 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 84552 -13919 84553 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 83984 -13919 83985 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 83146 -13919 83147 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 82251 -13919 82252 -13918 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt nfet_03v3 77604 -18603 77605 -18602 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 75855 -18603 75856 -18602 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74495 -18603 74496 -18602 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 72873 -18603 72874 -18602 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 71513 -18603 71514 -18602 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 69669 -18603 69670 -18602 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 77604 -17669 77605 -17668 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 75797 -17669 75798 -17668 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "a_75637_n17669#" 400 32000,560 "CM_input_0.IP" 400 48800,1044
device msubckt nfet_03v3 74437 -17669 74438 -17668 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "CM_n_net_1.VSS" 400 48800,1044 "a_75637_n17669#" 400 32000,560
device msubckt nfet_03v3 72815 -17669 72816 -17668 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "a_72655_n17669#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 71455 -17669 71456 -17668 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "CM_input_0.ISBCS" 400 48800,1044 "a_72655_n17669#" 400 32000,560
device msubckt nfet_03v3 69669 -17669 69670 -17668 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 77604 -16769 77605 -16768 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 75797 -16769 75798 -16768 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "a_75637_n16769#" 400 32000,560 "a_71318_n10715#" 400 48800,1044
device msubckt nfet_03v3 74437 -16769 74438 -16768 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "CM_n_net_1.VSS" 400 48800,1044 "a_75637_n16769#" 400 32000,560
device msubckt nfet_03v3 72815 -16769 72816 -16768 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "a_72655_n16769#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 71455 -16769 71456 -16768 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "CM_input_0.IP2" 400 48800,1044 "a_72655_n16769#" 400 32000,560
device msubckt nfet_03v3 69669 -16769 69670 -16768 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 77604 -15993 77605 -15992 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 75797 -15993 75798 -15992 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "a_75637_n15993#" 400 32000,560 "a_71318_n10715#" 400 48800,1044
device msubckt nfet_03v3 74437 -15993 74438 -15992 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "CM_n_net_1.VSS" 400 48800,1044 "a_75637_n15993#" 400 32000,560
device msubckt nfet_03v3 72815 -15993 72816 -15992 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "a_72655_n15993#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 71455 -15993 71456 -15992 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "CM_input_0.IP2" 400 48800,1044 "a_72655_n15993#" 400 32000,560
device msubckt nfet_03v3 69669 -15993 69670 -15992 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 77604 -15093 77605 -15092 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 75797 -15093 75798 -15092 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "a_75637_n15093#" 400 32000,560 "CM_input_0.ISBCS" 400 48800,1044
device msubckt nfet_03v3 74437 -15093 74438 -15092 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "CM_n_net_1.VSS" 400 48800,1044 "a_75637_n15093#" 400 32000,560
device msubckt nfet_03v3 72815 -15093 72816 -15092 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "a_72655_n15093#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 71455 -15093 71456 -15092 l=1200 w=400 "CM_n_net_1.VSS" "CM_input_0.ISBCS" 2400 0 "CM_input_0.IP" 400 48800,1044 "a_72655_n15093#" 400 32000,560
device msubckt nfet_03v3 69669 -15093 69670 -15092 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 77604 -14159 77605 -14158 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 75855 -14159 75856 -14158 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74495 -14159 74496 -14158 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 72873 -14159 72874 -14158 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 71513 -14159 71514 -14158 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 69669 -14159 69670 -14158 l=1200 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 2400 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt pfet_03v3 115632 -12331 115633 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -12331 114738 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 113899 -12331 113900 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 113331 -12331 113332 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 112763 -12331 112764 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111925 -12331 111926 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111030 -12331 111031 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -11308 115633 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -11308 114738 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n11308#" 400 52000,1060 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 113899 -11308 113900 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n11308#" 400 33600,568 "a_114299_n11308#" 400 52000,1060
device msubckt pfet_03v3 113331 -11308 113332 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n11308#" 400 33600,568 "a_113731_n11308#" 400 33600,568
device msubckt pfet_03v3 112763 -11308 112764 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n11308#" 400 52000,1060 "a_113163_n11308#" 400 33600,568
device msubckt pfet_03v3 111925 -11308 111926 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n11308#" 400 52000,1060 "a_112325_n11308#" 400 52000,1060
device msubckt pfet_03v3 111030 -11308 111031 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -10403 115633 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -10403 114738 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n10403#" 400 52000,1060 "a_115137_n10403#" 400 52000,1060
device msubckt pfet_03v3 113899 -10403 113900 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n10403#" 400 33600,568 "a_114299_n10403#" 400 52000,1060
device msubckt pfet_03v3 113331 -10403 113332 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n10403#" 400 33600,568 "a_113731_n10403#" 400 33600,568
device msubckt pfet_03v3 112763 -10403 112764 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n10403#" 400 52000,1060 "a_113163_n10403#" 400 33600,568
device msubckt pfet_03v3 111925 -10403 111926 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "a_112325_n10403#" 400 52000,1060
device msubckt pfet_03v3 111030 -10403 111031 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -9498 115633 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -9498 114738 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n9498#" 400 52000,1060 "a_115137_n10403#" 400 52000,1060
device msubckt pfet_03v3 113899 -9498 113900 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n9498#" 400 33600,568 "a_114299_n9498#" 400 52000,1060
device msubckt pfet_03v3 113331 -9498 113332 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n9498#" 400 33600,568 "a_113731_n9498#" 400 33600,568
device msubckt pfet_03v3 112763 -9498 112764 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n9498#" 400 52000,1060 "a_113163_n9498#" 400 33600,568
device msubckt pfet_03v3 111925 -9498 111926 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n9498#" 400 52000,1060 "a_112325_n9498#" 400 52000,1060
device msubckt pfet_03v3 111030 -9498 111031 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -8593 115633 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -8593 114738 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n8593#" 400 52000,1060 "a_115137_n8593#" 400 52000,1060
device msubckt pfet_03v3 113899 -8593 113900 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n8593#" 400 33600,568 "a_114299_n8593#" 400 52000,1060
device msubckt pfet_03v3 113331 -8593 113332 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n8593#" 400 33600,568 "a_113731_n8593#" 400 33600,568
device msubckt pfet_03v3 112763 -8593 112764 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n8593#" 400 52000,1060 "a_113163_n8593#" 400 33600,568
device msubckt pfet_03v3 111925 -8593 111926 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n9498#" 400 52000,1060 "a_112325_n8593#" 400 52000,1060
device msubckt pfet_03v3 111030 -8593 111031 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -7688 115633 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -7688 114738 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT6" 400 52000,1060 "a_115137_n7688#" 400 52000,1060
device msubckt pfet_03v3 113899 -7688 113900 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 52000,1060
device msubckt pfet_03v3 113331 -7688 113332 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 112763 -7688 112764 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 111925 -7688 111926 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n11308#" 400 52000,1060 "a_112325_n7688#" 400 52000,1060
device msubckt pfet_03v3 111030 -7688 111031 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -6783 115633 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -6783 114738 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114607_n6783#" 400 52000,1060 "a_115137_n7688#" 400 52000,1060
device msubckt pfet_03v3 113899 -6783 113900 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 113331 -6783 113332 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 112763 -6783 112764 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 52000,1060 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 111925 -6783 111926 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n6783#" 400 52000,1060 "a_112325_n7688#" 400 52000,1060
device msubckt pfet_03v3 111030 -6783 111031 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -5878 115633 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -5878 114738 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n5878#" 400 52000,1060 "a_115137_n8593#" 400 52000,1060
device msubckt pfet_03v3 113899 -5878 113900 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n5878#" 400 33600,568 "a_114299_n5878#" 400 52000,1060
device msubckt pfet_03v3 113331 -5878 113332 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n5878#" 400 33600,568 "a_113731_n5878#" 400 33600,568
device msubckt pfet_03v3 112763 -5878 112764 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n5878#" 400 52000,1060 "a_113163_n5878#" 400 33600,568
device msubckt pfet_03v3 111925 -5878 111926 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n5878#" 400 52000,1060 "a_112325_n5878#" 400 52000,1060
device msubckt pfet_03v3 111030 -5878 111031 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -4973 115633 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -4973 114738 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n4973#" 400 52000,1060 "a_115137_n4973#" 400 52000,1060
device msubckt pfet_03v3 113899 -4973 113900 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n4973#" 400 33600,568 "a_114299_n4973#" 400 52000,1060
device msubckt pfet_03v3 113331 -4973 113332 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n4973#" 400 33600,568 "a_113731_n4973#" 400 33600,568
device msubckt pfet_03v3 112763 -4973 112764 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n4973#" 400 52000,1060 "a_113163_n4973#" 400 33600,568
device msubckt pfet_03v3 111925 -4973 111926 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n5878#" 400 52000,1060 "a_112325_n4973#" 400 52000,1060
device msubckt pfet_03v3 111030 -4973 111031 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -4068 115633 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -4068 114738 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n4068#" 400 52000,1060 "a_115137_n4973#" 400 52000,1060
device msubckt pfet_03v3 113899 -4068 113900 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n4068#" 400 33600,568 "a_114299_n4068#" 400 52000,1060
device msubckt pfet_03v3 113331 -4068 113332 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n4068#" 400 33600,568 "a_113731_n4068#" 400 33600,568
device msubckt pfet_03v3 112763 -4068 112764 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n4068#" 400 52000,1060 "a_113163_n4068#" 400 33600,568
device msubckt pfet_03v3 111925 -4068 111926 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT5" 400 52000,1060 "a_112325_n4068#" 400 52000,1060
device msubckt pfet_03v3 111030 -4068 111031 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -3163 115633 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -3163 114738 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_114299_n3163#" 400 52000,1060 "a_114607_n6783#" 400 52000,1060
device msubckt pfet_03v3 113899 -3163 113900 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113731_n3163#" 400 33600,568 "a_114299_n3163#" 400 52000,1060
device msubckt pfet_03v3 113331 -3163 113332 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_113163_n3163#" 400 33600,568 "a_113731_n3163#" 400 33600,568
device msubckt pfet_03v3 112763 -3163 112764 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_112325_n3163#" 400 52000,1060 "a_113163_n3163#" 400 33600,568
device msubckt pfet_03v3 111925 -3163 111926 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_111795_n6783#" 400 52000,1060 "a_112325_n3163#" 400 52000,1060
device msubckt pfet_03v3 111030 -3163 111031 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115632 -2140 115633 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114737 -2140 114738 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 113899 -2140 113900 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 113331 -2140 113332 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 112763 -2140 112764 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111925 -2140 111926 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111030 -2140 111031 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -12331 109935 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -12331 109040 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108201 -12331 108202 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 107633 -12331 107634 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 107065 -12331 107066 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 106227 -12331 106228 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 105332 -12331 105333 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -11308 109935 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -11308 109040 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n11308#" 400 52000,1060 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 108201 -11308 108202 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n11308#" 400 33600,568 "a_108601_n11308#" 400 52000,1060
device msubckt pfet_03v3 107633 -11308 107634 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n11308#" 400 33600,568 "a_108033_n11308#" 400 33600,568
device msubckt pfet_03v3 107065 -11308 107066 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n11308#" 400 52000,1060 "a_107465_n11308#" 400 33600,568
device msubckt pfet_03v3 106227 -11308 106228 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n11308#" 400 52000,1060 "a_106627_n11308#" 400 52000,1060
device msubckt pfet_03v3 105332 -11308 105333 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -10403 109935 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -10403 109040 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n10403#" 400 52000,1060 "a_109439_n10403#" 400 52000,1060
device msubckt pfet_03v3 108201 -10403 108202 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n10403#" 400 33600,568 "a_108601_n10403#" 400 52000,1060
device msubckt pfet_03v3 107633 -10403 107634 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n10403#" 400 33600,568 "a_108033_n10403#" 400 33600,568
device msubckt pfet_03v3 107065 -10403 107066 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n10403#" 400 52000,1060 "a_107465_n10403#" 400 33600,568
device msubckt pfet_03v3 106227 -10403 106228 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "a_106627_n10403#" 400 52000,1060
device msubckt pfet_03v3 105332 -10403 105333 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -9498 109935 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -9498 109040 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n9498#" 400 52000,1060 "a_109439_n10403#" 400 52000,1060
device msubckt pfet_03v3 108201 -9498 108202 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n9498#" 400 33600,568 "a_108601_n9498#" 400 52000,1060
device msubckt pfet_03v3 107633 -9498 107634 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n9498#" 400 33600,568 "a_108033_n9498#" 400 33600,568
device msubckt pfet_03v3 107065 -9498 107066 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n9498#" 400 52000,1060 "a_107465_n9498#" 400 33600,568
device msubckt pfet_03v3 106227 -9498 106228 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n9498#" 400 52000,1060 "a_106627_n9498#" 400 52000,1060
device msubckt pfet_03v3 105332 -9498 105333 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -8593 109935 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -8593 109040 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n8593#" 400 52000,1060 "a_109439_n8593#" 400 52000,1060
device msubckt pfet_03v3 108201 -8593 108202 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n8593#" 400 33600,568 "a_108601_n8593#" 400 52000,1060
device msubckt pfet_03v3 107633 -8593 107634 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n8593#" 400 33600,568 "a_108033_n8593#" 400 33600,568
device msubckt pfet_03v3 107065 -8593 107066 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n8593#" 400 52000,1060 "a_107465_n8593#" 400 33600,568
device msubckt pfet_03v3 106227 -8593 106228 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n9498#" 400 52000,1060 "a_106627_n8593#" 400 52000,1060
device msubckt pfet_03v3 105332 -8593 105333 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -7688 109935 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -7688 109040 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT4" 400 52000,1060 "a_109439_n7688#" 400 52000,1060
device msubckt pfet_03v3 108201 -7688 108202 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 52000,1060
device msubckt pfet_03v3 107633 -7688 107634 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 107065 -7688 107066 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 106227 -7688 106228 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n11308#" 400 52000,1060 "a_106627_n7688#" 400 52000,1060
device msubckt pfet_03v3 105332 -7688 105333 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -6783 109935 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -6783 109040 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108909_n6783#" 400 52000,1060 "a_109439_n7688#" 400 52000,1060
device msubckt pfet_03v3 108201 -6783 108202 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 107633 -6783 107634 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 107065 -6783 107066 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 52000,1060 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 106227 -6783 106228 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n6783#" 400 52000,1060 "a_106627_n7688#" 400 52000,1060
device msubckt pfet_03v3 105332 -6783 105333 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -5878 109935 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -5878 109040 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n5878#" 400 52000,1060 "a_109439_n8593#" 400 52000,1060
device msubckt pfet_03v3 108201 -5878 108202 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n5878#" 400 33600,568 "a_108601_n5878#" 400 52000,1060
device msubckt pfet_03v3 107633 -5878 107634 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n5878#" 400 33600,568 "a_108033_n5878#" 400 33600,568
device msubckt pfet_03v3 107065 -5878 107066 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n5878#" 400 52000,1060 "a_107465_n5878#" 400 33600,568
device msubckt pfet_03v3 106227 -5878 106228 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n5878#" 400 52000,1060 "a_106627_n5878#" 400 52000,1060
device msubckt pfet_03v3 105332 -5878 105333 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -4973 109935 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -4973 109040 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n4973#" 400 52000,1060 "a_109439_n4973#" 400 52000,1060
device msubckt pfet_03v3 108201 -4973 108202 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n4973#" 400 33600,568 "a_108601_n4973#" 400 52000,1060
device msubckt pfet_03v3 107633 -4973 107634 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n4973#" 400 33600,568 "a_108033_n4973#" 400 33600,568
device msubckt pfet_03v3 107065 -4973 107066 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n4973#" 400 52000,1060 "a_107465_n4973#" 400 33600,568
device msubckt pfet_03v3 106227 -4973 106228 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n5878#" 400 52000,1060 "a_106627_n4973#" 400 52000,1060
device msubckt pfet_03v3 105332 -4973 105333 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -4068 109935 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -4068 109040 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n4068#" 400 52000,1060 "a_109439_n4973#" 400 52000,1060
device msubckt pfet_03v3 108201 -4068 108202 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n4068#" 400 33600,568 "a_108601_n4068#" 400 52000,1060
device msubckt pfet_03v3 107633 -4068 107634 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n4068#" 400 33600,568 "a_108033_n4068#" 400 33600,568
device msubckt pfet_03v3 107065 -4068 107066 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n4068#" 400 52000,1060 "a_107465_n4068#" 400 33600,568
device msubckt pfet_03v3 106227 -4068 106228 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT3" 400 52000,1060 "a_106627_n4068#" 400 52000,1060
device msubckt pfet_03v3 105332 -4068 105333 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -3163 109935 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -3163 109040 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108601_n3163#" 400 52000,1060 "a_108909_n6783#" 400 52000,1060
device msubckt pfet_03v3 108201 -3163 108202 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_108033_n3163#" 400 33600,568 "a_108601_n3163#" 400 52000,1060
device msubckt pfet_03v3 107633 -3163 107634 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_107465_n3163#" 400 33600,568 "a_108033_n3163#" 400 33600,568
device msubckt pfet_03v3 107065 -3163 107066 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106627_n3163#" 400 52000,1060 "a_107465_n3163#" 400 33600,568
device msubckt pfet_03v3 106227 -3163 106228 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_106097_n6783#" 400 52000,1060 "a_106627_n3163#" 400 52000,1060
device msubckt pfet_03v3 105332 -3163 105333 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109934 -2140 109935 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 109039 -2140 109040 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108201 -2140 108202 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 107633 -2140 107634 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 107065 -2140 107066 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 106227 -2140 106228 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 105332 -2140 105333 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -12331 104237 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -12331 103342 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102503 -12331 102504 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 101935 -12331 101936 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 101367 -12331 101368 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 100529 -12331 100530 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 99634 -12331 99635 -12330 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -11308 104237 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -11308 103342 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n11308#" 400 52000,1060 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 102503 -11308 102504 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n11308#" 400 33600,568 "a_102903_n11308#" 400 52000,1060
device msubckt pfet_03v3 101935 -11308 101936 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n11308#" 400 33600,568 "a_102335_n11308#" 400 33600,568
device msubckt pfet_03v3 101367 -11308 101368 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n11308#" 400 52000,1060 "a_101767_n11308#" 400 33600,568
device msubckt pfet_03v3 100529 -11308 100530 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n11308#" 400 52000,1060 "a_100929_n11308#" 400 52000,1060
device msubckt pfet_03v3 99634 -11308 99635 -11307 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -10403 104237 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -10403 103342 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n10403#" 400 52000,1060 "a_103741_n10403#" 400 52000,1060
device msubckt pfet_03v3 102503 -10403 102504 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n10403#" 400 33600,568 "a_102903_n10403#" 400 52000,1060
device msubckt pfet_03v3 101935 -10403 101936 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n10403#" 400 33600,568 "a_102335_n10403#" 400 33600,568
device msubckt pfet_03v3 101367 -10403 101368 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n10403#" 400 52000,1060 "a_101767_n10403#" 400 33600,568
device msubckt pfet_03v3 100529 -10403 100530 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "a_100929_n10403#" 400 52000,1060
device msubckt pfet_03v3 99634 -10403 99635 -10402 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -9498 104237 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -9498 103342 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n9498#" 400 52000,1060 "a_103741_n10403#" 400 52000,1060
device msubckt pfet_03v3 102503 -9498 102504 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n9498#" 400 33600,568 "a_102903_n9498#" 400 52000,1060
device msubckt pfet_03v3 101935 -9498 101936 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n9498#" 400 33600,568 "a_102335_n9498#" 400 33600,568
device msubckt pfet_03v3 101367 -9498 101368 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n9498#" 400 52000,1060 "a_101767_n9498#" 400 33600,568
device msubckt pfet_03v3 100529 -9498 100530 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n9498#" 400 52000,1060 "a_100929_n9498#" 400 52000,1060
device msubckt pfet_03v3 99634 -9498 99635 -9497 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -8593 104237 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -8593 103342 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n8593#" 400 52000,1060 "a_103741_n8593#" 400 52000,1060
device msubckt pfet_03v3 102503 -8593 102504 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n8593#" 400 33600,568 "a_102903_n8593#" 400 52000,1060
device msubckt pfet_03v3 101935 -8593 101936 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n8593#" 400 33600,568 "a_102335_n8593#" 400 33600,568
device msubckt pfet_03v3 101367 -8593 101368 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n8593#" 400 52000,1060 "a_101767_n8593#" 400 33600,568
device msubckt pfet_03v3 100529 -8593 100530 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n9498#" 400 52000,1060 "a_100929_n8593#" 400 52000,1060
device msubckt pfet_03v3 99634 -8593 99635 -8592 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -7688 104237 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -7688 103342 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT2" 400 52000,1060 "a_103741_n7688#" 400 52000,1060
device msubckt pfet_03v3 102503 -7688 102504 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 52000,1060
device msubckt pfet_03v3 101935 -7688 101936 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 101367 -7688 101368 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 52000,1060 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 100529 -7688 100530 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n11308#" 400 52000,1060 "a_100929_n7688#" 400 52000,1060
device msubckt pfet_03v3 99634 -7688 99635 -7687 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -6783 104237 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -6783 103342 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_103211_n6783#" 400 52000,1060 "a_103741_n7688#" 400 52000,1060
device msubckt pfet_03v3 102503 -6783 102504 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 33600,568 "CM_p_net_1.VDD" 400 52000,1060
device msubckt pfet_03v3 101935 -6783 101936 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.VDD" 400 33600,568 "CM_p_net_1.IN" 400 33600,568
device msubckt pfet_03v3 101367 -6783 101368 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.IN" 400 52000,1060 "CM_p_net_1.VDD" 400 33600,568
device msubckt pfet_03v3 100529 -6783 100530 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n6783#" 400 52000,1060 "a_100929_n7688#" 400 52000,1060
device msubckt pfet_03v3 99634 -6783 99635 -6782 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -5878 104237 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -5878 103342 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n5878#" 400 52000,1060 "a_103741_n8593#" 400 52000,1060
device msubckt pfet_03v3 102503 -5878 102504 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n5878#" 400 33600,568 "a_102903_n5878#" 400 52000,1060
device msubckt pfet_03v3 101935 -5878 101936 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n5878#" 400 33600,568 "a_102335_n5878#" 400 33600,568
device msubckt pfet_03v3 101367 -5878 101368 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n5878#" 400 52000,1060 "a_101767_n5878#" 400 33600,568
device msubckt pfet_03v3 100529 -5878 100530 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n5878#" 400 52000,1060 "a_100929_n5878#" 400 52000,1060
device msubckt pfet_03v3 99634 -5878 99635 -5877 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -4973 104237 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -4973 103342 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n4973#" 400 52000,1060 "a_103741_n4973#" 400 52000,1060
device msubckt pfet_03v3 102503 -4973 102504 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n4973#" 400 33600,568 "a_102903_n4973#" 400 52000,1060
device msubckt pfet_03v3 101935 -4973 101936 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n4973#" 400 33600,568 "a_102335_n4973#" 400 33600,568
device msubckt pfet_03v3 101367 -4973 101368 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n4973#" 400 52000,1060 "a_101767_n4973#" 400 33600,568
device msubckt pfet_03v3 100529 -4973 100530 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n5878#" 400 52000,1060 "a_100929_n4973#" 400 52000,1060
device msubckt pfet_03v3 99634 -4973 99635 -4972 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -4068 104237 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -4068 103342 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n4068#" 400 52000,1060 "a_103741_n4973#" 400 52000,1060
device msubckt pfet_03v3 102503 -4068 102504 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n4068#" 400 33600,568 "a_102903_n4068#" 400 52000,1060
device msubckt pfet_03v3 101935 -4068 101936 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n4068#" 400 33600,568 "a_102335_n4068#" 400 33600,568
device msubckt pfet_03v3 101367 -4068 101368 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n4068#" 400 52000,1060 "a_101767_n4068#" 400 33600,568
device msubckt pfet_03v3 100529 -4068 100530 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "CM_p_net_1.OUT1" 400 52000,1060 "a_100929_n4068#" 400 52000,1060
device msubckt pfet_03v3 99634 -4068 99635 -4067 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -3163 104237 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -3163 103342 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102903_n3163#" 400 52000,1060 "a_103211_n6783#" 400 52000,1060
device msubckt pfet_03v3 102503 -3163 102504 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_102335_n3163#" 400 33600,568 "a_102903_n3163#" 400 52000,1060
device msubckt pfet_03v3 101935 -3163 101936 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_101767_n3163#" 400 33600,568 "a_102335_n3163#" 400 33600,568
device msubckt pfet_03v3 101367 -3163 101368 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100929_n3163#" 400 52000,1060 "a_101767_n3163#" 400 33600,568
device msubckt pfet_03v3 100529 -3163 100530 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.IN" 800 0 "a_100399_n6783#" 400 52000,1060 "a_100929_n3163#" 400 52000,1060
device msubckt pfet_03v3 99634 -3163 99635 -3162 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104236 -2140 104237 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 103341 -2140 103342 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102503 -2140 102504 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 101935 -2140 101936 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 33600,568
device msubckt pfet_03v3 101367 -2140 101368 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 100529 -2140 100530 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 99634 -2140 99635 -2139 l=400 w=400 "CM_p_net_1.VDD" "CM_p_net_1.VDD" 800 0 "CM_p_net_1.VDD" 0 0 "CM_p_net_1.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -12450 98250 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -12450 97355 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96516 -12450 96517 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 95948 -12450 95949 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 95380 -12450 95381 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 94542 -12450 94543 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 93647 -12450 93648 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -11427 98250 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -11427 97355 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n11427#" 400 52000,1060 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 96516 -11427 96517 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n11427#" 400 33600,568 "a_96916_n11427#" 400 52000,1060
device msubckt pfet_03v3 95948 -11427 95949 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n11427#" 400 33600,568 "a_96348_n11427#" 400 33600,568
device msubckt pfet_03v3 95380 -11427 95381 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n11427#" 400 52000,1060 "a_95780_n11427#" 400 33600,568
device msubckt pfet_03v3 94542 -11427 94543 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n11427#" 400 52000,1060 "a_94942_n11427#" 400 52000,1060
device msubckt pfet_03v3 93647 -11427 93648 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -10522 98250 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -10522 97355 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n10522#" 400 52000,1060 "a_97754_n10522#" 400 52000,1060
device msubckt pfet_03v3 96516 -10522 96517 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n10522#" 400 33600,568 "a_96916_n10522#" 400 52000,1060
device msubckt pfet_03v3 95948 -10522 95949 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n10522#" 400 33600,568 "a_96348_n10522#" 400 33600,568
device msubckt pfet_03v3 95380 -10522 95381 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n10522#" 400 52000,1060 "a_95780_n10522#" 400 33600,568
device msubckt pfet_03v3 94542 -10522 94543 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "a_94942_n10522#" 400 52000,1060
device msubckt pfet_03v3 93647 -10522 93648 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -9617 98250 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -9617 97355 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n9617#" 400 52000,1060 "a_97754_n10522#" 400 52000,1060
device msubckt pfet_03v3 96516 -9617 96517 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n9617#" 400 33600,568 "a_96916_n9617#" 400 52000,1060
device msubckt pfet_03v3 95948 -9617 95949 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n9617#" 400 33600,568 "a_96348_n9617#" 400 33600,568
device msubckt pfet_03v3 95380 -9617 95381 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n9617#" 400 52000,1060 "a_95780_n9617#" 400 33600,568
device msubckt pfet_03v3 94542 -9617 94543 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n9617#" 400 52000,1060 "a_94942_n9617#" 400 52000,1060
device msubckt pfet_03v3 93647 -9617 93648 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -8712 98250 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -8712 97355 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n8712#" 400 52000,1060 "a_97754_n8712#" 400 52000,1060
device msubckt pfet_03v3 96516 -8712 96517 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n8712#" 400 33600,568 "a_96916_n8712#" 400 52000,1060
device msubckt pfet_03v3 95948 -8712 95949 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n8712#" 400 33600,568 "a_96348_n8712#" 400 33600,568
device msubckt pfet_03v3 95380 -8712 95381 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n8712#" 400 52000,1060 "a_95780_n8712#" 400 33600,568
device msubckt pfet_03v3 94542 -8712 94543 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n9617#" 400 52000,1060 "a_94942_n8712#" 400 52000,1060
device msubckt pfet_03v3 93647 -8712 93648 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -7807 98250 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -7807 97355 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT6" 400 52000,1060 "a_97754_n7807#" 400 52000,1060
device msubckt pfet_03v3 96516 -7807 96517 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 52000,1060
device msubckt pfet_03v3 95948 -7807 95949 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 95380 -7807 95381 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 94542 -7807 94543 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n11427#" 400 52000,1060 "a_94942_n7807#" 400 52000,1060
device msubckt pfet_03v3 93647 -7807 93648 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -6902 98250 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -6902 97355 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_97224_n6902#" 400 52000,1060 "a_97754_n7807#" 400 52000,1060
device msubckt pfet_03v3 96516 -6902 96517 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 95948 -6902 95949 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 95380 -6902 95381 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 52000,1060 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 94542 -6902 94543 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n6902#" 400 52000,1060 "a_94942_n7807#" 400 52000,1060
device msubckt pfet_03v3 93647 -6902 93648 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -5997 98250 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -5997 97355 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n5997#" 400 52000,1060 "a_97754_n8712#" 400 52000,1060
device msubckt pfet_03v3 96516 -5997 96517 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n5997#" 400 33600,568 "a_96916_n5997#" 400 52000,1060
device msubckt pfet_03v3 95948 -5997 95949 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n5997#" 400 33600,568 "a_96348_n5997#" 400 33600,568
device msubckt pfet_03v3 95380 -5997 95381 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n5997#" 400 52000,1060 "a_95780_n5997#" 400 33600,568
device msubckt pfet_03v3 94542 -5997 94543 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n5997#" 400 52000,1060 "a_94942_n5997#" 400 52000,1060
device msubckt pfet_03v3 93647 -5997 93648 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -5092 98250 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -5092 97355 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n5092#" 400 52000,1060 "a_97754_n5092#" 400 52000,1060
device msubckt pfet_03v3 96516 -5092 96517 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n5092#" 400 33600,568 "a_96916_n5092#" 400 52000,1060
device msubckt pfet_03v3 95948 -5092 95949 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n5092#" 400 33600,568 "a_96348_n5092#" 400 33600,568
device msubckt pfet_03v3 95380 -5092 95381 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n5092#" 400 52000,1060 "a_95780_n5092#" 400 33600,568
device msubckt pfet_03v3 94542 -5092 94543 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n5997#" 400 52000,1060 "a_94942_n5092#" 400 52000,1060
device msubckt pfet_03v3 93647 -5092 93648 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -4187 98250 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -4187 97355 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n4187#" 400 52000,1060 "a_97754_n5092#" 400 52000,1060
device msubckt pfet_03v3 96516 -4187 96517 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n4187#" 400 33600,568 "a_96916_n4187#" 400 52000,1060
device msubckt pfet_03v3 95948 -4187 95949 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n4187#" 400 33600,568 "a_96348_n4187#" 400 33600,568
device msubckt pfet_03v3 95380 -4187 95381 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n4187#" 400 52000,1060 "a_95780_n4187#" 400 33600,568
device msubckt pfet_03v3 94542 -4187 94543 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT5" 400 52000,1060 "a_94942_n4187#" 400 52000,1060
device msubckt pfet_03v3 93647 -4187 93648 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -3282 98250 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -3282 97355 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96916_n3282#" 400 52000,1060 "a_97224_n6902#" 400 52000,1060
device msubckt pfet_03v3 96516 -3282 96517 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_96348_n3282#" 400 33600,568 "a_96916_n3282#" 400 52000,1060
device msubckt pfet_03v3 95948 -3282 95949 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_95780_n3282#" 400 33600,568 "a_96348_n3282#" 400 33600,568
device msubckt pfet_03v3 95380 -3282 95381 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94942_n3282#" 400 52000,1060 "a_95780_n3282#" 400 33600,568
device msubckt pfet_03v3 94542 -3282 94543 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_94412_n6902#" 400 52000,1060 "a_94942_n3282#" 400 52000,1060
device msubckt pfet_03v3 93647 -3282 93648 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 98249 -2259 98250 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 97354 -2259 97355 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 96516 -2259 96517 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 95948 -2259 95949 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 95380 -2259 95381 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 94542 -2259 94543 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 93647 -2259 93648 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -12450 92552 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -12450 91657 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90818 -12450 90819 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 90250 -12450 90251 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 89682 -12450 89683 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 88844 -12450 88845 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 87949 -12450 87950 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -11427 92552 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -11427 91657 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n11427#" 400 52000,1060 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 90818 -11427 90819 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n11427#" 400 33600,568 "a_91218_n11427#" 400 52000,1060
device msubckt pfet_03v3 90250 -11427 90251 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n11427#" 400 33600,568 "a_90650_n11427#" 400 33600,568
device msubckt pfet_03v3 89682 -11427 89683 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n11427#" 400 52000,1060 "a_90082_n11427#" 400 33600,568
device msubckt pfet_03v3 88844 -11427 88845 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n11427#" 400 52000,1060 "a_89244_n11427#" 400 52000,1060
device msubckt pfet_03v3 87949 -11427 87950 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -10522 92552 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -10522 91657 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n10522#" 400 52000,1060 "a_92056_n10522#" 400 52000,1060
device msubckt pfet_03v3 90818 -10522 90819 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n10522#" 400 33600,568 "a_91218_n10522#" 400 52000,1060
device msubckt pfet_03v3 90250 -10522 90251 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n10522#" 400 33600,568 "a_90650_n10522#" 400 33600,568
device msubckt pfet_03v3 89682 -10522 89683 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n10522#" 400 52000,1060 "a_90082_n10522#" 400 33600,568
device msubckt pfet_03v3 88844 -10522 88845 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "a_89244_n10522#" 400 52000,1060
device msubckt pfet_03v3 87949 -10522 87950 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -9617 92552 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -9617 91657 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n9617#" 400 52000,1060 "a_92056_n10522#" 400 52000,1060
device msubckt pfet_03v3 90818 -9617 90819 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n9617#" 400 33600,568 "a_91218_n9617#" 400 52000,1060
device msubckt pfet_03v3 90250 -9617 90251 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n9617#" 400 33600,568 "a_90650_n9617#" 400 33600,568
device msubckt pfet_03v3 89682 -9617 89683 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n9617#" 400 52000,1060 "a_90082_n9617#" 400 33600,568
device msubckt pfet_03v3 88844 -9617 88845 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n9617#" 400 52000,1060 "a_89244_n9617#" 400 52000,1060
device msubckt pfet_03v3 87949 -9617 87950 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -8712 92552 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -8712 91657 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n8712#" 400 52000,1060 "a_92056_n8712#" 400 52000,1060
device msubckt pfet_03v3 90818 -8712 90819 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n8712#" 400 33600,568 "a_91218_n8712#" 400 52000,1060
device msubckt pfet_03v3 90250 -8712 90251 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n8712#" 400 33600,568 "a_90650_n8712#" 400 33600,568
device msubckt pfet_03v3 89682 -8712 89683 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n8712#" 400 52000,1060 "a_90082_n8712#" 400 33600,568
device msubckt pfet_03v3 88844 -8712 88845 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n9617#" 400 52000,1060 "a_89244_n8712#" 400 52000,1060
device msubckt pfet_03v3 87949 -8712 87950 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -7807 92552 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -7807 91657 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT4" 400 52000,1060 "a_92056_n7807#" 400 52000,1060
device msubckt pfet_03v3 90818 -7807 90819 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 52000,1060
device msubckt pfet_03v3 90250 -7807 90251 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 89682 -7807 89683 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 88844 -7807 88845 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n11427#" 400 52000,1060 "a_89244_n7807#" 400 52000,1060
device msubckt pfet_03v3 87949 -7807 87950 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -6902 92552 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -6902 91657 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91526_n6902#" 400 52000,1060 "a_92056_n7807#" 400 52000,1060
device msubckt pfet_03v3 90818 -6902 90819 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 90250 -6902 90251 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 89682 -6902 89683 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 52000,1060 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 88844 -6902 88845 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n6902#" 400 52000,1060 "a_89244_n7807#" 400 52000,1060
device msubckt pfet_03v3 87949 -6902 87950 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -5997 92552 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -5997 91657 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n5997#" 400 52000,1060 "a_92056_n8712#" 400 52000,1060
device msubckt pfet_03v3 90818 -5997 90819 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n5997#" 400 33600,568 "a_91218_n5997#" 400 52000,1060
device msubckt pfet_03v3 90250 -5997 90251 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n5997#" 400 33600,568 "a_90650_n5997#" 400 33600,568
device msubckt pfet_03v3 89682 -5997 89683 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n5997#" 400 52000,1060 "a_90082_n5997#" 400 33600,568
device msubckt pfet_03v3 88844 -5997 88845 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n5997#" 400 52000,1060 "a_89244_n5997#" 400 52000,1060
device msubckt pfet_03v3 87949 -5997 87950 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -5092 92552 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -5092 91657 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n5092#" 400 52000,1060 "a_92056_n5092#" 400 52000,1060
device msubckt pfet_03v3 90818 -5092 90819 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n5092#" 400 33600,568 "a_91218_n5092#" 400 52000,1060
device msubckt pfet_03v3 90250 -5092 90251 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n5092#" 400 33600,568 "a_90650_n5092#" 400 33600,568
device msubckt pfet_03v3 89682 -5092 89683 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n5092#" 400 52000,1060 "a_90082_n5092#" 400 33600,568
device msubckt pfet_03v3 88844 -5092 88845 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n5997#" 400 52000,1060 "a_89244_n5092#" 400 52000,1060
device msubckt pfet_03v3 87949 -5092 87950 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -4187 92552 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -4187 91657 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n4187#" 400 52000,1060 "a_92056_n5092#" 400 52000,1060
device msubckt pfet_03v3 90818 -4187 90819 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n4187#" 400 33600,568 "a_91218_n4187#" 400 52000,1060
device msubckt pfet_03v3 90250 -4187 90251 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n4187#" 400 33600,568 "a_90650_n4187#" 400 33600,568
device msubckt pfet_03v3 89682 -4187 89683 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n4187#" 400 52000,1060 "a_90082_n4187#" 400 33600,568
device msubckt pfet_03v3 88844 -4187 88845 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT3" 400 52000,1060 "a_89244_n4187#" 400 52000,1060
device msubckt pfet_03v3 87949 -4187 87950 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -3282 92552 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -3282 91657 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_91218_n3282#" 400 52000,1060 "a_91526_n6902#" 400 52000,1060
device msubckt pfet_03v3 90818 -3282 90819 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90650_n3282#" 400 33600,568 "a_91218_n3282#" 400 52000,1060
device msubckt pfet_03v3 90250 -3282 90251 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_90082_n3282#" 400 33600,568 "a_90650_n3282#" 400 33600,568
device msubckt pfet_03v3 89682 -3282 89683 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_89244_n3282#" 400 52000,1060 "a_90082_n3282#" 400 33600,568
device msubckt pfet_03v3 88844 -3282 88845 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_88714_n6902#" 400 52000,1060 "a_89244_n3282#" 400 52000,1060
device msubckt pfet_03v3 87949 -3282 87950 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 92551 -2259 92552 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 91656 -2259 91657 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 90818 -2259 90819 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 90250 -2259 90251 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 89682 -2259 89683 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 88844 -2259 88845 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 87949 -2259 87950 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -12450 86854 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -12450 85959 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85120 -12450 85121 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 84552 -12450 84553 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 83984 -12450 83985 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 83146 -12450 83147 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 82251 -12450 82252 -12449 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -11427 86854 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -11427 85959 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n11427#" 400 52000,1060 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 85120 -11427 85121 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n11427#" 400 33600,568 "a_85520_n11427#" 400 52000,1060
device msubckt pfet_03v3 84552 -11427 84553 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n11427#" 400 33600,568 "a_84952_n11427#" 400 33600,568
device msubckt pfet_03v3 83984 -11427 83985 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n11427#" 400 52000,1060 "a_84384_n11427#" 400 33600,568
device msubckt pfet_03v3 83146 -11427 83147 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n11427#" 400 52000,1060 "a_83546_n11427#" 400 52000,1060
device msubckt pfet_03v3 82251 -11427 82252 -11426 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -10522 86854 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -10522 85959 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n10522#" 400 52000,1060 "a_86358_n10522#" 400 52000,1060
device msubckt pfet_03v3 85120 -10522 85121 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n10522#" 400 33600,568 "a_85520_n10522#" 400 52000,1060
device msubckt pfet_03v3 84552 -10522 84553 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n10522#" 400 33600,568 "a_84952_n10522#" 400 33600,568
device msubckt pfet_03v3 83984 -10522 83985 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n10522#" 400 52000,1060 "a_84384_n10522#" 400 33600,568
device msubckt pfet_03v3 83146 -10522 83147 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "a_83546_n10522#" 400 52000,1060
device msubckt pfet_03v3 82251 -10522 82252 -10521 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -9617 86854 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -9617 85959 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n9617#" 400 52000,1060 "a_86358_n10522#" 400 52000,1060
device msubckt pfet_03v3 85120 -9617 85121 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n9617#" 400 33600,568 "a_85520_n9617#" 400 52000,1060
device msubckt pfet_03v3 84552 -9617 84553 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n9617#" 400 33600,568 "a_84952_n9617#" 400 33600,568
device msubckt pfet_03v3 83984 -9617 83985 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n9617#" 400 52000,1060 "a_84384_n9617#" 400 33600,568
device msubckt pfet_03v3 83146 -9617 83147 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n9617#" 400 52000,1060 "a_83546_n9617#" 400 52000,1060
device msubckt pfet_03v3 82251 -9617 82252 -9616 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -8712 86854 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -8712 85959 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n8712#" 400 52000,1060 "a_86358_n8712#" 400 52000,1060
device msubckt pfet_03v3 85120 -8712 85121 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n8712#" 400 33600,568 "a_85520_n8712#" 400 52000,1060
device msubckt pfet_03v3 84552 -8712 84553 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n8712#" 400 33600,568 "a_84952_n8712#" 400 33600,568
device msubckt pfet_03v3 83984 -8712 83985 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n8712#" 400 52000,1060 "a_84384_n8712#" 400 33600,568
device msubckt pfet_03v3 83146 -8712 83147 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n9617#" 400 52000,1060 "a_83546_n8712#" 400 52000,1060
device msubckt pfet_03v3 82251 -8712 82252 -8711 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -7807 86854 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -7807 85959 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT2" 400 52000,1060 "a_86358_n7807#" 400 52000,1060
device msubckt pfet_03v3 85120 -7807 85121 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 52000,1060
device msubckt pfet_03v3 84552 -7807 84553 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 83984 -7807 83985 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 52000,1060 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 83146 -7807 83147 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n11427#" 400 52000,1060 "a_83546_n7807#" 400 52000,1060
device msubckt pfet_03v3 82251 -7807 82252 -7806 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -6902 86854 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -6902 85959 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85828_n6902#" 400 52000,1060 "a_86358_n7807#" 400 52000,1060
device msubckt pfet_03v3 85120 -6902 85121 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 33600,568 "CM_p_net_0.VDD" 400 52000,1060
device msubckt pfet_03v3 84552 -6902 84553 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.VDD" 400 33600,568 "CM_p_net_0.IN" 400 33600,568
device msubckt pfet_03v3 83984 -6902 83985 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.IN" 400 52000,1060 "CM_p_net_0.VDD" 400 33600,568
device msubckt pfet_03v3 83146 -6902 83147 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n6902#" 400 52000,1060 "a_83546_n7807#" 400 52000,1060
device msubckt pfet_03v3 82251 -6902 82252 -6901 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -5997 86854 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -5997 85959 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n5997#" 400 52000,1060 "a_86358_n8712#" 400 52000,1060
device msubckt pfet_03v3 85120 -5997 85121 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n5997#" 400 33600,568 "a_85520_n5997#" 400 52000,1060
device msubckt pfet_03v3 84552 -5997 84553 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n5997#" 400 33600,568 "a_84952_n5997#" 400 33600,568
device msubckt pfet_03v3 83984 -5997 83985 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n5997#" 400 52000,1060 "a_84384_n5997#" 400 33600,568
device msubckt pfet_03v3 83146 -5997 83147 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n5997#" 400 52000,1060 "a_83546_n5997#" 400 52000,1060
device msubckt pfet_03v3 82251 -5997 82252 -5996 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -5092 86854 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -5092 85959 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n5092#" 400 52000,1060 "a_86358_n5092#" 400 52000,1060
device msubckt pfet_03v3 85120 -5092 85121 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n5092#" 400 33600,568 "a_85520_n5092#" 400 52000,1060
device msubckt pfet_03v3 84552 -5092 84553 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n5092#" 400 33600,568 "a_84952_n5092#" 400 33600,568
device msubckt pfet_03v3 83984 -5092 83985 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n5092#" 400 52000,1060 "a_84384_n5092#" 400 33600,568
device msubckt pfet_03v3 83146 -5092 83147 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n5997#" 400 52000,1060 "a_83546_n5092#" 400 52000,1060
device msubckt pfet_03v3 82251 -5092 82252 -5091 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -4187 86854 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -4187 85959 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n4187#" 400 52000,1060 "a_86358_n5092#" 400 52000,1060
device msubckt pfet_03v3 85120 -4187 85121 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n4187#" 400 33600,568 "a_85520_n4187#" 400 52000,1060
device msubckt pfet_03v3 84552 -4187 84553 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n4187#" 400 33600,568 "a_84952_n4187#" 400 33600,568
device msubckt pfet_03v3 83984 -4187 83985 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n4187#" 400 52000,1060 "a_84384_n4187#" 400 33600,568
device msubckt pfet_03v3 83146 -4187 83147 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "CM_p_net_0.OUT1" 400 52000,1060 "a_83546_n4187#" 400 52000,1060
device msubckt pfet_03v3 82251 -4187 82252 -4186 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -3282 86854 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -3282 85959 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_85520_n3282#" 400 52000,1060 "a_85828_n6902#" 400 52000,1060
device msubckt pfet_03v3 85120 -3282 85121 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84952_n3282#" 400 33600,568 "a_85520_n3282#" 400 52000,1060
device msubckt pfet_03v3 84552 -3282 84553 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_84384_n3282#" 400 33600,568 "a_84952_n3282#" 400 33600,568
device msubckt pfet_03v3 83984 -3282 83985 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83546_n3282#" 400 52000,1060 "a_84384_n3282#" 400 33600,568
device msubckt pfet_03v3 83146 -3282 83147 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.IN" 800 0 "a_83016_n6902#" 400 52000,1060 "a_83546_n3282#" 400 52000,1060
device msubckt pfet_03v3 82251 -3282 82252 -3281 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 86853 -2259 86854 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85958 -2259 85959 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 85120 -2259 85121 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 84552 -2259 84553 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 33600,568
device msubckt pfet_03v3 83984 -2259 83985 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 83146 -2259 83147 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 82251 -2259 82252 -2258 l=400 w=400 "CM_p_net_0.VDD" "CM_p_net_0.VDD" 800 0 "CM_p_net_0.VDD" 0 0 "CM_p_net_0.VDD" 800 52000,1060
device msubckt pfet_03v3 77600 -12748 77601 -12747 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 75822 -12748 75823 -12747 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 33600,568
device msubckt pfet_03v3 74454 -12748 74455 -12747 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 72816 -12748 72817 -12747 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 33600,568
device msubckt pfet_03v3 71448 -12748 71449 -12747 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 69670 -12748 69671 -12747 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 77600 -11674 77601 -11673 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 75822 -11674 75823 -11673 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "a_75654_n11674#" 400 33600,568 "CM_input_0.IN2" 400 52000,1060
device msubckt pfet_03v3 74454 -11674 74455 -11673 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "CM_input_0.VDD" 400 52000,1060 "a_75654_n11674#" 400 33600,568
device msubckt pfet_03v3 72816 -11674 72817 -11673 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "a_72648_n11674#" 400 33600,568 "CM_input_0.VDD" 400 52000,1060
device msubckt pfet_03v3 71448 -11674 71449 -11673 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "CM_input_0.IN" 400 52000,1060 "a_72648_n11674#" 400 33600,568
device msubckt pfet_03v3 69670 -11674 69671 -11673 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 77600 -10715 77601 -10714 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 75822 -10715 75823 -10714 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "a_75654_n10715#" 400 33600,568 "a_71318_n10715#" 400 52000,1060
device msubckt pfet_03v3 74454 -10715 74455 -10714 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "CM_input_0.VDD" 400 52000,1060 "a_75654_n10715#" 400 33600,568
device msubckt pfet_03v3 72816 -10715 72817 -10714 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "a_72648_n10715#" 400 33600,568 "CM_input_0.VDD" 400 52000,1060
device msubckt pfet_03v3 71448 -10715 71449 -10714 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "a_71318_n10715#" 400 52000,1060 "a_72648_n10715#" 400 33600,568
device msubckt pfet_03v3 69670 -10715 69671 -10714 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 77600 -9756 77601 -9755 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 75822 -9756 75823 -9755 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "a_75654_n9756#" 400 33600,568 "CM_input_0.IN" 400 52000,1060
device msubckt pfet_03v3 74454 -9756 74455 -9755 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "CM_input_0.VDD" 400 52000,1060 "a_75654_n9756#" 400 33600,568
device msubckt pfet_03v3 72816 -9756 72817 -9755 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "a_72648_n9756#" 400 33600,568 "CM_input_0.VDD" 400 52000,1060
device msubckt pfet_03v3 71448 -9756 71449 -9755 l=1200 w=400 "CM_input_0.VDD" "a_71318_n10715#" 2400 0 "CM_input_0.IN2" 400 52000,1060 "a_72648_n9756#" 400 33600,568
device msubckt pfet_03v3 69670 -9756 69671 -9755 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 77600 -8682 77601 -8681 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 75822 -8682 75823 -8681 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 33600,568
device msubckt pfet_03v3 74454 -8682 74455 -8681 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 72816 -8682 72817 -8681 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 33600,568
device msubckt pfet_03v3 71448 -8682 71449 -8681 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt pfet_03v3 69670 -8682 69671 -8681 l=1200 w=400 "CM_input_0.VDD" "CM_input_0.VDD" 2400 0 "CM_input_0.VDD" 0 0 "CM_input_0.VDD" 800 52000,1060
device msubckt nfet_03v3 66399 -22490 66400 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -22490 65521 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64960 -22490 64961 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 64086 -22490 64087 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 63526 -22490 63527 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62652 -22490 62653 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62092 -22490 62093 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61213 -22490 61214 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -21477 66400 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -21477 65521 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n21477#" 400 32000,560 "a_65920_n21477#" 400 48800,1044
device msubckt nfet_03v3 64960 -21477 64961 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63052_n21477#" 400 48800,1044 "a_65360_n21477#" 400 32000,560
device msubckt nfet_03v3 64086 -21477 64087 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n21477#" 400 32000,560 "a_64486_n21477#" 400 48800,1044
device msubckt nfet_03v3 63526 -21477 63527 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_63926_n21477#" 400 32000,560
device msubckt nfet_03v3 62652 -21477 62653 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n21477#" 400 32000,560 "a_63052_n21477#" 400 48800,1044
device msubckt nfet_03v3 62092 -21477 62093 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n21477#" 400 48800,1044 "a_62492_n21477#" 400 32000,560
device msubckt nfet_03v3 61213 -21477 61214 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -20580 66400 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -20580 65521 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n20580#" 400 32000,560 "a_65920_n21477#" 400 48800,1044
device msubckt nfet_03v3 64960 -20580 64961 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n20580#" 400 48800,1044 "a_65360_n20580#" 400 32000,560
device msubckt nfet_03v3 64086 -20580 64087 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n20580#" 400 32000,560 "a_64486_n21477#" 400 48800,1044
device msubckt nfet_03v3 63526 -20580 63527 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63404_n20580#" 400 48800,1044 "a_63926_n20580#" 400 32000,560
device msubckt nfet_03v3 62652 -20580 62653 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n20580#" 400 32000,560 "a_63052_n20580#" 400 48800,1044
device msubckt nfet_03v3 62092 -20580 62093 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n21477#" 400 48800,1044 "a_62492_n20580#" 400 32000,560
device msubckt nfet_03v3 61213 -20580 61214 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -19683 66400 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -19683 65521 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n19683#" 400 32000,560 "a_65920_n19683#" 400 48800,1044
device msubckt nfet_03v3 64960 -19683 64961 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n20580#" 400 48800,1044 "a_65360_n19683#" 400 32000,560
device msubckt nfet_03v3 64086 -19683 64087 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n19683#" 400 32000,560 "a_64486_n19683#" 400 48800,1044
device msubckt nfet_03v3 63526 -19683 63527 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63404_n20580#" 400 48800,1044 "a_63926_n19683#" 400 32000,560
device msubckt nfet_03v3 62652 -19683 62653 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n19683#" 400 32000,560 "a_63052_n20580#" 400 48800,1044
device msubckt nfet_03v3 62092 -19683 62093 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n19683#" 400 48800,1044 "a_62492_n19683#" 400 32000,560
device msubckt nfet_03v3 61213 -19683 61214 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -18786 66400 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -18786 65521 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n18786#" 400 32000,560 "a_65920_n19683#" 400 48800,1044
device msubckt nfet_03v3 64960 -18786 64961 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n18786#" 400 48800,1044 "a_65360_n18786#" 400 32000,560
device msubckt nfet_03v3 64086 -18786 64087 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 63526 -18786 63527 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 62652 -18786 62653 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n18786#" 400 32000,560 "a_63052_n18786#" 400 48800,1044
device msubckt nfet_03v3 62092 -18786 62093 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n19683#" 400 48800,1044 "a_62492_n18786#" 400 32000,560
device msubckt nfet_03v3 61213 -18786 61214 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -17889 66400 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -17889 65521 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n17889#" 400 32000,560 "a_64486_n19683#" 400 48800,1044
device msubckt nfet_03v3 64960 -17889 64961 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64486_n16095#" 400 48800,1044 "a_65360_n17889#" 400 32000,560
device msubckt nfet_03v3 64086 -17889 64087 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 63526 -17889 63527 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 62652 -17889 62653 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n17889#" 400 32000,560 "a_63052_n17889#" 400 48800,1044
device msubckt nfet_03v3 62092 -17889 62093 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.OUT12" 400 48800,1044 "a_62492_n17889#" 400 32000,560
device msubckt nfet_03v3 61213 -17889 61214 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -16992 66400 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -16992 65521 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n16992#" 400 32000,560 "a_65920_n16992#" 400 48800,1044
device msubckt nfet_03v3 64960 -16992 64961 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n18786#" 400 48800,1044 "a_65360_n16992#" 400 32000,560
device msubckt nfet_03v3 64086 -16992 64087 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 63526 -16992 63527 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 62652 -16992 62653 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n16992#" 400 32000,560 "a_63052_n18786#" 400 48800,1044
device msubckt nfet_03v3 62092 -16992 62093 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n16992#" 400 48800,1044 "a_62492_n16992#" 400 32000,560
device msubckt nfet_03v3 61213 -16992 61214 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -16095 66400 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -16095 65521 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n16095#" 400 32000,560 "a_65920_n16992#" 400 48800,1044
device msubckt nfet_03v3 64960 -16095 64961 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n16095#" 400 48800,1044 "a_65360_n16095#" 400 32000,560
device msubckt nfet_03v3 64086 -16095 64087 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n16095#" 400 32000,560 "a_64486_n16095#" 400 48800,1044
device msubckt nfet_03v3 63526 -16095 63527 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63404_n16095#" 400 48800,1044 "a_63926_n16095#" 400 32000,560
device msubckt nfet_03v3 62652 -16095 62653 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n16095#" 400 32000,560 "a_63052_n16095#" 400 48800,1044
device msubckt nfet_03v3 62092 -16095 62093 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n16992#" 400 48800,1044 "a_62492_n16095#" 400 32000,560
device msubckt nfet_03v3 61213 -16095 61214 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -15198 66400 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -15198 65521 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n15198#" 400 32000,560 "a_65920_n15198#" 400 48800,1044
device msubckt nfet_03v3 64960 -15198 64961 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n16095#" 400 48800,1044 "a_65360_n15198#" 400 32000,560
device msubckt nfet_03v3 64086 -15198 64087 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n15198#" 400 32000,560 "a_64486_n15198#" 400 48800,1044
device msubckt nfet_03v3 63526 -15198 63527 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63404_n16095#" 400 48800,1044 "a_63926_n15198#" 400 32000,560
device msubckt nfet_03v3 62652 -15198 62653 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n15198#" 400 32000,560 "a_63052_n16095#" 400 48800,1044
device msubckt nfet_03v3 62092 -15198 62093 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n15198#" 400 48800,1044 "a_62492_n15198#" 400 32000,560
device msubckt nfet_03v3 61213 -15198 61214 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -14301 66400 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -14301 65521 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n14301#" 400 32000,560 "a_65920_n15198#" 400 48800,1044
device msubckt nfet_03v3 64960 -14301 64961 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_65360_n14301#" 400 32000,560
device msubckt nfet_03v3 64086 -14301 64087 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n14301#" 400 32000,560 "a_64486_n15198#" 400 48800,1044
device msubckt nfet_03v3 63526 -14301 63527 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63052_n17889#" 400 48800,1044 "a_63926_n14301#" 400 32000,560
device msubckt nfet_03v3 62652 -14301 62653 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n14301#" 400 32000,560 "CM_n_net_0.OUT11" 400 48800,1044
device msubckt nfet_03v3 62092 -14301 62093 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n15198#" 400 48800,1044 "a_62492_n14301#" 400 32000,560
device msubckt nfet_03v3 61213 -14301 61214 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -13286 66400 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -13286 65521 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64960 -13286 64961 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 64086 -13286 64087 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 63526 -13286 63527 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62652 -13286 62653 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62092 -13286 62093 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61213 -13286 61214 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -22490 60134 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -22490 59255 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58694 -22490 58695 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 57820 -22490 57821 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 57260 -22490 57261 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56386 -22490 56387 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 55826 -22490 55827 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 54947 -22490 54948 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -21477 60134 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -21477 59255 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n21477#" 400 32000,560 "a_59654_n21477#" 400 48800,1044
device msubckt nfet_03v3 58694 -21477 58695 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56786_n21477#" 400 48800,1044 "a_59094_n21477#" 400 32000,560
device msubckt nfet_03v3 57820 -21477 57821 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n21477#" 400 32000,560 "a_58220_n21477#" 400 48800,1044
device msubckt nfet_03v3 57260 -21477 57261 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_57660_n21477#" 400 32000,560
device msubckt nfet_03v3 56386 -21477 56387 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n21477#" 400 32000,560 "a_56786_n21477#" 400 48800,1044
device msubckt nfet_03v3 55826 -21477 55827 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n21477#" 400 48800,1044 "a_56226_n21477#" 400 32000,560
device msubckt nfet_03v3 54947 -21477 54948 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -20580 60134 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -20580 59255 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n20580#" 400 32000,560 "a_59654_n21477#" 400 48800,1044
device msubckt nfet_03v3 58694 -20580 58695 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n20580#" 400 48800,1044 "a_59094_n20580#" 400 32000,560
device msubckt nfet_03v3 57820 -20580 57821 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n20580#" 400 32000,560 "a_58220_n21477#" 400 48800,1044
device msubckt nfet_03v3 57260 -20580 57261 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57138_n20580#" 400 48800,1044 "a_57660_n20580#" 400 32000,560
device msubckt nfet_03v3 56386 -20580 56387 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n20580#" 400 32000,560 "a_56786_n20580#" 400 48800,1044
device msubckt nfet_03v3 55826 -20580 55827 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n21477#" 400 48800,1044 "a_56226_n20580#" 400 32000,560
device msubckt nfet_03v3 54947 -20580 54948 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -19683 60134 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -19683 59255 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n19683#" 400 32000,560 "a_59654_n19683#" 400 48800,1044
device msubckt nfet_03v3 58694 -19683 58695 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n20580#" 400 48800,1044 "a_59094_n19683#" 400 32000,560
device msubckt nfet_03v3 57820 -19683 57821 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n19683#" 400 32000,560 "a_58220_n19683#" 400 48800,1044
device msubckt nfet_03v3 57260 -19683 57261 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57138_n20580#" 400 48800,1044 "a_57660_n19683#" 400 32000,560
device msubckt nfet_03v3 56386 -19683 56387 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n19683#" 400 32000,560 "a_56786_n20580#" 400 48800,1044
device msubckt nfet_03v3 55826 -19683 55827 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n19683#" 400 48800,1044 "a_56226_n19683#" 400 32000,560
device msubckt nfet_03v3 54947 -19683 54948 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -18786 60134 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -18786 59255 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n18786#" 400 32000,560 "a_59654_n19683#" 400 48800,1044
device msubckt nfet_03v3 58694 -18786 58695 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n18786#" 400 48800,1044 "a_59094_n18786#" 400 32000,560
device msubckt nfet_03v3 57820 -18786 57821 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 57260 -18786 57261 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 56386 -18786 56387 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n18786#" 400 32000,560 "a_56786_n18786#" 400 48800,1044
device msubckt nfet_03v3 55826 -18786 55827 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n19683#" 400 48800,1044 "a_56226_n18786#" 400 32000,560
device msubckt nfet_03v3 54947 -18786 54948 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -17889 60134 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -17889 59255 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n17889#" 400 32000,560 "a_58220_n19683#" 400 48800,1044
device msubckt nfet_03v3 58694 -17889 58695 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58220_n16095#" 400 48800,1044 "a_59094_n17889#" 400 32000,560
device msubckt nfet_03v3 57820 -17889 57821 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 57260 -17889 57261 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 56386 -17889 56387 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n17889#" 400 32000,560 "a_56786_n17889#" 400 48800,1044
device msubckt nfet_03v3 55826 -17889 55827 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.OUT10" 400 48800,1044 "a_56226_n17889#" 400 32000,560
device msubckt nfet_03v3 54947 -17889 54948 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -16992 60134 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -16992 59255 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n16992#" 400 32000,560 "a_59654_n16992#" 400 48800,1044
device msubckt nfet_03v3 58694 -16992 58695 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n18786#" 400 48800,1044 "a_59094_n16992#" 400 32000,560
device msubckt nfet_03v3 57820 -16992 57821 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 57260 -16992 57261 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 56386 -16992 56387 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n16992#" 400 32000,560 "a_56786_n18786#" 400 48800,1044
device msubckt nfet_03v3 55826 -16992 55827 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n16992#" 400 48800,1044 "a_56226_n16992#" 400 32000,560
device msubckt nfet_03v3 54947 -16992 54948 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -16095 60134 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -16095 59255 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n16095#" 400 32000,560 "a_59654_n16992#" 400 48800,1044
device msubckt nfet_03v3 58694 -16095 58695 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n16095#" 400 48800,1044 "a_59094_n16095#" 400 32000,560
device msubckt nfet_03v3 57820 -16095 57821 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n16095#" 400 32000,560 "a_58220_n16095#" 400 48800,1044
device msubckt nfet_03v3 57260 -16095 57261 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57138_n16095#" 400 48800,1044 "a_57660_n16095#" 400 32000,560
device msubckt nfet_03v3 56386 -16095 56387 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n16095#" 400 32000,560 "a_56786_n16095#" 400 48800,1044
device msubckt nfet_03v3 55826 -16095 55827 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n16992#" 400 48800,1044 "a_56226_n16095#" 400 32000,560
device msubckt nfet_03v3 54947 -16095 54948 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -15198 60134 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -15198 59255 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n15198#" 400 32000,560 "a_59654_n15198#" 400 48800,1044
device msubckt nfet_03v3 58694 -15198 58695 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n16095#" 400 48800,1044 "a_59094_n15198#" 400 32000,560
device msubckt nfet_03v3 57820 -15198 57821 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n15198#" 400 32000,560 "a_58220_n15198#" 400 48800,1044
device msubckt nfet_03v3 57260 -15198 57261 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57138_n16095#" 400 48800,1044 "a_57660_n15198#" 400 32000,560
device msubckt nfet_03v3 56386 -15198 56387 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n15198#" 400 32000,560 "a_56786_n16095#" 400 48800,1044
device msubckt nfet_03v3 55826 -15198 55827 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n15198#" 400 48800,1044 "a_56226_n15198#" 400 32000,560
device msubckt nfet_03v3 54947 -15198 54948 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -14301 60134 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -14301 59255 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n14301#" 400 32000,560 "a_59654_n15198#" 400 48800,1044
device msubckt nfet_03v3 58694 -14301 58695 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_59094_n14301#" 400 32000,560
device msubckt nfet_03v3 57820 -14301 57821 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n14301#" 400 32000,560 "a_58220_n15198#" 400 48800,1044
device msubckt nfet_03v3 57260 -14301 57261 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56786_n17889#" 400 48800,1044 "a_57660_n14301#" 400 32000,560
device msubckt nfet_03v3 56386 -14301 56387 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n14301#" 400 32000,560 "CM_n_net_0.OUT9" 400 48800,1044
device msubckt nfet_03v3 55826 -14301 55827 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n15198#" 400 48800,1044 "a_56226_n14301#" 400 32000,560
device msubckt nfet_03v3 54947 -14301 54948 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -13286 60134 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -13286 59255 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58694 -13286 58695 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 57820 -13286 57821 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 57260 -13286 57261 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56386 -13286 56387 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 55826 -13286 55827 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 54947 -13286 54948 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -22490 53868 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -22490 52989 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52428 -22490 52429 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51554 -22490 51555 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50994 -22490 50995 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 50120 -22490 50121 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 49560 -22490 49561 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 48681 -22490 48682 -22489 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -21477 53868 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -21477 52989 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n21477#" 400 32000,560 "a_53388_n21477#" 400 48800,1044
device msubckt nfet_03v3 52428 -21477 52429 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50520_n21477#" 400 48800,1044 "a_52828_n21477#" 400 32000,560
device msubckt nfet_03v3 51554 -21477 51555 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n21477#" 400 32000,560 "a_51954_n21477#" 400 48800,1044
device msubckt nfet_03v3 50994 -21477 50995 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_51394_n21477#" 400 32000,560
device msubckt nfet_03v3 50120 -21477 50121 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n21477#" 400 32000,560 "a_50520_n21477#" 400 48800,1044
device msubckt nfet_03v3 49560 -21477 49561 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n21477#" 400 48800,1044 "a_49960_n21477#" 400 32000,560
device msubckt nfet_03v3 48681 -21477 48682 -21476 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -20580 53868 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -20580 52989 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n20580#" 400 32000,560 "a_53388_n21477#" 400 48800,1044
device msubckt nfet_03v3 52428 -20580 52429 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n20580#" 400 48800,1044 "a_52828_n20580#" 400 32000,560
device msubckt nfet_03v3 51554 -20580 51555 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n20580#" 400 32000,560 "a_51954_n21477#" 400 48800,1044
device msubckt nfet_03v3 50994 -20580 50995 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50872_n20580#" 400 48800,1044 "a_51394_n20580#" 400 32000,560
device msubckt nfet_03v3 50120 -20580 50121 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n20580#" 400 32000,560 "a_50520_n20580#" 400 48800,1044
device msubckt nfet_03v3 49560 -20580 49561 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n21477#" 400 48800,1044 "a_49960_n20580#" 400 32000,560
device msubckt nfet_03v3 48681 -20580 48682 -20579 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -19683 53868 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -19683 52989 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n19683#" 400 32000,560 "a_53388_n19683#" 400 48800,1044
device msubckt nfet_03v3 52428 -19683 52429 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n20580#" 400 48800,1044 "a_52828_n19683#" 400 32000,560
device msubckt nfet_03v3 51554 -19683 51555 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n19683#" 400 32000,560 "a_51954_n19683#" 400 48800,1044
device msubckt nfet_03v3 50994 -19683 50995 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50872_n20580#" 400 48800,1044 "a_51394_n19683#" 400 32000,560
device msubckt nfet_03v3 50120 -19683 50121 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n19683#" 400 32000,560 "a_50520_n20580#" 400 48800,1044
device msubckt nfet_03v3 49560 -19683 49561 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n19683#" 400 48800,1044 "a_49960_n19683#" 400 32000,560
device msubckt nfet_03v3 48681 -19683 48682 -19682 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -18786 53868 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -18786 52989 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n18786#" 400 32000,560 "a_53388_n19683#" 400 48800,1044
device msubckt nfet_03v3 52428 -18786 52429 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n18786#" 400 48800,1044 "a_52828_n18786#" 400 32000,560
device msubckt nfet_03v3 51554 -18786 51555 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 50994 -18786 50995 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 50120 -18786 50121 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n18786#" 400 32000,560 "a_50520_n18786#" 400 48800,1044
device msubckt nfet_03v3 49560 -18786 49561 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n19683#" 400 48800,1044 "a_49960_n18786#" 400 32000,560
device msubckt nfet_03v3 48681 -18786 48682 -18785 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -17889 53868 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -17889 52989 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n17889#" 400 32000,560 "a_51954_n19683#" 400 48800,1044
device msubckt nfet_03v3 52428 -17889 52429 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51954_n16095#" 400 48800,1044 "a_52828_n17889#" 400 32000,560
device msubckt nfet_03v3 51554 -17889 51555 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 50994 -17889 50995 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 50120 -17889 50121 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n17889#" 400 32000,560 "a_50520_n17889#" 400 48800,1044
device msubckt nfet_03v3 49560 -17889 49561 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.OUT8" 400 48800,1044 "a_49960_n17889#" 400 32000,560
device msubckt nfet_03v3 48681 -17889 48682 -17888 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -16992 53868 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -16992 52989 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n16992#" 400 32000,560 "a_53388_n16992#" 400 48800,1044
device msubckt nfet_03v3 52428 -16992 52429 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n18786#" 400 48800,1044 "a_52828_n16992#" 400 32000,560
device msubckt nfet_03v3 51554 -16992 51555 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 50994 -16992 50995 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 50120 -16992 50121 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n16992#" 400 32000,560 "a_50520_n18786#" 400 48800,1044
device msubckt nfet_03v3 49560 -16992 49561 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n16992#" 400 48800,1044 "a_49960_n16992#" 400 32000,560
device msubckt nfet_03v3 48681 -16992 48682 -16991 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -16095 53868 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -16095 52989 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n16095#" 400 32000,560 "a_53388_n16992#" 400 48800,1044
device msubckt nfet_03v3 52428 -16095 52429 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n16095#" 400 48800,1044 "a_52828_n16095#" 400 32000,560
device msubckt nfet_03v3 51554 -16095 51555 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n16095#" 400 32000,560 "a_51954_n16095#" 400 48800,1044
device msubckt nfet_03v3 50994 -16095 50995 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50872_n16095#" 400 48800,1044 "a_51394_n16095#" 400 32000,560
device msubckt nfet_03v3 50120 -16095 50121 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n16095#" 400 32000,560 "a_50520_n16095#" 400 48800,1044
device msubckt nfet_03v3 49560 -16095 49561 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n16992#" 400 48800,1044 "a_49960_n16095#" 400 32000,560
device msubckt nfet_03v3 48681 -16095 48682 -16094 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -15198 53868 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -15198 52989 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n15198#" 400 32000,560 "a_53388_n15198#" 400 48800,1044
device msubckt nfet_03v3 52428 -15198 52429 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n16095#" 400 48800,1044 "a_52828_n15198#" 400 32000,560
device msubckt nfet_03v3 51554 -15198 51555 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n15198#" 400 32000,560 "a_51954_n15198#" 400 48800,1044
device msubckt nfet_03v3 50994 -15198 50995 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50872_n16095#" 400 48800,1044 "a_51394_n15198#" 400 32000,560
device msubckt nfet_03v3 50120 -15198 50121 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n15198#" 400 32000,560 "a_50520_n16095#" 400 48800,1044
device msubckt nfet_03v3 49560 -15198 49561 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n15198#" 400 48800,1044 "a_49960_n15198#" 400 32000,560
device msubckt nfet_03v3 48681 -15198 48682 -15197 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -14301 53868 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -14301 52989 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n14301#" 400 32000,560 "a_53388_n15198#" 400 48800,1044
device msubckt nfet_03v3 52428 -14301 52429 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_52828_n14301#" 400 32000,560
device msubckt nfet_03v3 51554 -14301 51555 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n14301#" 400 32000,560 "a_51954_n15198#" 400 48800,1044
device msubckt nfet_03v3 50994 -14301 50995 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50520_n17889#" 400 48800,1044 "a_51394_n14301#" 400 32000,560
device msubckt nfet_03v3 50120 -14301 50121 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n14301#" 400 32000,560 "CM_n_net_0.OUT7" 400 48800,1044
device msubckt nfet_03v3 49560 -14301 49561 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n15198#" 400 48800,1044 "a_49960_n14301#" 400 32000,560
device msubckt nfet_03v3 48681 -14301 48682 -14300 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -13286 53868 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -13286 52989 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52428 -13286 52429 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51554 -13286 51555 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50994 -13286 50995 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 50120 -13286 50121 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 49560 -13286 49561 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 48681 -13286 48682 -13285 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -22362 46295 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -22362 45416 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44855 -22362 44856 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43981 -22362 43982 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 43421 -22362 43422 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 42547 -22362 42548 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 41987 -22362 41988 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 41108 -22362 41109 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -21349 46295 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -21349 45416 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n21349#" 400 32000,560 "a_45815_n21349#" 400 48800,1044
device msubckt nfet_03v3 44855 -21349 44856 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42947_n21349#" 400 48800,1044 "a_45255_n21349#" 400 32000,560
device msubckt nfet_03v3 43981 -21349 43982 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n21349#" 400 32000,560 "a_44381_n21349#" 400 48800,1044
device msubckt nfet_03v3 43421 -21349 43422 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43821_n21349#" 400 32000,560
device msubckt nfet_03v3 42547 -21349 42548 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n21349#" 400 32000,560 "a_42947_n21349#" 400 48800,1044
device msubckt nfet_03v3 41987 -21349 41988 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n21349#" 400 48800,1044 "a_42387_n21349#" 400 32000,560
device msubckt nfet_03v3 41108 -21349 41109 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -20452 46295 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -20452 45416 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n20452#" 400 32000,560 "a_45815_n21349#" 400 48800,1044
device msubckt nfet_03v3 44855 -20452 44856 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n20452#" 400 48800,1044 "a_45255_n20452#" 400 32000,560
device msubckt nfet_03v3 43981 -20452 43982 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n20452#" 400 32000,560 "a_44381_n21349#" 400 48800,1044
device msubckt nfet_03v3 43421 -20452 43422 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43299_n20452#" 400 48800,1044 "a_43821_n20452#" 400 32000,560
device msubckt nfet_03v3 42547 -20452 42548 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n20452#" 400 32000,560 "a_42947_n20452#" 400 48800,1044
device msubckt nfet_03v3 41987 -20452 41988 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n21349#" 400 48800,1044 "a_42387_n20452#" 400 32000,560
device msubckt nfet_03v3 41108 -20452 41109 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -19555 46295 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -19555 45416 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n19555#" 400 32000,560 "a_45815_n19555#" 400 48800,1044
device msubckt nfet_03v3 44855 -19555 44856 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n20452#" 400 48800,1044 "a_45255_n19555#" 400 32000,560
device msubckt nfet_03v3 43981 -19555 43982 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n19555#" 400 32000,560 "a_44381_n19555#" 400 48800,1044
device msubckt nfet_03v3 43421 -19555 43422 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43299_n20452#" 400 48800,1044 "a_43821_n19555#" 400 32000,560
device msubckt nfet_03v3 42547 -19555 42548 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n19555#" 400 32000,560 "a_42947_n20452#" 400 48800,1044
device msubckt nfet_03v3 41987 -19555 41988 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n19555#" 400 48800,1044 "a_42387_n19555#" 400 32000,560
device msubckt nfet_03v3 41108 -19555 41109 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -18658 46295 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -18658 45416 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n18658#" 400 32000,560 "a_45815_n19555#" 400 48800,1044
device msubckt nfet_03v3 44855 -18658 44856 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n18658#" 400 48800,1044 "a_45255_n18658#" 400 32000,560
device msubckt nfet_03v3 43981 -18658 43982 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 43421 -18658 43422 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 42547 -18658 42548 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n18658#" 400 32000,560 "a_42947_n18658#" 400 48800,1044
device msubckt nfet_03v3 41987 -18658 41988 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n19555#" 400 48800,1044 "a_42387_n18658#" 400 32000,560
device msubckt nfet_03v3 41108 -18658 41109 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -17761 46295 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -17761 45416 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n17761#" 400 32000,560 "a_44381_n19555#" 400 48800,1044
device msubckt nfet_03v3 44855 -17761 44856 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44381_n15967#" 400 48800,1044 "a_45255_n17761#" 400 32000,560
device msubckt nfet_03v3 43981 -17761 43982 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 43421 -17761 43422 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 42547 -17761 42548 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n17761#" 400 32000,560 "a_42947_n17761#" 400 48800,1044
device msubckt nfet_03v3 41987 -17761 41988 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.OUT12" 400 48800,1044 "a_42387_n17761#" 400 32000,560
device msubckt nfet_03v3 41108 -17761 41109 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -16864 46295 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -16864 45416 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n16864#" 400 32000,560 "a_45815_n16864#" 400 48800,1044
device msubckt nfet_03v3 44855 -16864 44856 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n18658#" 400 48800,1044 "a_45255_n16864#" 400 32000,560
device msubckt nfet_03v3 43981 -16864 43982 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 43421 -16864 43422 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 42547 -16864 42548 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n16864#" 400 32000,560 "a_42947_n18658#" 400 48800,1044
device msubckt nfet_03v3 41987 -16864 41988 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n16864#" 400 48800,1044 "a_42387_n16864#" 400 32000,560
device msubckt nfet_03v3 41108 -16864 41109 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -15967 46295 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -15967 45416 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n15967#" 400 32000,560 "a_45815_n16864#" 400 48800,1044
device msubckt nfet_03v3 44855 -15967 44856 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n15967#" 400 48800,1044 "a_45255_n15967#" 400 32000,560
device msubckt nfet_03v3 43981 -15967 43982 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n15967#" 400 32000,560 "a_44381_n15967#" 400 48800,1044
device msubckt nfet_03v3 43421 -15967 43422 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43299_n15967#" 400 48800,1044 "a_43821_n15967#" 400 32000,560
device msubckt nfet_03v3 42547 -15967 42548 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n15967#" 400 32000,560 "a_42947_n15967#" 400 48800,1044
device msubckt nfet_03v3 41987 -15967 41988 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n16864#" 400 48800,1044 "a_42387_n15967#" 400 32000,560
device msubckt nfet_03v3 41108 -15967 41109 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -15070 46295 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -15070 45416 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n15070#" 400 32000,560 "a_45815_n15070#" 400 48800,1044
device msubckt nfet_03v3 44855 -15070 44856 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n15967#" 400 48800,1044 "a_45255_n15070#" 400 32000,560
device msubckt nfet_03v3 43981 -15070 43982 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n15070#" 400 32000,560 "a_44381_n15070#" 400 48800,1044
device msubckt nfet_03v3 43421 -15070 43422 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43299_n15967#" 400 48800,1044 "a_43821_n15070#" 400 32000,560
device msubckt nfet_03v3 42547 -15070 42548 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n15070#" 400 32000,560 "a_42947_n15967#" 400 48800,1044
device msubckt nfet_03v3 41987 -15070 41988 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n15070#" 400 48800,1044 "a_42387_n15070#" 400 32000,560
device msubckt nfet_03v3 41108 -15070 41109 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -14173 46295 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -14173 45416 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n14173#" 400 32000,560 "a_45815_n15070#" 400 48800,1044
device msubckt nfet_03v3 44855 -14173 44856 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_45255_n14173#" 400 32000,560
device msubckt nfet_03v3 43981 -14173 43982 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n14173#" 400 32000,560 "a_44381_n15070#" 400 48800,1044
device msubckt nfet_03v3 43421 -14173 43422 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42947_n17761#" 400 48800,1044 "a_43821_n14173#" 400 32000,560
device msubckt nfet_03v3 42547 -14173 42548 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n14173#" 400 32000,560 "CM_n_net_1.OUT11" 400 48800,1044
device msubckt nfet_03v3 41987 -14173 41988 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n15070#" 400 48800,1044 "a_42387_n14173#" 400 32000,560
device msubckt nfet_03v3 41108 -14173 41109 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -13158 46295 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -13158 45416 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44855 -13158 44856 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43981 -13158 43982 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 43421 -13158 43422 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 42547 -13158 42548 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 41987 -13158 41988 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 41108 -13158 41109 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -22362 40029 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -22362 39150 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38589 -22362 38590 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37715 -22362 37716 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 37155 -22362 37156 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 36281 -22362 36282 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 35721 -22362 35722 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 34842 -22362 34843 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -21349 40029 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -21349 39150 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n21349#" 400 32000,560 "a_39549_n21349#" 400 48800,1044
device msubckt nfet_03v3 38589 -21349 38590 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36681_n21349#" 400 48800,1044 "a_38989_n21349#" 400 32000,560
device msubckt nfet_03v3 37715 -21349 37716 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n21349#" 400 32000,560 "a_38115_n21349#" 400 48800,1044
device msubckt nfet_03v3 37155 -21349 37156 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_37555_n21349#" 400 32000,560
device msubckt nfet_03v3 36281 -21349 36282 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n21349#" 400 32000,560 "a_36681_n21349#" 400 48800,1044
device msubckt nfet_03v3 35721 -21349 35722 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n21349#" 400 48800,1044 "a_36121_n21349#" 400 32000,560
device msubckt nfet_03v3 34842 -21349 34843 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -20452 40029 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -20452 39150 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n20452#" 400 32000,560 "a_39549_n21349#" 400 48800,1044
device msubckt nfet_03v3 38589 -20452 38590 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n20452#" 400 48800,1044 "a_38989_n20452#" 400 32000,560
device msubckt nfet_03v3 37715 -20452 37716 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n20452#" 400 32000,560 "a_38115_n21349#" 400 48800,1044
device msubckt nfet_03v3 37155 -20452 37156 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37033_n20452#" 400 48800,1044 "a_37555_n20452#" 400 32000,560
device msubckt nfet_03v3 36281 -20452 36282 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n20452#" 400 32000,560 "a_36681_n20452#" 400 48800,1044
device msubckt nfet_03v3 35721 -20452 35722 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n21349#" 400 48800,1044 "a_36121_n20452#" 400 32000,560
device msubckt nfet_03v3 34842 -20452 34843 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -19555 40029 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -19555 39150 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n19555#" 400 32000,560 "a_39549_n19555#" 400 48800,1044
device msubckt nfet_03v3 38589 -19555 38590 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n20452#" 400 48800,1044 "a_38989_n19555#" 400 32000,560
device msubckt nfet_03v3 37715 -19555 37716 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n19555#" 400 32000,560 "a_38115_n19555#" 400 48800,1044
device msubckt nfet_03v3 37155 -19555 37156 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37033_n20452#" 400 48800,1044 "a_37555_n19555#" 400 32000,560
device msubckt nfet_03v3 36281 -19555 36282 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n19555#" 400 32000,560 "a_36681_n20452#" 400 48800,1044
device msubckt nfet_03v3 35721 -19555 35722 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n19555#" 400 48800,1044 "a_36121_n19555#" 400 32000,560
device msubckt nfet_03v3 34842 -19555 34843 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -18658 40029 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -18658 39150 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n18658#" 400 32000,560 "a_39549_n19555#" 400 48800,1044
device msubckt nfet_03v3 38589 -18658 38590 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n18658#" 400 48800,1044 "a_38989_n18658#" 400 32000,560
device msubckt nfet_03v3 37715 -18658 37716 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 37155 -18658 37156 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 36281 -18658 36282 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n18658#" 400 32000,560 "a_36681_n18658#" 400 48800,1044
device msubckt nfet_03v3 35721 -18658 35722 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n19555#" 400 48800,1044 "a_36121_n18658#" 400 32000,560
device msubckt nfet_03v3 34842 -18658 34843 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -17761 40029 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -17761 39150 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n17761#" 400 32000,560 "a_38115_n19555#" 400 48800,1044
device msubckt nfet_03v3 38589 -17761 38590 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38115_n15967#" 400 48800,1044 "a_38989_n17761#" 400 32000,560
device msubckt nfet_03v3 37715 -17761 37716 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 37155 -17761 37156 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 36281 -17761 36282 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n17761#" 400 32000,560 "a_36681_n17761#" 400 48800,1044
device msubckt nfet_03v3 35721 -17761 35722 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.OUT10" 400 48800,1044 "a_36121_n17761#" 400 32000,560
device msubckt nfet_03v3 34842 -17761 34843 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -16864 40029 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -16864 39150 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n16864#" 400 32000,560 "a_39549_n16864#" 400 48800,1044
device msubckt nfet_03v3 38589 -16864 38590 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n18658#" 400 48800,1044 "a_38989_n16864#" 400 32000,560
device msubckt nfet_03v3 37715 -16864 37716 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 37155 -16864 37156 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 36281 -16864 36282 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n16864#" 400 32000,560 "a_36681_n18658#" 400 48800,1044
device msubckt nfet_03v3 35721 -16864 35722 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n16864#" 400 48800,1044 "a_36121_n16864#" 400 32000,560
device msubckt nfet_03v3 34842 -16864 34843 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -15967 40029 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -15967 39150 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n15967#" 400 32000,560 "a_39549_n16864#" 400 48800,1044
device msubckt nfet_03v3 38589 -15967 38590 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n15967#" 400 48800,1044 "a_38989_n15967#" 400 32000,560
device msubckt nfet_03v3 37715 -15967 37716 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n15967#" 400 32000,560 "a_38115_n15967#" 400 48800,1044
device msubckt nfet_03v3 37155 -15967 37156 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37033_n15967#" 400 48800,1044 "a_37555_n15967#" 400 32000,560
device msubckt nfet_03v3 36281 -15967 36282 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n15967#" 400 32000,560 "a_36681_n15967#" 400 48800,1044
device msubckt nfet_03v3 35721 -15967 35722 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n16864#" 400 48800,1044 "a_36121_n15967#" 400 32000,560
device msubckt nfet_03v3 34842 -15967 34843 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -15070 40029 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -15070 39150 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n15070#" 400 32000,560 "a_39549_n15070#" 400 48800,1044
device msubckt nfet_03v3 38589 -15070 38590 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n15967#" 400 48800,1044 "a_38989_n15070#" 400 32000,560
device msubckt nfet_03v3 37715 -15070 37716 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n15070#" 400 32000,560 "a_38115_n15070#" 400 48800,1044
device msubckt nfet_03v3 37155 -15070 37156 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37033_n15967#" 400 48800,1044 "a_37555_n15070#" 400 32000,560
device msubckt nfet_03v3 36281 -15070 36282 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n15070#" 400 32000,560 "a_36681_n15967#" 400 48800,1044
device msubckt nfet_03v3 35721 -15070 35722 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n15070#" 400 48800,1044 "a_36121_n15070#" 400 32000,560
device msubckt nfet_03v3 34842 -15070 34843 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -14173 40029 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -14173 39150 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n14173#" 400 32000,560 "a_39549_n15070#" 400 48800,1044
device msubckt nfet_03v3 38589 -14173 38590 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_38989_n14173#" 400 32000,560
device msubckt nfet_03v3 37715 -14173 37716 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n14173#" 400 32000,560 "a_38115_n15070#" 400 48800,1044
device msubckt nfet_03v3 37155 -14173 37156 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36681_n17761#" 400 48800,1044 "a_37555_n14173#" 400 32000,560
device msubckt nfet_03v3 36281 -14173 36282 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n14173#" 400 32000,560 "CM_n_net_1.OUT9" 400 48800,1044
device msubckt nfet_03v3 35721 -14173 35722 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n15070#" 400 48800,1044 "a_36121_n14173#" 400 32000,560
device msubckt nfet_03v3 34842 -14173 34843 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -13158 40029 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -13158 39150 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38589 -13158 38590 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37715 -13158 37716 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 37155 -13158 37156 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 36281 -13158 36282 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 35721 -13158 35722 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 34842 -13158 34843 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -22362 33763 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -22362 32884 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32323 -22362 32324 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 31449 -22362 31450 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 30889 -22362 30890 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 30015 -22362 30016 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 29455 -22362 29456 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 28576 -22362 28577 -22361 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -21349 33763 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -21349 32884 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n21349#" 400 32000,560 "a_33283_n21349#" 400 48800,1044
device msubckt nfet_03v3 32323 -21349 32324 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30415_n21349#" 400 48800,1044 "a_32723_n21349#" 400 32000,560
device msubckt nfet_03v3 31449 -21349 31450 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n21349#" 400 32000,560 "a_31849_n21349#" 400 48800,1044
device msubckt nfet_03v3 30889 -21349 30890 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_31289_n21349#" 400 32000,560
device msubckt nfet_03v3 30015 -21349 30016 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n21349#" 400 32000,560 "a_30415_n21349#" 400 48800,1044
device msubckt nfet_03v3 29455 -21349 29456 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n21349#" 400 48800,1044 "a_29855_n21349#" 400 32000,560
device msubckt nfet_03v3 28576 -21349 28577 -21348 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -20452 33763 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -20452 32884 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n20452#" 400 32000,560 "a_33283_n21349#" 400 48800,1044
device msubckt nfet_03v3 32323 -20452 32324 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n20452#" 400 48800,1044 "a_32723_n20452#" 400 32000,560
device msubckt nfet_03v3 31449 -20452 31450 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n20452#" 400 32000,560 "a_31849_n21349#" 400 48800,1044
device msubckt nfet_03v3 30889 -20452 30890 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30767_n20452#" 400 48800,1044 "a_31289_n20452#" 400 32000,560
device msubckt nfet_03v3 30015 -20452 30016 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n20452#" 400 32000,560 "a_30415_n20452#" 400 48800,1044
device msubckt nfet_03v3 29455 -20452 29456 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n21349#" 400 48800,1044 "a_29855_n20452#" 400 32000,560
device msubckt nfet_03v3 28576 -20452 28577 -20451 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -19555 33763 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -19555 32884 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n19555#" 400 32000,560 "a_33283_n19555#" 400 48800,1044
device msubckt nfet_03v3 32323 -19555 32324 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n20452#" 400 48800,1044 "a_32723_n19555#" 400 32000,560
device msubckt nfet_03v3 31449 -19555 31450 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n19555#" 400 32000,560 "a_31849_n19555#" 400 48800,1044
device msubckt nfet_03v3 30889 -19555 30890 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30767_n20452#" 400 48800,1044 "a_31289_n19555#" 400 32000,560
device msubckt nfet_03v3 30015 -19555 30016 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n19555#" 400 32000,560 "a_30415_n20452#" 400 48800,1044
device msubckt nfet_03v3 29455 -19555 29456 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n19555#" 400 48800,1044 "a_29855_n19555#" 400 32000,560
device msubckt nfet_03v3 28576 -19555 28577 -19554 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -18658 33763 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -18658 32884 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n18658#" 400 32000,560 "a_33283_n19555#" 400 48800,1044
device msubckt nfet_03v3 32323 -18658 32324 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n18658#" 400 48800,1044 "a_32723_n18658#" 400 32000,560
device msubckt nfet_03v3 31449 -18658 31450 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 30889 -18658 30890 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 30015 -18658 30016 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n18658#" 400 32000,560 "a_30415_n18658#" 400 48800,1044
device msubckt nfet_03v3 29455 -18658 29456 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n19555#" 400 48800,1044 "a_29855_n18658#" 400 32000,560
device msubckt nfet_03v3 28576 -18658 28577 -18657 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -17761 33763 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -17761 32884 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n17761#" 400 32000,560 "a_31849_n19555#" 400 48800,1044
device msubckt nfet_03v3 32323 -17761 32324 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31849_n15967#" 400 48800,1044 "a_32723_n17761#" 400 32000,560
device msubckt nfet_03v3 31449 -17761 31450 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 30889 -17761 30890 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 30015 -17761 30016 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n17761#" 400 32000,560 "a_30415_n17761#" 400 48800,1044
device msubckt nfet_03v3 29455 -17761 29456 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.OUT8" 400 48800,1044 "a_29855_n17761#" 400 32000,560
device msubckt nfet_03v3 28576 -17761 28577 -17760 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -16864 33763 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -16864 32884 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n16864#" 400 32000,560 "a_33283_n16864#" 400 48800,1044
device msubckt nfet_03v3 32323 -16864 32324 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n18658#" 400 48800,1044 "a_32723_n16864#" 400 32000,560
device msubckt nfet_03v3 31449 -16864 31450 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 30889 -16864 30890 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 30015 -16864 30016 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n16864#" 400 32000,560 "a_30415_n18658#" 400 48800,1044
device msubckt nfet_03v3 29455 -16864 29456 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n16864#" 400 48800,1044 "a_29855_n16864#" 400 32000,560
device msubckt nfet_03v3 28576 -16864 28577 -16863 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -15967 33763 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -15967 32884 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n15967#" 400 32000,560 "a_33283_n16864#" 400 48800,1044
device msubckt nfet_03v3 32323 -15967 32324 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n15967#" 400 48800,1044 "a_32723_n15967#" 400 32000,560
device msubckt nfet_03v3 31449 -15967 31450 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n15967#" 400 32000,560 "a_31849_n15967#" 400 48800,1044
device msubckt nfet_03v3 30889 -15967 30890 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30767_n15967#" 400 48800,1044 "a_31289_n15967#" 400 32000,560
device msubckt nfet_03v3 30015 -15967 30016 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n15967#" 400 32000,560 "a_30415_n15967#" 400 48800,1044
device msubckt nfet_03v3 29455 -15967 29456 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n16864#" 400 48800,1044 "a_29855_n15967#" 400 32000,560
device msubckt nfet_03v3 28576 -15967 28577 -15966 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -15070 33763 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -15070 32884 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n15070#" 400 32000,560 "a_33283_n15070#" 400 48800,1044
device msubckt nfet_03v3 32323 -15070 32324 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n15967#" 400 48800,1044 "a_32723_n15070#" 400 32000,560
device msubckt nfet_03v3 31449 -15070 31450 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n15070#" 400 32000,560 "a_31849_n15070#" 400 48800,1044
device msubckt nfet_03v3 30889 -15070 30890 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30767_n15967#" 400 48800,1044 "a_31289_n15070#" 400 32000,560
device msubckt nfet_03v3 30015 -15070 30016 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n15070#" 400 32000,560 "a_30415_n15967#" 400 48800,1044
device msubckt nfet_03v3 29455 -15070 29456 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n15070#" 400 48800,1044 "a_29855_n15070#" 400 32000,560
device msubckt nfet_03v3 28576 -15070 28577 -15069 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -14173 33763 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -14173 32884 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n14173#" 400 32000,560 "a_33283_n15070#" 400 48800,1044
device msubckt nfet_03v3 32323 -14173 32324 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_32723_n14173#" 400 32000,560
device msubckt nfet_03v3 31449 -14173 31450 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n14173#" 400 32000,560 "a_31849_n15070#" 400 48800,1044
device msubckt nfet_03v3 30889 -14173 30890 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30415_n17761#" 400 48800,1044 "a_31289_n14173#" 400 32000,560
device msubckt nfet_03v3 30015 -14173 30016 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n14173#" 400 32000,560 "CM_n_net_1.OUT7" 400 48800,1044
device msubckt nfet_03v3 29455 -14173 29456 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n15070#" 400 48800,1044 "a_29855_n14173#" 400 32000,560
device msubckt nfet_03v3 28576 -14173 28577 -14172 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -13158 33763 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -13158 32884 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32323 -13158 32324 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 31449 -13158 31450 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 30889 -13158 30890 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 30015 -13158 30016 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 29455 -13158 29456 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 28576 -13158 28577 -13157 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 24603 -28931 24604 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 23724 -28931 23725 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 23164 -28931 23165 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 22604 -28931 22605 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 21750 -28931 21751 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 21190 -28931 21191 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 20630 -28931 20631 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 19776 -28931 19777 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 19216 -28931 19217 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 18656 -28931 18657 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 17777 -28931 17778 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 24603 -27627 24604 -27626 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 23724 -27627 23725 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 23164 -27627 23165 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 22604 -27627 22605 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 21750 -27627 21751 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 21190 -27627 21191 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 20630 -27627 20631 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 19776 -27627 19777 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 19216 -27627 19217 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 18656 -27627 18657 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 17777 -27627 17778 -27626 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 24603 -26647 24604 -26646 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 23724 -26647 23725 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 23164 -26647 23165 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 22604 -26647 22605 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 21750 -26647 21751 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 21190 -26647 21191 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 20630 -26647 20631 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 19776 -26647 19777 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 48800,1044
device msubckt nfet_03v3 19216 -26647 19217 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 18656 -26647 18657 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 17777 -26647 17778 -26646 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 24603 -25357 24604 -25356 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 23724 -25357 23725 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 23164 -25357 23165 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 22604 -25357 22605 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 21750 -25357 21751 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 21190 -25357 21191 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 20630 -25357 20631 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 19776 -25357 19777 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 48800,1044
device msubckt nfet_03v3 19216 -25357 19217 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 18656 -25357 18657 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 17777 -25357 17778 -25356 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 24603 -24375 24604 -24374 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 23724 -24375 23725 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 23164 -24375 23165 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 22604 -24375 22605 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 21750 -24375 21751 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 48800,1044
device msubckt nfet_03v3 21190 -24375 21191 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 20630 -24375 20631 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 19776 -24375 19777 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 19216 -24375 19217 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 18656 -24375 18657 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 17777 -24375 17778 -24374 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 24603 -23071 24604 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 23724 -23071 23725 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 23164 -23071 23165 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 22604 -23071 22605 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 21750 -23071 21751 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 21190 -23071 21191 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 20630 -23071 20631 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 19776 -23071 19777 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 19216 -23071 19217 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 18656 -23071 18657 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 17777 -23071 17778 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 16697 -28931 16698 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 15818 -28931 15819 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 15258 -28931 15259 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 14698 -28931 14699 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 13844 -28931 13845 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 13284 -28931 13285 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 12724 -28931 12725 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 11870 -28931 11871 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 11310 -28931 11311 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 10750 -28931 10751 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 9871 -28931 9872 -28930 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 16697 -27627 16698 -27626 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 15818 -27627 15819 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 15258 -27627 15259 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 14698 -27627 14699 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 13844 -27627 13845 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 13284 -27627 13285 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 12724 -27627 12725 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 11870 -27627 11871 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 11310 -27627 11311 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 10750 -27627 10751 -27626 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 9871 -27627 9872 -27626 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 16697 -26647 16698 -26646 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 15818 -26647 15819 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 15258 -26647 15259 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 14698 -26647 14699 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 13844 -26647 13845 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 13284 -26647 13285 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 12724 -26647 12725 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 11870 -26647 11871 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 48800,1044
device msubckt nfet_03v3 11310 -26647 11311 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 10750 -26647 10751 -26646 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 9871 -26647 9872 -26646 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 16697 -25357 16698 -25356 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 15818 -25357 15819 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 15258 -25357 15259 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 14698 -25357 14699 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 13844 -25357 13845 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 13284 -25357 13285 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 12724 -25357 12725 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 11870 -25357 11871 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 48800,1044
device msubckt nfet_03v3 11310 -25357 11311 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 10750 -25357 10751 -25356 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 9871 -25357 9872 -25356 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 16697 -24375 16698 -24374 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 15818 -24375 15819 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 15258 -24375 15259 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 14698 -24375 14699 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 13844 -24375 13845 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n10574#" 400 48800,1044
device msubckt nfet_03v3 13284 -24375 13285 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n10574#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 12724 -24375 12725 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 11870 -24375 11871 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 11310 -24375 11311 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n10081_n11560#" 400 32000,560 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 10750 -24375 10751 -24374 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 9871 -24375 9872 -24374 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 16697 -23071 16698 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 15818 -23071 15819 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 15258 -23071 15259 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 14698 -23071 14699 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 13844 -23071 13845 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 13284 -23071 13285 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 12724 -23071 12725 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 11870 -23071 11871 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 11310 -23071 11311 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 10750 -23071 10751 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 9871 -23071 9872 -23070 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 -1298 -27106 -1297 -27105 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -2070 -27106 -2069 -27105 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 19200,400
device msubckt nfet_03v3 -2630 -27106 -2629 -27105 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -3395 -27106 -3394 -27105 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -1298 -26552 -1297 -26551 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -2070 -26552 -2069 -26551 l=400 w=240 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n2230_n26552#" 240 19200,400 "CM_n_net_1.VSS" 240 29280,724
device msubckt nfet_03v3 -2630 -26552 -2629 -26551 l=400 w=240 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n2752_n26552#" 240 29280,724 "a_n2230_n26552#" 240 19200,400
device msubckt nfet_03v3 -3395 -26552 -3394 -26551 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -1298 -25929 -1297 -25928 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -2070 -25929 -2069 -25928 l=400 w=240 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n2230_n25929#" 240 19200,400 "a_n1670_n25929#" 240 29280,724
device msubckt nfet_03v3 -2630 -25929 -2629 -25928 l=400 w=240 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n2752_n26552#" 240 29280,724 "a_n2230_n25929#" 240 19200,400
device msubckt nfet_03v3 -3395 -25929 -3394 -25928 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -1298 -25376 -1297 -25375 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -2070 -25376 -2069 -25375 l=400 w=240 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n2230_n25376#" 240 19200,400 "a_n1670_n25929#" 240 29280,724
device msubckt nfet_03v3 -2630 -25376 -2629 -25375 l=400 w=240 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n7828_n21089#" 240 29280,724 "a_n2230_n25376#" 240 19200,400
device msubckt nfet_03v3 -3395 -25376 -3394 -25375 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -1298 -24835 -1297 -24834 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -2070 -24835 -2069 -24834 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 19200,400
device msubckt nfet_03v3 -2630 -24835 -2629 -24834 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -3395 -24835 -3394 -24834 l=400 w=240 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 480 29280,724
device msubckt nfet_03v3 -4475 -28010 -4474 -28009 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -5354 -28010 -5353 -28009 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 36000,610
device msubckt nfet_03v3 -5914 -28010 -5913 -28009 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -6726 -28010 -6725 -28009 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 36000,610
device msubckt nfet_03v3 -7286 -28010 -7285 -28009 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -8165 -28010 -8164 -28009 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -4475 -27019 -4474 -27018 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -5354 -27019 -5353 -27018 l=400 w=450 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 450 36000,610 "a_n7408_n26036#" 450 54900,1144
device msubckt nfet_03v3 -5914 -27019 -5913 -27018 l=400 w=450 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n7408_n26036#" 450 54900,1144 "CM_n_net_1.VSS" 450 36000,610
device msubckt nfet_03v3 -6726 -27019 -6725 -27018 l=400 w=450 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 450 36000,610 "a_n7828_n20082#" 450 54900,1144
device msubckt nfet_03v3 -7286 -27019 -7285 -27018 l=400 w=450 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n7828_n20082#" 450 54900,1144 "CM_n_net_1.VSS" 450 36000,610
device msubckt nfet_03v3 -8165 -27019 -8164 -27018 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -4475 -26036 -4474 -26035 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -5354 -26036 -5353 -26035 l=400 w=450 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 450 36000,610 "a_n7828_n20082#" 450 54900,1144
device msubckt nfet_03v3 -5914 -26036 -5913 -26035 l=400 w=450 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n7828_n20082#" 450 54900,1144 "CM_n_net_1.VSS" 450 36000,610
device msubckt nfet_03v3 -6726 -26036 -6725 -26035 l=400 w=450 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "CM_n_net_1.VSS" 450 36000,610 "a_n7408_n26036#" 450 54900,1144
device msubckt nfet_03v3 -7286 -26036 -7285 -26035 l=400 w=450 "CM_n_net_1.VSS" "a_n7828_n20082#" 800 0 "a_n7408_n26036#" 450 54900,1144 "CM_n_net_1.VSS" 450 36000,610
device msubckt nfet_03v3 -8165 -26036 -8164 -26035 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -4475 -25045 -4474 -25044 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -5354 -25045 -5353 -25044 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 36000,610
device msubckt nfet_03v3 -5914 -25045 -5913 -25044 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -6726 -25045 -6725 -25044 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 36000,610
device msubckt nfet_03v3 -7286 -25045 -7285 -25044 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 -8165 -25045 -8164 -25044 l=400 w=450 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 900 54900,1144
device msubckt nfet_03v3 20558 -21073 20559 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 19679 -21073 19680 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 19119 -21073 19120 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 18559 -21073 18560 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 17705 -21073 17706 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 17145 -21073 17146 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 16585 -21073 16586 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 15731 -21073 15732 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 15171 -21073 15172 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 14611 -21073 14612 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 13732 -21073 13733 -21072 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 20558 -19769 20559 -19768 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 19679 -19769 19680 -19768 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 32000,560 "a_9305_n11560#" 400 48800,1044
device msubckt nfet_03v3 19119 -19769 19120 -19768 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_9305_n11560#" 400 32000,560 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 18559 -19769 18560 -19768 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 48800,1044 "a_9305_n11560#" 400 32000,560
device msubckt nfet_03v3 17705 -19769 17706 -19768 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "FC_top_0.VOUT" 400 32000,560 "a_n10081_n10574#" 400 48800,1044
device msubckt nfet_03v3 17145 -19769 17146 -19768 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n10574#" 400 32000,560 "FC_top_0.VOUT" 400 32000,560
device msubckt nfet_03v3 16585 -19769 16586 -19768 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "FC_top_0.VOUT" 400 48800,1044 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 15731 -19769 15732 -19768 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 32000,560 "a_9305_n11560#" 400 48800,1044
device msubckt nfet_03v3 15171 -19769 15172 -19768 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_9305_n11560#" 400 32000,560 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 14611 -19769 14612 -19768 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 48800,1044 "a_9305_n11560#" 400 32000,560
device msubckt nfet_03v3 13732 -19769 13733 -19768 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 20558 -18789 20559 -18788 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 19679 -18789 19680 -18788 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "FC_top_0.VOUT" 400 32000,560 "a_n10081_n10574#" 400 48800,1044
device msubckt nfet_03v3 19119 -18789 19120 -18788 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n10574#" 400 32000,560 "FC_top_0.VOUT" 400 32000,560
device msubckt nfet_03v3 18559 -18789 18560 -18788 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "FC_top_0.VOUT" 400 48800,1044 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 17705 -18789 17706 -18788 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 32000,560 "a_9305_n11560#" 400 48800,1044
device msubckt nfet_03v3 17145 -18789 17146 -18788 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_9305_n11560#" 400 32000,560 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 16585 -18789 16586 -18788 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 48800,1044 "a_9305_n11560#" 400 32000,560
device msubckt nfet_03v3 15731 -18789 15732 -18788 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n10574#" 400 32000,560 "FC_top_0.VOUT" 400 48800,1044
device msubckt nfet_03v3 15171 -18789 15172 -18788 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "FC_top_0.VOUT" 400 32000,560 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 14611 -18789 14612 -18788 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n10574#" 400 48800,1044 "FC_top_0.VOUT" 400 32000,560
device msubckt nfet_03v3 13732 -18789 13733 -18788 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 20558 -17499 20559 -17498 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 19679 -17499 19680 -17498 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "FC_top_0.VOUT" 400 32000,560 "a_n10081_n10574#" 400 48800,1044
device msubckt nfet_03v3 19119 -17499 19120 -17498 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n10574#" 400 32000,560 "FC_top_0.VOUT" 400 32000,560
device msubckt nfet_03v3 18559 -17499 18560 -17498 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "FC_top_0.VOUT" 400 48800,1044 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 17705 -17499 17706 -17498 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 32000,560 "a_9305_n11560#" 400 48800,1044
device msubckt nfet_03v3 17145 -17499 17146 -17498 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_9305_n11560#" 400 32000,560 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 16585 -17499 16586 -17498 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 48800,1044 "a_9305_n11560#" 400 32000,560
device msubckt nfet_03v3 15731 -17499 15732 -17498 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n10574#" 400 32000,560 "FC_top_0.VOUT" 400 48800,1044
device msubckt nfet_03v3 15171 -17499 15172 -17498 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "FC_top_0.VOUT" 400 32000,560 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 14611 -17499 14612 -17498 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n10574#" 400 48800,1044 "FC_top_0.VOUT" 400 32000,560
device msubckt nfet_03v3 13732 -17499 13733 -17498 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 20558 -16517 20559 -16516 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 19679 -16517 19680 -16516 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_9305_n11560#" 400 32000,560 "a_n10081_n11560#" 400 48800,1044
device msubckt nfet_03v3 19119 -16517 19120 -16516 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 32000,560 "a_9305_n11560#" 400 32000,560
device msubckt nfet_03v3 18559 -16517 18560 -16516 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_9305_n11560#" 400 48800,1044 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 17705 -16517 17706 -16516 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n10574#" 400 32000,560 "FC_top_0.VOUT" 400 48800,1044
device msubckt nfet_03v3 17145 -16517 17146 -16516 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "FC_top_0.VOUT" 400 32000,560 "a_n10081_n10574#" 400 32000,560
device msubckt nfet_03v3 16585 -16517 16586 -16516 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n10574#" 400 48800,1044 "FC_top_0.VOUT" 400 32000,560
device msubckt nfet_03v3 15731 -16517 15732 -16516 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 32000,560 "a_9305_n11560#" 400 48800,1044
device msubckt nfet_03v3 15171 -16517 15172 -16516 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_9305_n11560#" 400 32000,560 "a_n10081_n11560#" 400 32000,560
device msubckt nfet_03v3 14611 -16517 14612 -16516 l=400 w=400 "CM_n_net_1.VSS" "a_n7828_n21089#" 800 0 "a_n10081_n11560#" 400 48800,1044 "a_9305_n11560#" 400 32000,560
device msubckt nfet_03v3 13732 -16517 13733 -16516 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 20558 -15213 20559 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 19679 -15213 19680 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 19119 -15213 19120 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 18559 -15213 18560 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 17705 -15213 17706 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 17145 -15213 17146 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 16585 -15213 16586 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 15731 -15213 15732 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 15171 -15213 15172 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 14611 -15213 14612 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 13732 -15213 13733 -15212 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt pfet_03v3 4239 -23379 4240 -23378 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 3380 -23379 3381 -23378 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 2544 -23379 2545 -23378 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 20160,408
device msubckt pfet_03v3 1976 -23379 1977 -23378 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 20160,408
device msubckt pfet_03v3 1408 -23379 1409 -23378 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 513 -23379 514 -23378 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 4239 -22743 4240 -22742 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 3380 -22743 3381 -22742 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 2544 -22743 2545 -22742 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_2376_n22743#" 240 20160,408 "FC_top_0.AVDD" 240 31200,740
device msubckt pfet_03v3 1976 -22743 1977 -22742 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_1808_n22743#" 240 20160,408 "a_2376_n22743#" 240 20160,408
device msubckt pfet_03v3 1408 -22743 1409 -22742 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_1278_n22743#" 240 31200,740 "a_1808_n22743#" 240 20160,408
device msubckt pfet_03v3 513 -22743 514 -22742 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 4239 -22018 4240 -22017 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 3380 -22018 3381 -22017 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 2544 -22018 2545 -22017 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_2376_n22018#" 240 20160,408 "a_2944_n22018#" 240 31200,740
device msubckt pfet_03v3 1976 -22018 1977 -22017 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_1808_n22018#" 240 20160,408 "a_2376_n22018#" 240 20160,408
device msubckt pfet_03v3 1408 -22018 1409 -22017 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_1278_n22743#" 240 31200,740 "a_1808_n22018#" 240 20160,408
device msubckt pfet_03v3 513 -22018 514 -22017 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 4239 -21432 4240 -21431 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 3380 -21432 3381 -21431 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 2544 -21432 2545 -21431 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_2376_n21432#" 240 20160,408 "a_2944_n22018#" 240 31200,740
device msubckt pfet_03v3 1976 -21432 1977 -21431 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_1808_n21432#" 240 20160,408 "a_2376_n21432#" 240 20160,408
device msubckt pfet_03v3 1408 -21432 1409 -21431 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_1278_n21432#" 240 31200,740 "a_1808_n21432#" 240 20160,408
device msubckt pfet_03v3 513 -21432 514 -21431 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 4239 -20707 4240 -20706 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 3380 -20707 3381 -20706 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_2944_n20707#" 240 31200,740 "a_n7408_n26036#" 240 31200,740
device msubckt pfet_03v3 2544 -20707 2545 -20706 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_2376_n20707#" 240 20160,408 "a_2944_n20707#" 240 31200,740
device msubckt pfet_03v3 1976 -20707 1977 -20706 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_1808_n20707#" 240 20160,408 "a_2376_n20707#" 240 20160,408
device msubckt pfet_03v3 1408 -20707 1409 -20706 l=400 w=240 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_1278_n21432#" 240 31200,740 "a_1808_n20707#" 240 20160,408
device msubckt pfet_03v3 513 -20707 514 -20706 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 4239 -20071 4240 -20070 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 3380 -20071 3381 -20070 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 2544 -20071 2545 -20070 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 20160,408
device msubckt pfet_03v3 1976 -20071 1977 -20070 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 20160,408
device msubckt pfet_03v3 1408 -20071 1409 -20070 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 513 -20071 514 -20070 l=400 w=240 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 480 31200,740
device msubckt pfet_03v3 -583 -23379 -582 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1478 -23379 -1477 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -2046 -23379 -2045 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -2614 -23379 -2613 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -3182 -23379 -3181 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -4020 -23379 -4019 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4588 -23379 -4587 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5156 -23379 -5155 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -5994 -23379 -5993 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6562 -23379 -6561 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7130 -23379 -7129 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7698 -23379 -7697 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8593 -23379 -8592 -23378 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -583 -22075 -582 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1478 -22075 -1477 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 52000,1060
device msubckt pfet_03v3 -2046 -22075 -2045 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -2614 -22075 -2613 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 33600,568
device msubckt pfet_03v3 -3182 -22075 -3181 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4020 -22075 -4019 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 -4588 -22075 -4587 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 33600,568
device msubckt pfet_03v3 -5156 -22075 -5155 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -5994 -22075 -5993 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 52000,1060
device msubckt pfet_03v3 -6562 -22075 -6561 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7130 -22075 -7129 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 33600,568
device msubckt pfet_03v3 -7698 -22075 -7697 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -8593 -22075 -8592 -22074 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -583 -21089 -582 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1478 -21089 -1477 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 52000,1060
device msubckt pfet_03v3 -2046 -21089 -2045 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -2614 -21089 -2613 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 33600,568
device msubckt pfet_03v3 -3182 -21089 -3181 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4020 -21089 -4019 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 52000,1060
device msubckt pfet_03v3 -4588 -21089 -4587 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -5156 -21089 -5155 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n7828_n20082#" 400 33600,568
device msubckt pfet_03v3 -5994 -21089 -5993 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 52000,1060
device msubckt pfet_03v3 -6562 -21089 -6561 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7130 -21089 -7129 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 33600,568
device msubckt pfet_03v3 -7698 -21089 -7697 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -8593 -21089 -8592 -21088 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -583 -20082 -582 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1478 -20082 -1477 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 52000,1060
device msubckt pfet_03v3 -2046 -20082 -2045 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -2614 -20082 -2613 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 33600,568
device msubckt pfet_03v3 -3182 -20082 -3181 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4020 -20082 -4019 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 -4588 -20082 -4587 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 33600,568
device msubckt pfet_03v3 -5156 -20082 -5155 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -5994 -20082 -5993 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 52000,1060
device msubckt pfet_03v3 -6562 -20082 -6561 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7130 -20082 -7129 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 33600,568
device msubckt pfet_03v3 -7698 -20082 -7697 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -8593 -20082 -8592 -20081 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -583 -19135 -582 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1478 -19135 -1477 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 52000,1060
device msubckt pfet_03v3 -2046 -19135 -2045 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -2614 -19135 -2613 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 33600,568
device msubckt pfet_03v3 -3182 -19135 -3181 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4020 -19135 -4019 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 -4588 -19135 -4587 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 33600,568
device msubckt pfet_03v3 -5156 -19135 -5155 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -5994 -19135 -5993 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 52000,1060
device msubckt pfet_03v3 -6562 -19135 -6561 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7130 -19135 -7129 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 33600,568
device msubckt pfet_03v3 -7698 -19135 -7697 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -8593 -19135 -8592 -19134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -583 -18147 -582 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1478 -18147 -1477 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 52000,1060
device msubckt pfet_03v3 -2046 -18147 -2045 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -2614 -18147 -2613 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 33600,568
device msubckt pfet_03v3 -3182 -18147 -3181 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4020 -18147 -4019 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 -4588 -18147 -4587 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n20082#" 400 33600,568
device msubckt pfet_03v3 -5156 -18147 -5155 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n20082#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -5994 -18147 -5993 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 52000,1060
device msubckt pfet_03v3 -6562 -18147 -6561 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7130 -18147 -7129 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 33600,568
device msubckt pfet_03v3 -7698 -18147 -7697 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -8593 -18147 -8592 -18146 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -583 -17161 -582 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1478 -17161 -1477 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 52000,1060
device msubckt pfet_03v3 -2046 -17161 -2045 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -2614 -17161 -2613 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 33600,568
device msubckt pfet_03v3 -3182 -17161 -3181 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4020 -17161 -4019 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n7828_n21089#" 400 52000,1060
device msubckt pfet_03v3 -4588 -17161 -4587 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n7828_n21089#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -5156 -17161 -5155 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n7828_n21089#" 400 33600,568
device msubckt pfet_03v3 -5994 -17161 -5993 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 52000,1060
device msubckt pfet_03v3 -6562 -17161 -6561 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7130 -17161 -7129 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "FC_top_0.IREF" 400 33600,568
device msubckt pfet_03v3 -7698 -17161 -7697 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.IREF" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -8593 -17161 -8592 -17160 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -583 -15857 -582 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1478 -15857 -1477 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -2046 -15857 -2045 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -2614 -15857 -2613 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -3182 -15857 -3181 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -4020 -15857 -4019 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4588 -15857 -4587 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5156 -15857 -5155 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -5994 -15857 -5993 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6562 -15857 -6561 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7130 -15857 -7129 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7698 -15857 -7697 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8593 -15857 -8592 -15856 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt nfet_03v3 66399 -11825 66400 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -11825 65521 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64960 -11825 64961 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 64086 -11825 64087 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 63526 -11825 63527 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62652 -11825 62653 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62092 -11825 62093 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61213 -11825 61214 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -10812 66400 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -10812 65521 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n10812#" 400 32000,560 "a_65920_n10812#" 400 48800,1044
device msubckt nfet_03v3 64960 -10812 64961 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63052_n10812#" 400 48800,1044 "a_65360_n10812#" 400 32000,560
device msubckt nfet_03v3 64086 -10812 64087 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n10812#" 400 32000,560 "a_64486_n10812#" 400 48800,1044
device msubckt nfet_03v3 63526 -10812 63527 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_63926_n10812#" 400 32000,560
device msubckt nfet_03v3 62652 -10812 62653 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n10812#" 400 32000,560 "a_63052_n10812#" 400 48800,1044
device msubckt nfet_03v3 62092 -10812 62093 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n10812#" 400 48800,1044 "a_62492_n10812#" 400 32000,560
device msubckt nfet_03v3 61213 -10812 61214 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -9915 66400 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -9915 65521 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n9915#" 400 32000,560 "a_65920_n10812#" 400 48800,1044
device msubckt nfet_03v3 64960 -9915 64961 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n9915#" 400 48800,1044 "a_65360_n9915#" 400 32000,560
device msubckt nfet_03v3 64086 -9915 64087 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n9915#" 400 32000,560 "a_64486_n10812#" 400 48800,1044
device msubckt nfet_03v3 63526 -9915 63527 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63404_n9915#" 400 48800,1044 "a_63926_n9915#" 400 32000,560
device msubckt nfet_03v3 62652 -9915 62653 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n9915#" 400 32000,560 "a_63052_n9915#" 400 48800,1044
device msubckt nfet_03v3 62092 -9915 62093 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n10812#" 400 48800,1044 "a_62492_n9915#" 400 32000,560
device msubckt nfet_03v3 61213 -9915 61214 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -9018 66400 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -9018 65521 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n9018#" 400 32000,560 "a_65920_n9018#" 400 48800,1044
device msubckt nfet_03v3 64960 -9018 64961 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n9915#" 400 48800,1044 "a_65360_n9018#" 400 32000,560
device msubckt nfet_03v3 64086 -9018 64087 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n9018#" 400 32000,560 "a_64486_n9018#" 400 48800,1044
device msubckt nfet_03v3 63526 -9018 63527 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63404_n9915#" 400 48800,1044 "a_63926_n9018#" 400 32000,560
device msubckt nfet_03v3 62652 -9018 62653 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n9018#" 400 32000,560 "a_63052_n9915#" 400 48800,1044
device msubckt nfet_03v3 62092 -9018 62093 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n9018#" 400 48800,1044 "a_62492_n9018#" 400 32000,560
device msubckt nfet_03v3 61213 -9018 61214 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -8121 66400 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -8121 65521 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n8121#" 400 32000,560 "a_65920_n9018#" 400 48800,1044
device msubckt nfet_03v3 64960 -8121 64961 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n8121#" 400 48800,1044 "a_65360_n8121#" 400 32000,560
device msubckt nfet_03v3 64086 -8121 64087 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 63526 -8121 63527 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 62652 -8121 62653 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n8121#" 400 32000,560 "a_63052_n8121#" 400 48800,1044
device msubckt nfet_03v3 62092 -8121 62093 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n9018#" 400 48800,1044 "a_62492_n8121#" 400 32000,560
device msubckt nfet_03v3 61213 -8121 61214 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -7224 66400 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -7224 65521 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n7224#" 400 32000,560 "a_64486_n9018#" 400 48800,1044
device msubckt nfet_03v3 64960 -7224 64961 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64486_n5430#" 400 48800,1044 "a_65360_n7224#" 400 32000,560
device msubckt nfet_03v3 64086 -7224 64087 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 63526 -7224 63527 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 62652 -7224 62653 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n7224#" 400 32000,560 "a_63052_n7224#" 400 48800,1044
device msubckt nfet_03v3 62092 -7224 62093 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.OUT6" 400 48800,1044 "a_62492_n7224#" 400 32000,560
device msubckt nfet_03v3 61213 -7224 61214 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -6327 66400 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -6327 65521 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n6327#" 400 32000,560 "a_65920_n6327#" 400 48800,1044
device msubckt nfet_03v3 64960 -6327 64961 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n8121#" 400 48800,1044 "a_65360_n6327#" 400 32000,560
device msubckt nfet_03v3 64086 -6327 64087 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 63526 -6327 63527 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 62652 -6327 62653 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n6327#" 400 32000,560 "a_63052_n8121#" 400 48800,1044
device msubckt nfet_03v3 62092 -6327 62093 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n6327#" 400 48800,1044 "a_62492_n6327#" 400 32000,560
device msubckt nfet_03v3 61213 -6327 61214 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -5430 66400 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -5430 65521 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n5430#" 400 32000,560 "a_65920_n6327#" 400 48800,1044
device msubckt nfet_03v3 64960 -5430 64961 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n5430#" 400 48800,1044 "a_65360_n5430#" 400 32000,560
device msubckt nfet_03v3 64086 -5430 64087 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n5430#" 400 32000,560 "a_64486_n5430#" 400 48800,1044
device msubckt nfet_03v3 63526 -5430 63527 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63404_n5430#" 400 48800,1044 "a_63926_n5430#" 400 32000,560
device msubckt nfet_03v3 62652 -5430 62653 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n5430#" 400 32000,560 "a_63052_n5430#" 400 48800,1044
device msubckt nfet_03v3 62092 -5430 62093 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n6327#" 400 48800,1044 "a_62492_n5430#" 400 32000,560
device msubckt nfet_03v3 61213 -5430 61214 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -4533 66400 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -4533 65521 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n4533#" 400 32000,560 "a_65920_n4533#" 400 48800,1044
device msubckt nfet_03v3 64960 -4533 64961 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_64838_n5430#" 400 48800,1044 "a_65360_n4533#" 400 32000,560
device msubckt nfet_03v3 64086 -4533 64087 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n4533#" 400 32000,560 "a_64486_n4533#" 400 48800,1044
device msubckt nfet_03v3 63526 -4533 63527 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63404_n5430#" 400 48800,1044 "a_63926_n4533#" 400 32000,560
device msubckt nfet_03v3 62652 -4533 62653 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n4533#" 400 32000,560 "a_63052_n5430#" 400 48800,1044
device msubckt nfet_03v3 62092 -4533 62093 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n4533#" 400 48800,1044 "a_62492_n4533#" 400 32000,560
device msubckt nfet_03v3 61213 -4533 61214 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -3636 66400 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -3636 65521 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_65360_n3636#" 400 32000,560 "a_65920_n4533#" 400 48800,1044
device msubckt nfet_03v3 64960 -3636 64961 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_65360_n3636#" 400 32000,560
device msubckt nfet_03v3 64086 -3636 64087 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63926_n3636#" 400 32000,560 "a_64486_n4533#" 400 48800,1044
device msubckt nfet_03v3 63526 -3636 63527 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_63052_n7224#" 400 48800,1044 "a_63926_n3636#" 400 32000,560
device msubckt nfet_03v3 62652 -3636 62653 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_62492_n3636#" 400 32000,560 "CM_n_net_0.OUT5" 400 48800,1044
device msubckt nfet_03v3 62092 -3636 62093 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_61970_n4533#" 400 48800,1044 "a_62492_n3636#" 400 32000,560
device msubckt nfet_03v3 61213 -3636 61214 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66399 -2621 66400 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 65520 -2621 65521 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64960 -2621 64961 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 64086 -2621 64087 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 63526 -2621 63527 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62652 -2621 62653 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62092 -2621 62093 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61213 -2621 61214 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -11825 60134 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -11825 59255 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58694 -11825 58695 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 57820 -11825 57821 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 57260 -11825 57261 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56386 -11825 56387 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 55826 -11825 55827 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 54947 -11825 54948 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -10812 60134 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -10812 59255 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n10812#" 400 32000,560 "a_59654_n10812#" 400 48800,1044
device msubckt nfet_03v3 58694 -10812 58695 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56786_n10812#" 400 48800,1044 "a_59094_n10812#" 400 32000,560
device msubckt nfet_03v3 57820 -10812 57821 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n10812#" 400 32000,560 "a_58220_n10812#" 400 48800,1044
device msubckt nfet_03v3 57260 -10812 57261 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_57660_n10812#" 400 32000,560
device msubckt nfet_03v3 56386 -10812 56387 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n10812#" 400 32000,560 "a_56786_n10812#" 400 48800,1044
device msubckt nfet_03v3 55826 -10812 55827 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n10812#" 400 48800,1044 "a_56226_n10812#" 400 32000,560
device msubckt nfet_03v3 54947 -10812 54948 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -9915 60134 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -9915 59255 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n9915#" 400 32000,560 "a_59654_n10812#" 400 48800,1044
device msubckt nfet_03v3 58694 -9915 58695 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n9915#" 400 48800,1044 "a_59094_n9915#" 400 32000,560
device msubckt nfet_03v3 57820 -9915 57821 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n9915#" 400 32000,560 "a_58220_n10812#" 400 48800,1044
device msubckt nfet_03v3 57260 -9915 57261 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57138_n9915#" 400 48800,1044 "a_57660_n9915#" 400 32000,560
device msubckt nfet_03v3 56386 -9915 56387 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n9915#" 400 32000,560 "a_56786_n9915#" 400 48800,1044
device msubckt nfet_03v3 55826 -9915 55827 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n10812#" 400 48800,1044 "a_56226_n9915#" 400 32000,560
device msubckt nfet_03v3 54947 -9915 54948 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -9018 60134 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -9018 59255 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n9018#" 400 32000,560 "a_59654_n9018#" 400 48800,1044
device msubckt nfet_03v3 58694 -9018 58695 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n9915#" 400 48800,1044 "a_59094_n9018#" 400 32000,560
device msubckt nfet_03v3 57820 -9018 57821 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n9018#" 400 32000,560 "a_58220_n9018#" 400 48800,1044
device msubckt nfet_03v3 57260 -9018 57261 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57138_n9915#" 400 48800,1044 "a_57660_n9018#" 400 32000,560
device msubckt nfet_03v3 56386 -9018 56387 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n9018#" 400 32000,560 "a_56786_n9915#" 400 48800,1044
device msubckt nfet_03v3 55826 -9018 55827 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n9018#" 400 48800,1044 "a_56226_n9018#" 400 32000,560
device msubckt nfet_03v3 54947 -9018 54948 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -8121 60134 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -8121 59255 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n8121#" 400 32000,560 "a_59654_n9018#" 400 48800,1044
device msubckt nfet_03v3 58694 -8121 58695 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n8121#" 400 48800,1044 "a_59094_n8121#" 400 32000,560
device msubckt nfet_03v3 57820 -8121 57821 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 57260 -8121 57261 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 56386 -8121 56387 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n8121#" 400 32000,560 "a_56786_n8121#" 400 48800,1044
device msubckt nfet_03v3 55826 -8121 55827 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n9018#" 400 48800,1044 "a_56226_n8121#" 400 32000,560
device msubckt nfet_03v3 54947 -8121 54948 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -7224 60134 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -7224 59255 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n7224#" 400 32000,560 "a_58220_n9018#" 400 48800,1044
device msubckt nfet_03v3 58694 -7224 58695 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58220_n5430#" 400 48800,1044 "a_59094_n7224#" 400 32000,560
device msubckt nfet_03v3 57820 -7224 57821 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 57260 -7224 57261 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 56386 -7224 56387 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n7224#" 400 32000,560 "a_56786_n7224#" 400 48800,1044
device msubckt nfet_03v3 55826 -7224 55827 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.OUT4" 400 48800,1044 "a_56226_n7224#" 400 32000,560
device msubckt nfet_03v3 54947 -7224 54948 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -6327 60134 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -6327 59255 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n6327#" 400 32000,560 "a_59654_n6327#" 400 48800,1044
device msubckt nfet_03v3 58694 -6327 58695 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n8121#" 400 48800,1044 "a_59094_n6327#" 400 32000,560
device msubckt nfet_03v3 57820 -6327 57821 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 57260 -6327 57261 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 56386 -6327 56387 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n6327#" 400 32000,560 "a_56786_n8121#" 400 48800,1044
device msubckt nfet_03v3 55826 -6327 55827 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n6327#" 400 48800,1044 "a_56226_n6327#" 400 32000,560
device msubckt nfet_03v3 54947 -6327 54948 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -5430 60134 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -5430 59255 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n5430#" 400 32000,560 "a_59654_n6327#" 400 48800,1044
device msubckt nfet_03v3 58694 -5430 58695 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n5430#" 400 48800,1044 "a_59094_n5430#" 400 32000,560
device msubckt nfet_03v3 57820 -5430 57821 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n5430#" 400 32000,560 "a_58220_n5430#" 400 48800,1044
device msubckt nfet_03v3 57260 -5430 57261 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57138_n5430#" 400 48800,1044 "a_57660_n5430#" 400 32000,560
device msubckt nfet_03v3 56386 -5430 56387 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n5430#" 400 32000,560 "a_56786_n5430#" 400 48800,1044
device msubckt nfet_03v3 55826 -5430 55827 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n6327#" 400 48800,1044 "a_56226_n5430#" 400 32000,560
device msubckt nfet_03v3 54947 -5430 54948 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -4533 60134 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -4533 59255 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n4533#" 400 32000,560 "a_59654_n4533#" 400 48800,1044
device msubckt nfet_03v3 58694 -4533 58695 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_58572_n5430#" 400 48800,1044 "a_59094_n4533#" 400 32000,560
device msubckt nfet_03v3 57820 -4533 57821 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n4533#" 400 32000,560 "a_58220_n4533#" 400 48800,1044
device msubckt nfet_03v3 57260 -4533 57261 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57138_n5430#" 400 48800,1044 "a_57660_n4533#" 400 32000,560
device msubckt nfet_03v3 56386 -4533 56387 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n4533#" 400 32000,560 "a_56786_n5430#" 400 48800,1044
device msubckt nfet_03v3 55826 -4533 55827 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n4533#" 400 48800,1044 "a_56226_n4533#" 400 32000,560
device msubckt nfet_03v3 54947 -4533 54948 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -3636 60134 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -3636 59255 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_59094_n3636#" 400 32000,560 "a_59654_n4533#" 400 48800,1044
device msubckt nfet_03v3 58694 -3636 58695 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_59094_n3636#" 400 32000,560
device msubckt nfet_03v3 57820 -3636 57821 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_57660_n3636#" 400 32000,560 "a_58220_n4533#" 400 48800,1044
device msubckt nfet_03v3 57260 -3636 57261 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56786_n7224#" 400 48800,1044 "a_57660_n3636#" 400 32000,560
device msubckt nfet_03v3 56386 -3636 56387 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_56226_n3636#" 400 32000,560 "CM_n_net_0.OUT3" 400 48800,1044
device msubckt nfet_03v3 55826 -3636 55827 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_55704_n4533#" 400 48800,1044 "a_56226_n3636#" 400 32000,560
device msubckt nfet_03v3 54947 -3636 54948 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60133 -2621 60134 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 59254 -2621 59255 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58694 -2621 58695 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 57820 -2621 57821 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 57260 -2621 57261 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56386 -2621 56387 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 55826 -2621 55827 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 54947 -2621 54948 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -11825 53868 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -11825 52989 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52428 -11825 52429 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51554 -11825 51555 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50994 -11825 50995 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 50120 -11825 50121 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 49560 -11825 49561 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 48681 -11825 48682 -11824 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -10812 53868 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -10812 52989 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n10812#" 400 32000,560 "a_53388_n10812#" 400 48800,1044
device msubckt nfet_03v3 52428 -10812 52429 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50520_n10812#" 400 48800,1044 "a_52828_n10812#" 400 32000,560
device msubckt nfet_03v3 51554 -10812 51555 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n10812#" 400 32000,560 "a_51954_n10812#" 400 48800,1044
device msubckt nfet_03v3 50994 -10812 50995 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_51394_n10812#" 400 32000,560
device msubckt nfet_03v3 50120 -10812 50121 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n10812#" 400 32000,560 "a_50520_n10812#" 400 48800,1044
device msubckt nfet_03v3 49560 -10812 49561 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n10812#" 400 48800,1044 "a_49960_n10812#" 400 32000,560
device msubckt nfet_03v3 48681 -10812 48682 -10811 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -9915 53868 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -9915 52989 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n9915#" 400 32000,560 "a_53388_n10812#" 400 48800,1044
device msubckt nfet_03v3 52428 -9915 52429 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n9915#" 400 48800,1044 "a_52828_n9915#" 400 32000,560
device msubckt nfet_03v3 51554 -9915 51555 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n9915#" 400 32000,560 "a_51954_n10812#" 400 48800,1044
device msubckt nfet_03v3 50994 -9915 50995 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50872_n9915#" 400 48800,1044 "a_51394_n9915#" 400 32000,560
device msubckt nfet_03v3 50120 -9915 50121 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n9915#" 400 32000,560 "a_50520_n9915#" 400 48800,1044
device msubckt nfet_03v3 49560 -9915 49561 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n10812#" 400 48800,1044 "a_49960_n9915#" 400 32000,560
device msubckt nfet_03v3 48681 -9915 48682 -9914 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -9018 53868 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -9018 52989 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n9018#" 400 32000,560 "a_53388_n9018#" 400 48800,1044
device msubckt nfet_03v3 52428 -9018 52429 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n9915#" 400 48800,1044 "a_52828_n9018#" 400 32000,560
device msubckt nfet_03v3 51554 -9018 51555 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n9018#" 400 32000,560 "a_51954_n9018#" 400 48800,1044
device msubckt nfet_03v3 50994 -9018 50995 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50872_n9915#" 400 48800,1044 "a_51394_n9018#" 400 32000,560
device msubckt nfet_03v3 50120 -9018 50121 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n9018#" 400 32000,560 "a_50520_n9915#" 400 48800,1044
device msubckt nfet_03v3 49560 -9018 49561 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n9018#" 400 48800,1044 "a_49960_n9018#" 400 32000,560
device msubckt nfet_03v3 48681 -9018 48682 -9017 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -8121 53868 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -8121 52989 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n8121#" 400 32000,560 "a_53388_n9018#" 400 48800,1044
device msubckt nfet_03v3 52428 -8121 52429 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n8121#" 400 48800,1044 "a_52828_n8121#" 400 32000,560
device msubckt nfet_03v3 51554 -8121 51555 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 50994 -8121 50995 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 50120 -8121 50121 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n8121#" 400 32000,560 "a_50520_n8121#" 400 48800,1044
device msubckt nfet_03v3 49560 -8121 49561 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n9018#" 400 48800,1044 "a_49960_n8121#" 400 32000,560
device msubckt nfet_03v3 48681 -8121 48682 -8120 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -7224 53868 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -7224 52989 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n7224#" 400 32000,560 "a_51954_n9018#" 400 48800,1044
device msubckt nfet_03v3 52428 -7224 52429 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51954_n5430#" 400 48800,1044 "a_52828_n7224#" 400 32000,560
device msubckt nfet_03v3 51554 -7224 51555 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 50994 -7224 50995 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 50120 -7224 50121 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n7224#" 400 32000,560 "a_50520_n7224#" 400 48800,1044
device msubckt nfet_03v3 49560 -7224 49561 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.OUT2" 400 48800,1044 "a_49960_n7224#" 400 32000,560
device msubckt nfet_03v3 48681 -7224 48682 -7223 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -6327 53868 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -6327 52989 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n6327#" 400 32000,560 "a_53388_n6327#" 400 48800,1044
device msubckt nfet_03v3 52428 -6327 52429 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n8121#" 400 48800,1044 "a_52828_n6327#" 400 32000,560
device msubckt nfet_03v3 51554 -6327 51555 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_0.IN" 400 48800,1044
device msubckt nfet_03v3 50994 -6327 50995 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_0.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 50120 -6327 50121 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n6327#" 400 32000,560 "a_50520_n8121#" 400 48800,1044
device msubckt nfet_03v3 49560 -6327 49561 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n6327#" 400 48800,1044 "a_49960_n6327#" 400 32000,560
device msubckt nfet_03v3 48681 -6327 48682 -6326 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -5430 53868 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -5430 52989 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n5430#" 400 32000,560 "a_53388_n6327#" 400 48800,1044
device msubckt nfet_03v3 52428 -5430 52429 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n5430#" 400 48800,1044 "a_52828_n5430#" 400 32000,560
device msubckt nfet_03v3 51554 -5430 51555 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n5430#" 400 32000,560 "a_51954_n5430#" 400 48800,1044
device msubckt nfet_03v3 50994 -5430 50995 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50872_n5430#" 400 48800,1044 "a_51394_n5430#" 400 32000,560
device msubckt nfet_03v3 50120 -5430 50121 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n5430#" 400 32000,560 "a_50520_n5430#" 400 48800,1044
device msubckt nfet_03v3 49560 -5430 49561 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n6327#" 400 48800,1044 "a_49960_n5430#" 400 32000,560
device msubckt nfet_03v3 48681 -5430 48682 -5429 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -4533 53868 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -4533 52989 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n4533#" 400 32000,560 "a_53388_n4533#" 400 48800,1044
device msubckt nfet_03v3 52428 -4533 52429 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52306_n5430#" 400 48800,1044 "a_52828_n4533#" 400 32000,560
device msubckt nfet_03v3 51554 -4533 51555 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n4533#" 400 32000,560 "a_51954_n4533#" 400 48800,1044
device msubckt nfet_03v3 50994 -4533 50995 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50872_n5430#" 400 48800,1044 "a_51394_n4533#" 400 32000,560
device msubckt nfet_03v3 50120 -4533 50121 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n4533#" 400 32000,560 "a_50520_n5430#" 400 48800,1044
device msubckt nfet_03v3 49560 -4533 49561 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n4533#" 400 48800,1044 "a_49960_n4533#" 400 32000,560
device msubckt nfet_03v3 48681 -4533 48682 -4532 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -3636 53868 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -3636 52989 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_52828_n3636#" 400 32000,560 "a_53388_n4533#" 400 48800,1044
device msubckt nfet_03v3 52428 -3636 52429 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_52828_n3636#" 400 32000,560
device msubckt nfet_03v3 51554 -3636 51555 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_51394_n3636#" 400 32000,560 "a_51954_n4533#" 400 48800,1044
device msubckt nfet_03v3 50994 -3636 50995 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_50520_n7224#" 400 48800,1044 "a_51394_n3636#" 400 32000,560
device msubckt nfet_03v3 50120 -3636 50121 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49960_n3636#" 400 32000,560 "CM_n_net_0.OUT1" 400 48800,1044
device msubckt nfet_03v3 49560 -3636 49561 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_0.IN" 800 0 "a_49438_n4533#" 400 48800,1044 "a_49960_n3636#" 400 32000,560
device msubckt nfet_03v3 48681 -3636 48682 -3635 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 53867 -2621 53868 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52988 -2621 52989 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52428 -2621 52429 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51554 -2621 51555 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50994 -2621 50995 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 50120 -2621 50121 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 49560 -2621 49561 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 48681 -2621 48682 -2620 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -11697 46295 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -11697 45416 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44855 -11697 44856 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43981 -11697 43982 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 43421 -11697 43422 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 42547 -11697 42548 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 41987 -11697 41988 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 41108 -11697 41109 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -10684 46295 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -10684 45416 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n10684#" 400 32000,560 "a_45815_n10684#" 400 48800,1044
device msubckt nfet_03v3 44855 -10684 44856 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42947_n10684#" 400 48800,1044 "a_45255_n10684#" 400 32000,560
device msubckt nfet_03v3 43981 -10684 43982 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n10684#" 400 32000,560 "a_44381_n10684#" 400 48800,1044
device msubckt nfet_03v3 43421 -10684 43422 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43821_n10684#" 400 32000,560
device msubckt nfet_03v3 42547 -10684 42548 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n10684#" 400 32000,560 "a_42947_n10684#" 400 48800,1044
device msubckt nfet_03v3 41987 -10684 41988 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n10684#" 400 48800,1044 "a_42387_n10684#" 400 32000,560
device msubckt nfet_03v3 41108 -10684 41109 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -9787 46295 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -9787 45416 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n9787#" 400 32000,560 "a_45815_n10684#" 400 48800,1044
device msubckt nfet_03v3 44855 -9787 44856 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n9787#" 400 48800,1044 "a_45255_n9787#" 400 32000,560
device msubckt nfet_03v3 43981 -9787 43982 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n9787#" 400 32000,560 "a_44381_n10684#" 400 48800,1044
device msubckt nfet_03v3 43421 -9787 43422 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43299_n9787#" 400 48800,1044 "a_43821_n9787#" 400 32000,560
device msubckt nfet_03v3 42547 -9787 42548 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n9787#" 400 32000,560 "a_42947_n9787#" 400 48800,1044
device msubckt nfet_03v3 41987 -9787 41988 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n10684#" 400 48800,1044 "a_42387_n9787#" 400 32000,560
device msubckt nfet_03v3 41108 -9787 41109 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -8890 46295 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -8890 45416 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n8890#" 400 32000,560 "a_45815_n8890#" 400 48800,1044
device msubckt nfet_03v3 44855 -8890 44856 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n9787#" 400 48800,1044 "a_45255_n8890#" 400 32000,560
device msubckt nfet_03v3 43981 -8890 43982 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n8890#" 400 32000,560 "a_44381_n8890#" 400 48800,1044
device msubckt nfet_03v3 43421 -8890 43422 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43299_n9787#" 400 48800,1044 "a_43821_n8890#" 400 32000,560
device msubckt nfet_03v3 42547 -8890 42548 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n8890#" 400 32000,560 "a_42947_n9787#" 400 48800,1044
device msubckt nfet_03v3 41987 -8890 41988 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n8890#" 400 48800,1044 "a_42387_n8890#" 400 32000,560
device msubckt nfet_03v3 41108 -8890 41109 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -7993 46295 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -7993 45416 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n7993#" 400 32000,560 "a_45815_n8890#" 400 48800,1044
device msubckt nfet_03v3 44855 -7993 44856 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n7993#" 400 48800,1044 "a_45255_n7993#" 400 32000,560
device msubckt nfet_03v3 43981 -7993 43982 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 43421 -7993 43422 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 42547 -7993 42548 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n7993#" 400 32000,560 "a_42947_n7993#" 400 48800,1044
device msubckt nfet_03v3 41987 -7993 41988 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n8890#" 400 48800,1044 "a_42387_n7993#" 400 32000,560
device msubckt nfet_03v3 41108 -7993 41109 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -7096 46295 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -7096 45416 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n7096#" 400 32000,560 "a_44381_n8890#" 400 48800,1044
device msubckt nfet_03v3 44855 -7096 44856 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44381_n5302#" 400 48800,1044 "a_45255_n7096#" 400 32000,560
device msubckt nfet_03v3 43981 -7096 43982 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 43421 -7096 43422 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 42547 -7096 42548 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n7096#" 400 32000,560 "a_42947_n7096#" 400 48800,1044
device msubckt nfet_03v3 41987 -7096 41988 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.OUT6" 400 48800,1044 "a_42387_n7096#" 400 32000,560
device msubckt nfet_03v3 41108 -7096 41109 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -6199 46295 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -6199 45416 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n6199#" 400 32000,560 "a_45815_n6199#" 400 48800,1044
device msubckt nfet_03v3 44855 -6199 44856 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n7993#" 400 48800,1044 "a_45255_n6199#" 400 32000,560
device msubckt nfet_03v3 43981 -6199 43982 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 43421 -6199 43422 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 42547 -6199 42548 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n6199#" 400 32000,560 "a_42947_n7993#" 400 48800,1044
device msubckt nfet_03v3 41987 -6199 41988 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n6199#" 400 48800,1044 "a_42387_n6199#" 400 32000,560
device msubckt nfet_03v3 41108 -6199 41109 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -5302 46295 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -5302 45416 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n5302#" 400 32000,560 "a_45815_n6199#" 400 48800,1044
device msubckt nfet_03v3 44855 -5302 44856 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n5302#" 400 48800,1044 "a_45255_n5302#" 400 32000,560
device msubckt nfet_03v3 43981 -5302 43982 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n5302#" 400 32000,560 "a_44381_n5302#" 400 48800,1044
device msubckt nfet_03v3 43421 -5302 43422 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43299_n5302#" 400 48800,1044 "a_43821_n5302#" 400 32000,560
device msubckt nfet_03v3 42547 -5302 42548 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n5302#" 400 32000,560 "a_42947_n5302#" 400 48800,1044
device msubckt nfet_03v3 41987 -5302 41988 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n6199#" 400 48800,1044 "a_42387_n5302#" 400 32000,560
device msubckt nfet_03v3 41108 -5302 41109 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -4405 46295 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -4405 45416 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n4405#" 400 32000,560 "a_45815_n4405#" 400 48800,1044
device msubckt nfet_03v3 44855 -4405 44856 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_44733_n5302#" 400 48800,1044 "a_45255_n4405#" 400 32000,560
device msubckt nfet_03v3 43981 -4405 43982 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n4405#" 400 32000,560 "a_44381_n4405#" 400 48800,1044
device msubckt nfet_03v3 43421 -4405 43422 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43299_n5302#" 400 48800,1044 "a_43821_n4405#" 400 32000,560
device msubckt nfet_03v3 42547 -4405 42548 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n4405#" 400 32000,560 "a_42947_n5302#" 400 48800,1044
device msubckt nfet_03v3 41987 -4405 41988 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n4405#" 400 48800,1044 "a_42387_n4405#" 400 32000,560
device msubckt nfet_03v3 41108 -4405 41109 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -3508 46295 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -3508 45416 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_45255_n3508#" 400 32000,560 "a_45815_n4405#" 400 48800,1044
device msubckt nfet_03v3 44855 -3508 44856 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_45255_n3508#" 400 32000,560
device msubckt nfet_03v3 43981 -3508 43982 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_43821_n3508#" 400 32000,560 "a_44381_n4405#" 400 48800,1044
device msubckt nfet_03v3 43421 -3508 43422 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42947_n7096#" 400 48800,1044 "a_43821_n3508#" 400 32000,560
device msubckt nfet_03v3 42547 -3508 42548 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_42387_n3508#" 400 32000,560 "CM_n_net_1.OUT5" 400 48800,1044
device msubckt nfet_03v3 41987 -3508 41988 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_41865_n4405#" 400 48800,1044 "a_42387_n3508#" 400 32000,560
device msubckt nfet_03v3 41108 -3508 41109 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 46294 -2493 46295 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45415 -2493 45416 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44855 -2493 44856 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43981 -2493 43982 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 43421 -2493 43422 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 42547 -2493 42548 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 41987 -2493 41988 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 41108 -2493 41109 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -11697 40029 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -11697 39150 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38589 -11697 38590 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37715 -11697 37716 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 37155 -11697 37156 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 36281 -11697 36282 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 35721 -11697 35722 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 34842 -11697 34843 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -10684 40029 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -10684 39150 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n10684#" 400 32000,560 "a_39549_n10684#" 400 48800,1044
device msubckt nfet_03v3 38589 -10684 38590 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36681_n10684#" 400 48800,1044 "a_38989_n10684#" 400 32000,560
device msubckt nfet_03v3 37715 -10684 37716 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n10684#" 400 32000,560 "a_38115_n10684#" 400 48800,1044
device msubckt nfet_03v3 37155 -10684 37156 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_37555_n10684#" 400 32000,560
device msubckt nfet_03v3 36281 -10684 36282 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n10684#" 400 32000,560 "a_36681_n10684#" 400 48800,1044
device msubckt nfet_03v3 35721 -10684 35722 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n10684#" 400 48800,1044 "a_36121_n10684#" 400 32000,560
device msubckt nfet_03v3 34842 -10684 34843 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -9787 40029 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -9787 39150 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n9787#" 400 32000,560 "a_39549_n10684#" 400 48800,1044
device msubckt nfet_03v3 38589 -9787 38590 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n9787#" 400 48800,1044 "a_38989_n9787#" 400 32000,560
device msubckt nfet_03v3 37715 -9787 37716 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n9787#" 400 32000,560 "a_38115_n10684#" 400 48800,1044
device msubckt nfet_03v3 37155 -9787 37156 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37033_n9787#" 400 48800,1044 "a_37555_n9787#" 400 32000,560
device msubckt nfet_03v3 36281 -9787 36282 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n9787#" 400 32000,560 "a_36681_n9787#" 400 48800,1044
device msubckt nfet_03v3 35721 -9787 35722 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n10684#" 400 48800,1044 "a_36121_n9787#" 400 32000,560
device msubckt nfet_03v3 34842 -9787 34843 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -8890 40029 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -8890 39150 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n8890#" 400 32000,560 "a_39549_n8890#" 400 48800,1044
device msubckt nfet_03v3 38589 -8890 38590 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n9787#" 400 48800,1044 "a_38989_n8890#" 400 32000,560
device msubckt nfet_03v3 37715 -8890 37716 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n8890#" 400 32000,560 "a_38115_n8890#" 400 48800,1044
device msubckt nfet_03v3 37155 -8890 37156 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37033_n9787#" 400 48800,1044 "a_37555_n8890#" 400 32000,560
device msubckt nfet_03v3 36281 -8890 36282 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n8890#" 400 32000,560 "a_36681_n9787#" 400 48800,1044
device msubckt nfet_03v3 35721 -8890 35722 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n8890#" 400 48800,1044 "a_36121_n8890#" 400 32000,560
device msubckt nfet_03v3 34842 -8890 34843 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -7993 40029 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -7993 39150 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n7993#" 400 32000,560 "a_39549_n8890#" 400 48800,1044
device msubckt nfet_03v3 38589 -7993 38590 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n7993#" 400 48800,1044 "a_38989_n7993#" 400 32000,560
device msubckt nfet_03v3 37715 -7993 37716 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 37155 -7993 37156 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 36281 -7993 36282 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n7993#" 400 32000,560 "a_36681_n7993#" 400 48800,1044
device msubckt nfet_03v3 35721 -7993 35722 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n8890#" 400 48800,1044 "a_36121_n7993#" 400 32000,560
device msubckt nfet_03v3 34842 -7993 34843 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -7096 40029 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -7096 39150 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n7096#" 400 32000,560 "a_38115_n8890#" 400 48800,1044
device msubckt nfet_03v3 38589 -7096 38590 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38115_n5302#" 400 48800,1044 "a_38989_n7096#" 400 32000,560
device msubckt nfet_03v3 37715 -7096 37716 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 37155 -7096 37156 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 36281 -7096 36282 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n7096#" 400 32000,560 "a_36681_n7096#" 400 48800,1044
device msubckt nfet_03v3 35721 -7096 35722 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.OUT4" 400 48800,1044 "a_36121_n7096#" 400 32000,560
device msubckt nfet_03v3 34842 -7096 34843 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -6199 40029 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -6199 39150 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n6199#" 400 32000,560 "a_39549_n6199#" 400 48800,1044
device msubckt nfet_03v3 38589 -6199 38590 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n7993#" 400 48800,1044 "a_38989_n6199#" 400 32000,560
device msubckt nfet_03v3 37715 -6199 37716 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 37155 -6199 37156 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 36281 -6199 36282 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n6199#" 400 32000,560 "a_36681_n7993#" 400 48800,1044
device msubckt nfet_03v3 35721 -6199 35722 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n6199#" 400 48800,1044 "a_36121_n6199#" 400 32000,560
device msubckt nfet_03v3 34842 -6199 34843 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -5302 40029 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -5302 39150 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n5302#" 400 32000,560 "a_39549_n6199#" 400 48800,1044
device msubckt nfet_03v3 38589 -5302 38590 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n5302#" 400 48800,1044 "a_38989_n5302#" 400 32000,560
device msubckt nfet_03v3 37715 -5302 37716 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n5302#" 400 32000,560 "a_38115_n5302#" 400 48800,1044
device msubckt nfet_03v3 37155 -5302 37156 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37033_n5302#" 400 48800,1044 "a_37555_n5302#" 400 32000,560
device msubckt nfet_03v3 36281 -5302 36282 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n5302#" 400 32000,560 "a_36681_n5302#" 400 48800,1044
device msubckt nfet_03v3 35721 -5302 35722 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n6199#" 400 48800,1044 "a_36121_n5302#" 400 32000,560
device msubckt nfet_03v3 34842 -5302 34843 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -4405 40029 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -4405 39150 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n4405#" 400 32000,560 "a_39549_n4405#" 400 48800,1044
device msubckt nfet_03v3 38589 -4405 38590 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38467_n5302#" 400 48800,1044 "a_38989_n4405#" 400 32000,560
device msubckt nfet_03v3 37715 -4405 37716 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n4405#" 400 32000,560 "a_38115_n4405#" 400 48800,1044
device msubckt nfet_03v3 37155 -4405 37156 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37033_n5302#" 400 48800,1044 "a_37555_n4405#" 400 32000,560
device msubckt nfet_03v3 36281 -4405 36282 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n4405#" 400 32000,560 "a_36681_n5302#" 400 48800,1044
device msubckt nfet_03v3 35721 -4405 35722 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n4405#" 400 48800,1044 "a_36121_n4405#" 400 32000,560
device msubckt nfet_03v3 34842 -4405 34843 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -3508 40029 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -3508 39150 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_38989_n3508#" 400 32000,560 "a_39549_n4405#" 400 48800,1044
device msubckt nfet_03v3 38589 -3508 38590 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_38989_n3508#" 400 32000,560
device msubckt nfet_03v3 37715 -3508 37716 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_37555_n3508#" 400 32000,560 "a_38115_n4405#" 400 48800,1044
device msubckt nfet_03v3 37155 -3508 37156 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36681_n7096#" 400 48800,1044 "a_37555_n3508#" 400 32000,560
device msubckt nfet_03v3 36281 -3508 36282 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_36121_n3508#" 400 32000,560 "CM_n_net_1.OUT3" 400 48800,1044
device msubckt nfet_03v3 35721 -3508 35722 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_35599_n4405#" 400 48800,1044 "a_36121_n3508#" 400 32000,560
device msubckt nfet_03v3 34842 -3508 34843 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 40028 -2493 40029 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39149 -2493 39150 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38589 -2493 38590 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37715 -2493 37716 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 37155 -2493 37156 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 36281 -2493 36282 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 35721 -2493 35722 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 34842 -2493 34843 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -11697 33763 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -11697 32884 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32323 -11697 32324 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 31449 -11697 31450 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 30889 -11697 30890 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 30015 -11697 30016 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 29455 -11697 29456 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 28576 -11697 28577 -11696 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -10684 33763 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -10684 32884 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n10684#" 400 32000,560 "a_33283_n10684#" 400 48800,1044
device msubckt nfet_03v3 32323 -10684 32324 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30415_n10684#" 400 48800,1044 "a_32723_n10684#" 400 32000,560
device msubckt nfet_03v3 31449 -10684 31450 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n10684#" 400 32000,560 "a_31849_n10684#" 400 48800,1044
device msubckt nfet_03v3 30889 -10684 30890 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_31289_n10684#" 400 32000,560
device msubckt nfet_03v3 30015 -10684 30016 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n10684#" 400 32000,560 "a_30415_n10684#" 400 48800,1044
device msubckt nfet_03v3 29455 -10684 29456 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n10684#" 400 48800,1044 "a_29855_n10684#" 400 32000,560
device msubckt nfet_03v3 28576 -10684 28577 -10683 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -9787 33763 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -9787 32884 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n9787#" 400 32000,560 "a_33283_n10684#" 400 48800,1044
device msubckt nfet_03v3 32323 -9787 32324 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n9787#" 400 48800,1044 "a_32723_n9787#" 400 32000,560
device msubckt nfet_03v3 31449 -9787 31450 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n9787#" 400 32000,560 "a_31849_n10684#" 400 48800,1044
device msubckt nfet_03v3 30889 -9787 30890 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30767_n9787#" 400 48800,1044 "a_31289_n9787#" 400 32000,560
device msubckt nfet_03v3 30015 -9787 30016 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n9787#" 400 32000,560 "a_30415_n9787#" 400 48800,1044
device msubckt nfet_03v3 29455 -9787 29456 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n10684#" 400 48800,1044 "a_29855_n9787#" 400 32000,560
device msubckt nfet_03v3 28576 -9787 28577 -9786 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -8890 33763 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -8890 32884 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n8890#" 400 32000,560 "a_33283_n8890#" 400 48800,1044
device msubckt nfet_03v3 32323 -8890 32324 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n9787#" 400 48800,1044 "a_32723_n8890#" 400 32000,560
device msubckt nfet_03v3 31449 -8890 31450 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n8890#" 400 32000,560 "a_31849_n8890#" 400 48800,1044
device msubckt nfet_03v3 30889 -8890 30890 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30767_n9787#" 400 48800,1044 "a_31289_n8890#" 400 32000,560
device msubckt nfet_03v3 30015 -8890 30016 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n8890#" 400 32000,560 "a_30415_n9787#" 400 48800,1044
device msubckt nfet_03v3 29455 -8890 29456 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n8890#" 400 48800,1044 "a_29855_n8890#" 400 32000,560
device msubckt nfet_03v3 28576 -8890 28577 -8889 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -7993 33763 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -7993 32884 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n7993#" 400 32000,560 "a_33283_n8890#" 400 48800,1044
device msubckt nfet_03v3 32323 -7993 32324 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n7993#" 400 48800,1044 "a_32723_n7993#" 400 32000,560
device msubckt nfet_03v3 31449 -7993 31450 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 30889 -7993 30890 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 30015 -7993 30016 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n7993#" 400 32000,560 "a_30415_n7993#" 400 48800,1044
device msubckt nfet_03v3 29455 -7993 29456 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n8890#" 400 48800,1044 "a_29855_n7993#" 400 32000,560
device msubckt nfet_03v3 28576 -7993 28577 -7992 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -7096 33763 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -7096 32884 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n7096#" 400 32000,560 "a_31849_n8890#" 400 48800,1044
device msubckt nfet_03v3 32323 -7096 32324 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31849_n5302#" 400 48800,1044 "a_32723_n7096#" 400 32000,560
device msubckt nfet_03v3 31449 -7096 31450 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 30889 -7096 30890 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 30015 -7096 30016 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n7096#" 400 32000,560 "a_30415_n7096#" 400 48800,1044
device msubckt nfet_03v3 29455 -7096 29456 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.OUT2" 400 48800,1044 "a_29855_n7096#" 400 32000,560
device msubckt nfet_03v3 28576 -7096 28577 -7095 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -6199 33763 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -6199 32884 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n6199#" 400 32000,560 "a_33283_n6199#" 400 48800,1044
device msubckt nfet_03v3 32323 -6199 32324 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n7993#" 400 48800,1044 "a_32723_n6199#" 400 32000,560
device msubckt nfet_03v3 31449 -6199 31450 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 32000,560 "CM_n_net_1.IN" 400 48800,1044
device msubckt nfet_03v3 30889 -6199 30890 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.IN" 400 48800,1044 "CM_n_net_1.VSS" 400 32000,560
device msubckt nfet_03v3 30015 -6199 30016 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n6199#" 400 32000,560 "a_30415_n7993#" 400 48800,1044
device msubckt nfet_03v3 29455 -6199 29456 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n6199#" 400 48800,1044 "a_29855_n6199#" 400 32000,560
device msubckt nfet_03v3 28576 -6199 28577 -6198 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -5302 33763 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -5302 32884 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n5302#" 400 32000,560 "a_33283_n6199#" 400 48800,1044
device msubckt nfet_03v3 32323 -5302 32324 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n5302#" 400 48800,1044 "a_32723_n5302#" 400 32000,560
device msubckt nfet_03v3 31449 -5302 31450 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n5302#" 400 32000,560 "a_31849_n5302#" 400 48800,1044
device msubckt nfet_03v3 30889 -5302 30890 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30767_n5302#" 400 48800,1044 "a_31289_n5302#" 400 32000,560
device msubckt nfet_03v3 30015 -5302 30016 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n5302#" 400 32000,560 "a_30415_n5302#" 400 48800,1044
device msubckt nfet_03v3 29455 -5302 29456 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n6199#" 400 48800,1044 "a_29855_n5302#" 400 32000,560
device msubckt nfet_03v3 28576 -5302 28577 -5301 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -4405 33763 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -4405 32884 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n4405#" 400 32000,560 "a_33283_n4405#" 400 48800,1044
device msubckt nfet_03v3 32323 -4405 32324 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32201_n5302#" 400 48800,1044 "a_32723_n4405#" 400 32000,560
device msubckt nfet_03v3 31449 -4405 31450 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n4405#" 400 32000,560 "a_31849_n4405#" 400 48800,1044
device msubckt nfet_03v3 30889 -4405 30890 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30767_n5302#" 400 48800,1044 "a_31289_n4405#" 400 32000,560
device msubckt nfet_03v3 30015 -4405 30016 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n4405#" 400 32000,560 "a_30415_n5302#" 400 48800,1044
device msubckt nfet_03v3 29455 -4405 29456 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n4405#" 400 48800,1044 "a_29855_n4405#" 400 32000,560
device msubckt nfet_03v3 28576 -4405 28577 -4404 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -3508 33763 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -3508 32884 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_32723_n3508#" 400 32000,560 "a_33283_n4405#" 400 48800,1044
device msubckt nfet_03v3 32323 -3508 32324 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_32723_n3508#" 400 32000,560
device msubckt nfet_03v3 31449 -3508 31450 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_31289_n3508#" 400 32000,560 "a_31849_n4405#" 400 48800,1044
device msubckt nfet_03v3 30889 -3508 30890 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_30415_n7096#" 400 48800,1044 "a_31289_n3508#" 400 32000,560
device msubckt nfet_03v3 30015 -3508 30016 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29855_n3508#" 400 32000,560 "CM_n_net_1.OUT1" 400 48800,1044
device msubckt nfet_03v3 29455 -3508 29456 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.IN" 800 0 "a_29333_n4405#" 400 48800,1044 "a_29855_n3508#" 400 32000,560
device msubckt nfet_03v3 28576 -3508 28577 -3507 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33762 -2493 33763 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32883 -2493 32884 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32323 -2493 32324 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 31449 -2493 31450 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 30889 -2493 30890 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 30015 -2493 30016 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 29455 -2493 29456 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 28576 -2493 28577 -2492 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt pfet_03v3 25656 -12864 25657 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -12864 24762 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 24193 -12864 24194 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23625 -12864 23626 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23057 -12864 23058 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 22219 -12864 22220 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21651 -12864 21652 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21083 -12864 21084 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 20245 -12864 20246 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19677 -12864 19678 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19109 -12864 19110 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 18541 -12864 18542 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 17646 -12864 17647 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -11560 25657 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -11560 24762 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 24193 -11560 24194 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 23625 -11560 23626 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 23057 -11560 23058 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 22219 -11560 22220 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 21651 -11560 21652 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 21083 -11560 21084 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 20245 -11560 20246 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 19677 -11560 19678 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 19109 -11560 19110 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 18541 -11560 18542 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 17646 -11560 17647 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -10574 25657 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -10574 24762 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 24193 -10574 24194 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 23625 -10574 23626 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 23057 -10574 23058 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 22219 -10574 22220 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 21651 -10574 21652 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 21083 -10574 21084 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 52000,1060 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 20245 -10574 20246 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 19677 -10574 19678 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 19109 -10574 19110 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 18541 -10574 18542 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 17646 -10574 17647 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -9290 25657 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -9290 24762 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 24193 -9290 24194 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 23625 -9290 23626 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 23057 -9290 23058 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 22219 -9290 22220 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 21651 -9290 21652 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 21083 -9290 21084 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 52000,1060 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 20245 -9290 20246 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 19677 -9290 19678 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 19109 -9290 19110 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 18541 -9290 18542 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 17646 -9290 17647 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -8304 25657 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -8304 24762 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 24193 -8304 24194 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 23625 -8304 23626 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 23057 -8304 23058 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 22219 -8304 22220 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 21651 -8304 21652 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 21083 -8304 21084 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 20245 -8304 20246 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 19677 -8304 19678 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 19109 -8304 19110 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 18541 -8304 18542 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 17646 -8304 17647 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -7000 25657 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -7000 24762 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 24193 -7000 24194 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23625 -7000 23626 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23057 -7000 23058 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 22219 -7000 22220 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21651 -7000 21652 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21083 -7000 21084 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 20245 -7000 20246 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19677 -7000 19678 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19109 -7000 19110 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 18541 -7000 18542 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 17646 -7000 17647 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -12864 16551 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -12864 15656 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 15087 -12864 15088 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 14519 -12864 14520 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 13951 -12864 13952 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 13113 -12864 13114 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 12545 -12864 12546 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 11977 -12864 11978 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 11139 -12864 11140 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10571 -12864 10572 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10003 -12864 10004 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 9435 -12864 9436 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 8540 -12864 8541 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -11560 16551 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -11560 15656 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 15087 -11560 15088 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 14519 -11560 14520 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 13951 -11560 13952 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 13113 -11560 13114 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 12545 -11560 12546 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 11977 -11560 11978 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 11139 -11560 11140 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 10571 -11560 10572 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 10003 -11560 10004 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 9435 -11560 9436 -11559 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 8540 -11560 8541 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -10574 16551 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -10574 15656 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 15087 -10574 15088 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 14519 -10574 14520 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 13951 -10574 13952 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 13113 -10574 13114 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 12545 -10574 12546 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 11977 -10574 11978 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 52000,1060 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 11139 -10574 11140 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 10571 -10574 10572 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 10003 -10574 10004 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 9435 -10574 9436 -10573 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 8540 -10574 8541 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -9290 16551 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -9290 15656 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 15087 -9290 15088 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 14519 -9290 14520 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 13951 -9290 13952 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 13113 -9290 13114 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 12545 -9290 12546 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 11977 -9290 11978 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 52000,1060 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 11139 -9290 11140 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 10571 -9290 10572 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 10003 -9290 10004 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 9435 -9290 9436 -9289 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 8540 -9290 8541 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -8304 16551 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -8304 15656 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 15087 -8304 15088 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 14519 -8304 14520 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 13951 -8304 13952 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 13113 -8304 13114 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 12545 -8304 12546 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 11977 -8304 11978 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 11139 -8304 11140 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 10571 -8304 10572 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 10003 -8304 10004 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 9435 -8304 9436 -8303 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 8540 -8304 8541 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -7000 16551 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -7000 15656 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 15087 -7000 15088 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 14519 -7000 14520 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 13951 -7000 13952 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 13113 -7000 13114 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 12545 -7000 12546 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 11977 -7000 11978 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 11139 -7000 11140 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10571 -7000 10572 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10003 -7000 10004 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 9435 -7000 9436 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 8540 -7000 8541 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -12864 6271 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -12864 5376 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4807 -12864 4808 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4239 -12864 4240 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 3671 -12864 3672 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 2833 -12864 2834 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 2265 -12864 2266 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 1697 -12864 1698 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 859 -12864 860 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 291 -12864 292 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -277 -12864 -276 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -845 -12864 -844 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1740 -12864 -1739 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -11560 6271 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -11560 5376 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 4807 -11560 4808 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 4239 -11560 4240 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 3671 -11560 3672 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 2833 -11560 2834 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 2265 -11560 2266 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 1697 -11560 1698 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 859 -11560 860 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 291 -11560 292 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -277 -11560 -276 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -845 -11560 -844 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -1740 -11560 -1739 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -10574 6271 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -10574 5376 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 4807 -10574 4808 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 4239 -10574 4240 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 3671 -10574 3672 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 2833 -10574 2834 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 2265 -10574 2266 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 1697 -10574 1698 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 859 -10574 860 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 291 -10574 292 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -277 -10574 -276 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -845 -10574 -844 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -1740 -10574 -1739 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -9290 6271 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -9290 5376 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 4807 -9290 4808 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 4239 -9290 4240 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 3671 -9290 3672 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 2833 -9290 2834 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 2265 -9290 2266 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 1697 -9290 1698 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 859 -9290 860 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 291 -9290 292 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -277 -9290 -276 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -845 -9290 -844 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -1740 -9290 -1739 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -8304 6271 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -8304 5376 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 4807 -8304 4808 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 4239 -8304 4240 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 3671 -8304 3672 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 2833 -8304 2834 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 2265 -8304 2266 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 1697 -8304 1698 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 859 -8304 860 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 291 -8304 292 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -277 -8304 -276 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -845 -8304 -844 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -1740 -8304 -1739 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -7000 6271 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -7000 5376 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4807 -7000 4808 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4239 -7000 4240 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 3671 -7000 3672 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 2833 -7000 2834 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 2265 -7000 2266 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 1697 -7000 1698 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 859 -7000 860 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 291 -7000 292 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -277 -7000 -276 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -845 -7000 -844 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1740 -7000 -1739 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -12864 -2835 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -12864 -3730 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4299 -12864 -4298 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4867 -12864 -4866 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5435 -12864 -5434 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -6273 -12864 -6272 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6841 -12864 -6840 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7409 -12864 -7408 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8247 -12864 -8246 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -8815 -12864 -8814 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9383 -12864 -9382 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9951 -12864 -9950 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -10846 -12864 -10845 -12863 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -11560 -2835 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -11560 -3730 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -4299 -11560 -4298 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -4867 -11560 -4866 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -5435 -11560 -5434 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -6273 -11560 -6272 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -6841 -11560 -6840 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -7409 -11560 -7408 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -8247 -11560 -8246 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -8815 -11560 -8814 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9383 -11560 -9382 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -9951 -11560 -9950 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -10846 -11560 -10845 -11559 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -10574 -2835 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -10574 -3730 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -4299 -10574 -4298 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -4867 -10574 -4866 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -5435 -10574 -5434 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -6273 -10574 -6272 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -6841 -10574 -6840 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -7409 -10574 -7408 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -8247 -10574 -8246 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -8815 -10574 -8814 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9383 -10574 -9382 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -9951 -10574 -9950 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -10846 -10574 -10845 -10573 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -9290 -2835 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -9290 -3730 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -4299 -9290 -4298 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -4867 -9290 -4866 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -5435 -9290 -5434 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -6273 -9290 -6272 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -6841 -9290 -6840 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -7409 -9290 -7408 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -8247 -9290 -8246 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -8815 -9290 -8814 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9383 -9290 -9382 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -9951 -9290 -9950 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -10846 -9290 -10845 -9289 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -8304 -2835 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -8304 -3730 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -4299 -8304 -4298 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -4867 -8304 -4866 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -5435 -8304 -5434 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -6273 -8304 -6272 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -6841 -8304 -6840 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -7409 -8304 -7408 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -8247 -8304 -8246 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -8815 -8304 -8814 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9383 -8304 -9382 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -9951 -8304 -9950 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -10846 -8304 -10845 -8303 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -7000 -2835 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -7000 -3730 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4299 -7000 -4298 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4867 -7000 -4866 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5435 -7000 -5434 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -6273 -7000 -6272 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6841 -7000 -6840 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7409 -7000 -7408 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8247 -7000 -8246 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -8815 -7000 -8814 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9383 -7000 -9382 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9951 -7000 -9950 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -10846 -7000 -10845 -6999 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -6135 25657 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -6135 24762 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 24193 -6135 24194 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23625 -6135 23626 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23057 -6135 23058 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 22219 -6135 22220 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21651 -6135 21652 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21083 -6135 21084 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 20245 -6135 20246 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19677 -6135 19678 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19109 -6135 19110 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 18541 -6135 18542 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 17646 -6135 17647 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -4831 25657 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -4831 24762 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 24193 -4831 24194 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 23625 -4831 23626 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 23057 -4831 23058 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 22219 -4831 22220 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 21651 -4831 21652 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 21083 -4831 21084 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 20245 -4831 20246 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 19677 -4831 19678 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 19109 -4831 19110 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 18541 -4831 18542 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 17646 -4831 17647 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -3845 25657 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -3845 24762 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 24193 -3845 24194 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 23625 -3845 23626 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 23057 -3845 23058 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 22219 -3845 22220 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 21651 -3845 21652 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 21083 -3845 21084 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 52000,1060 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 20245 -3845 20246 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 19677 -3845 19678 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 19109 -3845 19110 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 18541 -3845 18542 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 17646 -3845 17647 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -2561 25657 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -2561 24762 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 24193 -2561 24194 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 23625 -2561 23626 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 23057 -2561 23058 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 22219 -2561 22220 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 21651 -2561 21652 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 21083 -2561 21084 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 52000,1060 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 20245 -2561 20246 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 19677 -2561 19678 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 19109 -2561 19110 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 18541 -2561 18542 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 17646 -2561 17647 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -1575 25657 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -1575 24762 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 24193 -1575 24194 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 23625 -1575 23626 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 23057 -1575 23058 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 22219 -1575 22220 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 21651 -1575 21652 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 21083 -1575 21084 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 20245 -1575 20246 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 19677 -1575 19678 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 19109 -1575 19110 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 18541 -1575 18542 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 17646 -1575 17647 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 -271 25657 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 -271 24762 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 24193 -271 24194 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23625 -271 23626 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23057 -271 23058 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 22219 -271 22220 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21651 -271 21652 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21083 -271 21084 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 20245 -271 20246 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19677 -271 19678 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19109 -271 19110 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 18541 -271 18542 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 17646 -271 17647 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -6135 16551 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -6135 15656 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 15087 -6135 15088 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 14519 -6135 14520 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 13951 -6135 13952 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 13113 -6135 13114 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 12545 -6135 12546 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 11977 -6135 11978 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 11139 -6135 11140 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10571 -6135 10572 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10003 -6135 10004 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 9435 -6135 9436 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 8540 -6135 8541 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -4831 16551 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -4831 15656 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 15087 -4831 15088 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 14519 -4831 14520 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 13951 -4831 13952 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 13113 -4831 13114 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 12545 -4831 12546 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 11977 -4831 11978 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 11139 -4831 11140 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 10571 -4831 10572 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 10003 -4831 10004 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 9435 -4831 9436 -4830 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 8540 -4831 8541 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -3845 16551 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -3845 15656 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 15087 -3845 15088 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 14519 -3845 14520 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 13951 -3845 13952 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 13113 -3845 13114 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 12545 -3845 12546 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 11977 -3845 11978 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 52000,1060 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 11139 -3845 11140 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 10571 -3845 10572 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 10003 -3845 10004 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 9435 -3845 9436 -3844 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 8540 -3845 8541 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -2561 16551 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -2561 15656 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 15087 -2561 15088 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 14519 -2561 14520 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 13951 -2561 13952 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 13113 -2561 13114 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 12545 -2561 12546 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 11977 -2561 11978 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 52000,1060 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 11139 -2561 11140 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 10571 -2561 10572 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 10003 -2561 10004 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 9435 -2561 9436 -2560 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 8540 -2561 8541 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -1575 16551 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -1575 15656 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 15087 -1575 15088 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 14519 -1575 14520 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 13951 -1575 13952 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 13113 -1575 13114 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.VOUT" 400 52000,1060
device msubckt pfet_03v3 12545 -1575 12546 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "FC_top_0.VOUT" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 11977 -1575 11978 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.VOUT" 400 33600,568
device msubckt pfet_03v3 11139 -1575 11140 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 52000,1060
device msubckt pfet_03v3 10571 -1575 10572 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 10003 -1575 10004 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_3068#" 400 33600,568 "a_9305_n11560#" 400 33600,568
device msubckt pfet_03v3 9435 -1575 9436 -1574 l=400 w=400 "FC_top_0.AVDD" "a_n7408_n26036#" 800 0 "a_9305_n11560#" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 8540 -1575 8541 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 -271 16551 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 -271 15656 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 15087 -271 15088 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 14519 -271 14520 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 13951 -271 13952 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 13113 -271 13114 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 12545 -271 12546 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 11977 -271 11978 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 11139 -271 11140 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10571 -271 10572 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10003 -271 10004 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 9435 -271 9436 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 8540 -271 8541 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -6135 6271 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -6135 5376 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4807 -6135 4808 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4239 -6135 4240 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 3671 -6135 3672 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 2833 -6135 2834 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 2265 -6135 2266 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 1697 -6135 1698 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 859 -6135 860 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 291 -6135 292 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -277 -6135 -276 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -845 -6135 -844 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1740 -6135 -1739 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -4831 6271 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -4831 5376 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 4807 -4831 4808 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 4239 -4831 4240 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 3671 -4831 3672 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 2833 -4831 2834 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 2265 -4831 2266 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 1697 -4831 1698 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 859 -4831 860 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 291 -4831 292 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -277 -4831 -276 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -845 -4831 -844 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -1740 -4831 -1739 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -3845 6271 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -3845 5376 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 4807 -3845 4808 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 4239 -3845 4240 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 3671 -3845 3672 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 2833 -3845 2834 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 2265 -3845 2266 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 1697 -3845 1698 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 859 -3845 860 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 291 -3845 292 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -277 -3845 -276 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -845 -3845 -844 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -1740 -3845 -1739 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -2561 6271 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -2561 5376 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 4807 -2561 4808 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 4239 -2561 4240 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 3671 -2561 3672 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 2833 -2561 2834 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 2265 -2561 2266 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 1697 -2561 1698 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 859 -2561 860 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 291 -2561 292 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -277 -2561 -276 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -845 -2561 -844 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -1740 -2561 -1739 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -1575 6271 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -1575 5376 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 4807 -1575 4808 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 4239 -1575 4240 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 3671 -1575 3672 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 2833 -1575 2834 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 2265 -1575 2266 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 1697 -1575 1698 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 859 -1575 860 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 291 -1575 292 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -277 -1575 -276 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -845 -1575 -844 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -1740 -1575 -1739 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 -271 6271 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 -271 5376 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4807 -271 4808 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4239 -271 4240 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 3671 -271 3672 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 2833 -271 2834 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 2265 -271 2266 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 1697 -271 1698 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 859 -271 860 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 291 -271 292 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -277 -271 -276 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -845 -271 -844 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1740 -271 -1739 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -6135 -2835 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -6135 -3730 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4299 -6135 -4298 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4867 -6135 -4866 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5435 -6135 -5434 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -6273 -6135 -6272 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6841 -6135 -6840 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7409 -6135 -7408 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8247 -6135 -8246 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -8815 -6135 -8814 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9383 -6135 -9382 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9951 -6135 -9950 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -10846 -6135 -10845 -6134 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -4831 -2835 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -4831 -3730 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -4299 -4831 -4298 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -4867 -4831 -4866 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -5435 -4831 -5434 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -6273 -4831 -6272 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -6841 -4831 -6840 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -7409 -4831 -7408 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -8247 -4831 -8246 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -8815 -4831 -8814 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9383 -4831 -9382 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -9951 -4831 -9950 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -10846 -4831 -10845 -4830 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -3845 -2835 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -3845 -3730 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -4299 -3845 -4298 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -4867 -3845 -4866 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -5435 -3845 -5434 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -6273 -3845 -6272 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -6841 -3845 -6840 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -7409 -3845 -7408 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -8247 -3845 -8246 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -8815 -3845 -8814 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9383 -3845 -9382 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -9951 -3845 -9950 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -10846 -3845 -10845 -3844 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -2561 -2835 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -2561 -3730 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -4299 -2561 -4298 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -4867 -2561 -4866 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -5435 -2561 -5434 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -6273 -2561 -6272 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -6841 -2561 -6840 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -7409 -2561 -7408 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -8247 -2561 -8246 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -8815 -2561 -8814 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9383 -2561 -9382 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -9951 -2561 -9950 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -10846 -2561 -10845 -2560 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -1575 -2835 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -1575 -3730 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -4299 -1575 -4298 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -4867 -1575 -4866 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -5435 -1575 -5434 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -6273 -1575 -6272 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n10574#" 400 52000,1060
device msubckt pfet_03v3 -6841 -1575 -6840 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_n10574#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -7409 -1575 -7408 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VN" 800 0 "a_n10081_3068#" 400 52000,1060 "a_n10081_n10574#" 400 33600,568
device msubckt pfet_03v3 -8247 -1575 -8246 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 52000,1060
device msubckt pfet_03v3 -8815 -1575 -8814 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9383 -1575 -9382 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_3068#" 400 33600,568 "a_n10081_n11560#" 400 33600,568
device msubckt pfet_03v3 -9951 -1575 -9950 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.VP" 800 0 "a_n10081_n11560#" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -10846 -1575 -10845 -1574 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 -271 -2835 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 -271 -3730 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4299 -271 -4298 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4867 -271 -4866 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5435 -271 -5434 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -6273 -271 -6272 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6841 -271 -6840 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7409 -271 -7408 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8247 -271 -8246 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -8815 -271 -8814 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9383 -271 -9382 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9951 -271 -9950 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -10846 -271 -10845 -270 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt nfet_03v3 115874 3436 115875 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 3436 115315 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 3436 114493 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 113932 3436 113933 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 113088 3436 113089 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 112528 3436 112529 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 111706 3436 111707 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 3436 111147 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 4328 115875 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 4328 115315 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 4328 114493 4329 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_114332_4328#" 400 32000,560 "a_106677_10235#" 400 48800,1044
device msubckt nfet_03v3 113932 4328 113933 4329 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_114332_4328#" 400 32000,560
device msubckt nfet_03v3 113088 4328 113089 4329 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_112928_4328#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 112528 4328 112529 4329 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_112406_4328#" 400 48800,1044 "a_112928_4328#" 400 32000,560
device msubckt nfet_03v3 111706 4328 111707 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 4328 111147 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 5486 115875 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 5486 115315 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 5486 114493 5487 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_114332_5486#" 400 32000,560 "a_112406_4328#" 400 48800,1044
device msubckt nfet_03v3 113932 5486 113933 5487 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_114332_5486#" 400 32000,560
device msubckt nfet_03v3 113088 5486 113089 5487 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_112928_5486#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 112528 5486 112529 5487 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_106677_10235#" 400 48800,1044 "a_112928_5486#" 400 32000,560
device msubckt nfet_03v3 111706 5486 111707 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 5486 111147 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 6252 115875 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 6252 115315 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 6252 114493 6253 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_114332_6252#" 400 32000,560 "a_106677_10235#" 400 48800,1044
device msubckt nfet_03v3 113932 6252 113933 6253 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_114332_6252#" 400 32000,560
device msubckt nfet_03v3 113088 6252 113089 6253 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_112928_6252#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 112528 6252 112529 6253 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_112406_4328#" 400 48800,1044 "a_112928_6252#" 400 32000,560
device msubckt nfet_03v3 111706 6252 111707 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 6252 111147 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 7410 115875 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 7410 115315 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 7410 114493 7411 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_114332_7410#" 400 32000,560 "a_112406_4328#" 400 48800,1044
device msubckt nfet_03v3 113932 7410 113933 7411 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_114332_7410#" 400 32000,560
device msubckt nfet_03v3 113088 7410 113089 7411 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_112928_7410#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 112528 7410 112529 7411 l=400 w=400 "CM_n_net_1.VSS" "a_112406_4328#" 800 0 "a_106677_10235#" 400 48800,1044 "a_112928_7410#" 400 32000,560
device msubckt nfet_03v3 111706 7410 111707 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 7410 111147 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 115874 8302 115875 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 115314 8302 115315 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 114492 8302 114493 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 113932 8302 113933 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 113088 8302 113089 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 112528 8302 112529 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 111706 8302 111707 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 111146 8302 111147 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 3436 109992 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 3436 109432 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 3436 108610 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 108049 3436 108050 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 107205 3436 107206 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 106645 3436 106646 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 105823 3436 105824 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 3436 105264 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 4328 109992 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 4328 109432 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 4328 108610 4329 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_108449_4328#" 400 32000,560 "a_106523_7410#" 400 48800,1044
device msubckt nfet_03v3 108049 4328 108050 4329 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_100839_4268#" 400 48800,1044 "a_108449_4328#" 400 32000,560
device msubckt nfet_03v3 107205 4328 107206 4329 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_107045_4328#" 400 32000,560 "a_100839_4268#" 400 48800,1044
device msubckt nfet_03v3 106645 4328 106646 4329 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_106523_4328#" 400 48800,1044 "a_107045_4328#" 400 32000,560
device msubckt nfet_03v3 105823 4328 105824 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 4328 105264 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 5486 109992 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 5486 109432 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 5486 108610 5487 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_108449_5486#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 108049 5486 108050 5487 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "PRbiased_net_x5_1.IBN5" 400 48800,1044 "a_108449_5486#" 400 32000,560
device msubckt nfet_03v3 107205 5486 107206 5487 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_107045_5486#" 400 32000,560 "PRbiased_net_x5_1.IBN5" 400 48800,1044
device msubckt nfet_03v3 106645 5486 106646 5487 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_107045_5486#" 400 32000,560
device msubckt nfet_03v3 105823 5486 105824 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 5486 105264 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 6252 109992 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 6252 109432 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 6252 108610 6253 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_108449_6252#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 108049 6252 108050 6253 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "PRbiased_net_x5_1.IBN5" 400 48800,1044 "a_108449_6252#" 400 32000,560
device msubckt nfet_03v3 107205 6252 107206 6253 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_107045_6252#" 400 32000,560 "PRbiased_net_x5_1.IBN5" 400 48800,1044
device msubckt nfet_03v3 106645 6252 106646 6253 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_107045_6252#" 400 32000,560
device msubckt nfet_03v3 105823 6252 105824 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 6252 105264 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 7410 109992 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 7410 109432 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 7410 108610 7411 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_108449_7410#" 400 32000,560 "a_106523_4328#" 400 48800,1044
device msubckt nfet_03v3 108049 7410 108050 7411 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_100839_4268#" 400 48800,1044 "a_108449_7410#" 400 32000,560
device msubckt nfet_03v3 107205 7410 107206 7411 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_107045_7410#" 400 32000,560 "a_100839_4268#" 400 48800,1044
device msubckt nfet_03v3 106645 7410 106646 7411 l=400 w=400 "CM_n_net_1.VSS" "a_100667_11461#" 800 0 "a_106523_7410#" 400 48800,1044 "a_107045_7410#" 400 32000,560
device msubckt nfet_03v3 105823 7410 105824 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 7410 105264 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 109991 8302 109992 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 109431 8302 109432 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 108609 8302 108610 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 108049 8302 108050 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 107205 8302 107206 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 106645 8302 106646 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 105823 8302 105824 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 105263 8302 105264 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 3436 104186 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 3436 103626 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 3436 102804 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 102243 3436 102244 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 101399 3436 101400 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 100839 3436 100840 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 100017 3436 100018 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 3436 99458 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 4328 104186 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 4328 103626 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 4328 102804 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN5" 800 0 "a_102643_4328#" 400 32000,560 "a_100667_11461#" 400 48800,1044
device msubckt nfet_03v3 102243 4328 102244 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN5" 800 0 "PRbiased_net_x5_1.ITN5" 400 48800,1044 "a_102643_4328#" 400 32000,560
device msubckt nfet_03v3 101399 4328 101400 4329 l=400 w=400 "CM_n_net_1.VSS" "a_100839_4268#" 800 0 "a_101239_4328#" 400 32000,560 "PRbiased_net_x5_1.ITN5" 400 48800,1044
device msubckt nfet_03v3 100839 4328 100840 4329 l=400 w=400 "CM_n_net_1.VSS" "a_100839_4268#" 800 0 "a_100667_10295#" 400 48800,1044 "a_101239_4328#" 400 32000,560
device msubckt nfet_03v3 100017 4328 100018 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 4328 99458 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 5486 104186 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 5486 103626 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 5486 102804 5487 l=400 w=400 "CM_n_net_1.VSS" "a_100839_4268#" 800 0 "a_102643_5486#" 400 32000,560 "a_100667_10295#" 400 48800,1044
device msubckt nfet_03v3 102243 5486 102244 5487 l=400 w=400 "CM_n_net_1.VSS" "a_100839_4268#" 800 0 "PRbiased_net_x5_1.ITN5" 400 48800,1044 "a_102643_5486#" 400 32000,560
device msubckt nfet_03v3 101399 5486 101400 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN5" 800 0 "a_101239_5486#" 400 32000,560 "PRbiased_net_x5_1.ITN5" 400 48800,1044
device msubckt nfet_03v3 100839 5486 100840 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN5" 800 0 "a_100667_11461#" 400 48800,1044 "a_101239_5486#" 400 32000,560
device msubckt nfet_03v3 100017 5486 100018 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 5486 99458 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 6252 104186 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 6252 103626 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 6252 102804 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN5" 800 0 "a_102643_6252#" 400 32000,560 "a_100667_11461#" 400 48800,1044
device msubckt nfet_03v3 102243 6252 102244 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN5" 800 0 "PRbiased_net_x5_1.ITN5" 400 48800,1044 "a_102643_6252#" 400 32000,560
device msubckt nfet_03v3 101399 6252 101400 6253 l=400 w=400 "CM_n_net_1.VSS" "a_100839_4268#" 800 0 "a_101239_6252#" 400 32000,560 "PRbiased_net_x5_1.ITN5" 400 48800,1044
device msubckt nfet_03v3 100839 6252 100840 6253 l=400 w=400 "CM_n_net_1.VSS" "a_100839_4268#" 800 0 "a_100667_10295#" 400 48800,1044 "a_101239_6252#" 400 32000,560
device msubckt nfet_03v3 100017 6252 100018 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 6252 99458 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 7410 104186 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 7410 103626 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 7410 102804 7411 l=400 w=400 "CM_n_net_1.VSS" "a_100839_4268#" 800 0 "a_102643_7410#" 400 32000,560 "a_100667_10295#" 400 48800,1044
device msubckt nfet_03v3 102243 7410 102244 7411 l=400 w=400 "CM_n_net_1.VSS" "a_100839_4268#" 800 0 "PRbiased_net_x5_1.ITN5" 400 48800,1044 "a_102643_7410#" 400 32000,560
device msubckt nfet_03v3 101399 7410 101400 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN5" 800 0 "a_101239_7410#" 400 32000,560 "PRbiased_net_x5_1.ITN5" 400 48800,1044
device msubckt nfet_03v3 100839 7410 100840 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN5" 800 0 "a_100667_11461#" 400 48800,1044 "a_101239_7410#" 400 32000,560
device msubckt nfet_03v3 100017 7410 100018 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 7410 99458 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 104185 8302 104186 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 103625 8302 103626 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 102803 8302 102804 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 102243 8302 102244 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 101399 8302 101400 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 100839 8302 100840 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 100017 8302 100018 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 99457 8302 99458 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 3436 98208 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 3436 97648 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 3436 96826 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 96265 3436 96266 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 95421 3436 95422 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 94861 3436 94862 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 94039 3436 94040 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 3436 93480 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 4328 98208 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 4328 97648 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 4328 96826 4329 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_96665_4328#" 400 32000,560 "a_89010_10235#" 400 48800,1044
device msubckt nfet_03v3 96265 4328 96266 4329 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_96665_4328#" 400 32000,560
device msubckt nfet_03v3 95421 4328 95422 4329 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_95261_4328#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 94861 4328 94862 4329 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_94739_4328#" 400 48800,1044 "a_95261_4328#" 400 32000,560
device msubckt nfet_03v3 94039 4328 94040 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 4328 93480 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 5486 98208 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 5486 97648 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 5486 96826 5487 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_96665_5486#" 400 32000,560 "a_94739_4328#" 400 48800,1044
device msubckt nfet_03v3 96265 5486 96266 5487 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_96665_5486#" 400 32000,560
device msubckt nfet_03v3 95421 5486 95422 5487 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_95261_5486#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 94861 5486 94862 5487 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_89010_10235#" 400 48800,1044 "a_95261_5486#" 400 32000,560
device msubckt nfet_03v3 94039 5486 94040 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 5486 93480 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 6252 98208 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 6252 97648 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 6252 96826 6253 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_96665_6252#" 400 32000,560 "a_89010_10235#" 400 48800,1044
device msubckt nfet_03v3 96265 6252 96266 6253 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_96665_6252#" 400 32000,560
device msubckt nfet_03v3 95421 6252 95422 6253 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_95261_6252#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 94861 6252 94862 6253 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_94739_4328#" 400 48800,1044 "a_95261_6252#" 400 32000,560
device msubckt nfet_03v3 94039 6252 94040 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 6252 93480 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 7410 98208 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 7410 97648 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 7410 96826 7411 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_96665_7410#" 400 32000,560 "a_94739_4328#" 400 48800,1044
device msubckt nfet_03v3 96265 7410 96266 7411 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_96665_7410#" 400 32000,560
device msubckt nfet_03v3 95421 7410 95422 7411 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_95261_7410#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 94861 7410 94862 7411 l=400 w=400 "CM_n_net_1.VSS" "a_94739_4328#" 800 0 "a_89010_10235#" 400 48800,1044 "a_95261_7410#" 400 32000,560
device msubckt nfet_03v3 94039 7410 94040 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 7410 93480 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 98207 8302 98208 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 97647 8302 97648 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 96825 8302 96826 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 96265 8302 96266 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 95421 8302 95422 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 94861 8302 94862 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 94039 8302 94040 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 93479 8302 93480 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 3436 92325 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 3436 91765 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 3436 90943 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 90382 3436 90383 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 89538 3436 89539 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 88978 3436 88979 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 88156 3436 88157 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 3436 87597 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 4328 92325 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 4328 91765 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 4328 90943 4329 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_90782_4328#" 400 32000,560 "a_88856_7410#" 400 48800,1044
device msubckt nfet_03v3 90382 4328 90383 4329 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_83172_4268#" 400 48800,1044 "a_90782_4328#" 400 32000,560
device msubckt nfet_03v3 89538 4328 89539 4329 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_89378_4328#" 400 32000,560 "a_83172_4268#" 400 48800,1044
device msubckt nfet_03v3 88978 4328 88979 4329 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_88856_4328#" 400 48800,1044 "a_89378_4328#" 400 32000,560
device msubckt nfet_03v3 88156 4328 88157 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 4328 87597 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 5486 92325 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 5486 91765 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 5486 90943 5487 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_90782_5486#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 90382 5486 90383 5487 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "PRbiased_net_x5_1.IBN4" 400 48800,1044 "a_90782_5486#" 400 32000,560
device msubckt nfet_03v3 89538 5486 89539 5487 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_89378_5486#" 400 32000,560 "PRbiased_net_x5_1.IBN4" 400 48800,1044
device msubckt nfet_03v3 88978 5486 88979 5487 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_89378_5486#" 400 32000,560
device msubckt nfet_03v3 88156 5486 88157 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 5486 87597 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 6252 92325 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 6252 91765 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 6252 90943 6253 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_90782_6252#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 90382 6252 90383 6253 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "PRbiased_net_x5_1.IBN4" 400 48800,1044 "a_90782_6252#" 400 32000,560
device msubckt nfet_03v3 89538 6252 89539 6253 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_89378_6252#" 400 32000,560 "PRbiased_net_x5_1.IBN4" 400 48800,1044
device msubckt nfet_03v3 88978 6252 88979 6253 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_89378_6252#" 400 32000,560
device msubckt nfet_03v3 88156 6252 88157 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 6252 87597 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 7410 92325 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 7410 91765 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 7410 90943 7411 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_90782_7410#" 400 32000,560 "a_88856_4328#" 400 48800,1044
device msubckt nfet_03v3 90382 7410 90383 7411 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_83172_4268#" 400 48800,1044 "a_90782_7410#" 400 32000,560
device msubckt nfet_03v3 89538 7410 89539 7411 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_89378_7410#" 400 32000,560 "a_83172_4268#" 400 48800,1044
device msubckt nfet_03v3 88978 7410 88979 7411 l=400 w=400 "CM_n_net_1.VSS" "a_83000_11461#" 800 0 "a_88856_7410#" 400 48800,1044 "a_89378_7410#" 400 32000,560
device msubckt nfet_03v3 88156 7410 88157 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 7410 87597 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 92324 8302 92325 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 91764 8302 91765 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 90942 8302 90943 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 90382 8302 90383 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 89538 8302 89539 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 88978 8302 88979 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 88156 8302 88157 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 87596 8302 87597 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 3436 86519 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 3436 85959 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 3436 85137 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 84576 3436 84577 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 83732 3436 83733 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 83172 3436 83173 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 82350 3436 82351 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 3436 81791 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 4328 86519 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 4328 85959 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 4328 85137 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN4" 800 0 "a_84976_4328#" 400 32000,560 "a_83000_11461#" 400 48800,1044
device msubckt nfet_03v3 84576 4328 84577 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN4" 800 0 "PRbiased_net_x5_1.ITN4" 400 48800,1044 "a_84976_4328#" 400 32000,560
device msubckt nfet_03v3 83732 4328 83733 4329 l=400 w=400 "CM_n_net_1.VSS" "a_83172_4268#" 800 0 "a_83572_4328#" 400 32000,560 "PRbiased_net_x5_1.ITN4" 400 48800,1044
device msubckt nfet_03v3 83172 4328 83173 4329 l=400 w=400 "CM_n_net_1.VSS" "a_83172_4268#" 800 0 "a_83000_10295#" 400 48800,1044 "a_83572_4328#" 400 32000,560
device msubckt nfet_03v3 82350 4328 82351 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 4328 81791 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 5486 86519 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 5486 85959 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 5486 85137 5487 l=400 w=400 "CM_n_net_1.VSS" "a_83172_4268#" 800 0 "a_84976_5486#" 400 32000,560 "a_83000_10295#" 400 48800,1044
device msubckt nfet_03v3 84576 5486 84577 5487 l=400 w=400 "CM_n_net_1.VSS" "a_83172_4268#" 800 0 "PRbiased_net_x5_1.ITN4" 400 48800,1044 "a_84976_5486#" 400 32000,560
device msubckt nfet_03v3 83732 5486 83733 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN4" 800 0 "a_83572_5486#" 400 32000,560 "PRbiased_net_x5_1.ITN4" 400 48800,1044
device msubckt nfet_03v3 83172 5486 83173 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN4" 800 0 "a_83000_11461#" 400 48800,1044 "a_83572_5486#" 400 32000,560
device msubckt nfet_03v3 82350 5486 82351 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 5486 81791 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 6252 86519 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 6252 85959 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 6252 85137 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN4" 800 0 "a_84976_6252#" 400 32000,560 "a_83000_11461#" 400 48800,1044
device msubckt nfet_03v3 84576 6252 84577 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN4" 800 0 "PRbiased_net_x5_1.ITN4" 400 48800,1044 "a_84976_6252#" 400 32000,560
device msubckt nfet_03v3 83732 6252 83733 6253 l=400 w=400 "CM_n_net_1.VSS" "a_83172_4268#" 800 0 "a_83572_6252#" 400 32000,560 "PRbiased_net_x5_1.ITN4" 400 48800,1044
device msubckt nfet_03v3 83172 6252 83173 6253 l=400 w=400 "CM_n_net_1.VSS" "a_83172_4268#" 800 0 "a_83000_10295#" 400 48800,1044 "a_83572_6252#" 400 32000,560
device msubckt nfet_03v3 82350 6252 82351 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 6252 81791 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 7410 86519 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 7410 85959 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 7410 85137 7411 l=400 w=400 "CM_n_net_1.VSS" "a_83172_4268#" 800 0 "a_84976_7410#" 400 32000,560 "a_83000_10295#" 400 48800,1044
device msubckt nfet_03v3 84576 7410 84577 7411 l=400 w=400 "CM_n_net_1.VSS" "a_83172_4268#" 800 0 "PRbiased_net_x5_1.ITN4" 400 48800,1044 "a_84976_7410#" 400 32000,560
device msubckt nfet_03v3 83732 7410 83733 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN4" 800 0 "a_83572_7410#" 400 32000,560 "PRbiased_net_x5_1.ITN4" 400 48800,1044
device msubckt nfet_03v3 83172 7410 83173 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN4" 800 0 "a_83000_11461#" 400 48800,1044 "a_83572_7410#" 400 32000,560
device msubckt nfet_03v3 82350 7410 82351 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 7410 81791 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 86518 8302 86519 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 85958 8302 85959 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 85136 8302 85137 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 84576 8302 84577 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 83732 8302 83733 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 83172 8302 83173 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 82350 8302 82351 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 81790 8302 81791 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 3436 80541 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 3436 79981 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 3436 79159 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 78598 3436 78599 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 77754 3436 77755 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 77194 3436 77195 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 76372 3436 76373 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 3436 75813 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 4328 80541 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 4328 79981 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 4328 79159 4329 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_78998_4328#" 400 32000,560 "a_71343_10235#" 400 48800,1044
device msubckt nfet_03v3 78598 4328 78599 4329 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_78998_4328#" 400 32000,560
device msubckt nfet_03v3 77754 4328 77755 4329 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_77594_4328#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 77194 4328 77195 4329 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_77072_4328#" 400 48800,1044 "a_77594_4328#" 400 32000,560
device msubckt nfet_03v3 76372 4328 76373 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 4328 75813 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 5486 80541 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 5486 79981 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 5486 79159 5487 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_78998_5486#" 400 32000,560 "a_77072_4328#" 400 48800,1044
device msubckt nfet_03v3 78598 5486 78599 5487 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_78998_5486#" 400 32000,560
device msubckt nfet_03v3 77754 5486 77755 5487 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_77594_5486#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 77194 5486 77195 5487 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_71343_10235#" 400 48800,1044 "a_77594_5486#" 400 32000,560
device msubckt nfet_03v3 76372 5486 76373 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 5486 75813 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 6252 80541 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 6252 79981 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 6252 79159 6253 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_78998_6252#" 400 32000,560 "a_71343_10235#" 400 48800,1044
device msubckt nfet_03v3 78598 6252 78599 6253 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_78998_6252#" 400 32000,560
device msubckt nfet_03v3 77754 6252 77755 6253 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_77594_6252#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 77194 6252 77195 6253 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_77072_4328#" 400 48800,1044 "a_77594_6252#" 400 32000,560
device msubckt nfet_03v3 76372 6252 76373 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 6252 75813 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 7410 80541 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 7410 79981 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 7410 79159 7411 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_78998_7410#" 400 32000,560 "a_77072_4328#" 400 48800,1044
device msubckt nfet_03v3 78598 7410 78599 7411 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_78998_7410#" 400 32000,560
device msubckt nfet_03v3 77754 7410 77755 7411 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_77594_7410#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 77194 7410 77195 7411 l=400 w=400 "CM_n_net_1.VSS" "a_77072_4328#" 800 0 "a_71343_10235#" 400 48800,1044 "a_77594_7410#" 400 32000,560
device msubckt nfet_03v3 76372 7410 76373 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 7410 75813 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 80540 8302 80541 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 79980 8302 79981 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 79158 8302 79159 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 78598 8302 78599 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 77754 8302 77755 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 77194 8302 77195 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 76372 8302 76373 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 75812 8302 75813 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 3436 74658 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 3436 74098 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 3436 73276 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 72715 3436 72716 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 71871 3436 71872 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 71311 3436 71312 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 70489 3436 70490 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 3436 69930 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 4328 74658 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 4328 74098 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 4328 73276 4329 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_73115_4328#" 400 32000,560 "a_71189_7410#" 400 48800,1044
device msubckt nfet_03v3 72715 4328 72716 4329 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_65505_4268#" 400 48800,1044 "a_73115_4328#" 400 32000,560
device msubckt nfet_03v3 71871 4328 71872 4329 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_71711_4328#" 400 32000,560 "a_65505_4268#" 400 48800,1044
device msubckt nfet_03v3 71311 4328 71312 4329 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_71189_4328#" 400 48800,1044 "a_71711_4328#" 400 32000,560
device msubckt nfet_03v3 70489 4328 70490 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 4328 69930 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 5486 74658 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 5486 74098 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 5486 73276 5487 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_73115_5486#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 72715 5486 72716 5487 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "PRbiased_net_x5_1.IBN3" 400 48800,1044 "a_73115_5486#" 400 32000,560
device msubckt nfet_03v3 71871 5486 71872 5487 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_71711_5486#" 400 32000,560 "PRbiased_net_x5_1.IBN3" 400 48800,1044
device msubckt nfet_03v3 71311 5486 71312 5487 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_71711_5486#" 400 32000,560
device msubckt nfet_03v3 70489 5486 70490 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 5486 69930 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 6252 74658 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 6252 74098 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 6252 73276 6253 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_73115_6252#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 72715 6252 72716 6253 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "PRbiased_net_x5_1.IBN3" 400 48800,1044 "a_73115_6252#" 400 32000,560
device msubckt nfet_03v3 71871 6252 71872 6253 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_71711_6252#" 400 32000,560 "PRbiased_net_x5_1.IBN3" 400 48800,1044
device msubckt nfet_03v3 71311 6252 71312 6253 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_71711_6252#" 400 32000,560
device msubckt nfet_03v3 70489 6252 70490 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 6252 69930 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 7410 74658 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 7410 74098 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 7410 73276 7411 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_73115_7410#" 400 32000,560 "a_71189_4328#" 400 48800,1044
device msubckt nfet_03v3 72715 7410 72716 7411 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_65505_4268#" 400 48800,1044 "a_73115_7410#" 400 32000,560
device msubckt nfet_03v3 71871 7410 71872 7411 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_71711_7410#" 400 32000,560 "a_65505_4268#" 400 48800,1044
device msubckt nfet_03v3 71311 7410 71312 7411 l=400 w=400 "CM_n_net_1.VSS" "a_65333_11461#" 800 0 "a_71189_7410#" 400 48800,1044 "a_71711_7410#" 400 32000,560
device msubckt nfet_03v3 70489 7410 70490 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 7410 69930 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 74657 8302 74658 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 74097 8302 74098 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 73275 8302 73276 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 72715 8302 72716 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 71871 8302 71872 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 71311 8302 71312 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 70489 8302 70490 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 69929 8302 69930 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 3436 68852 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 3436 68292 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 3436 67470 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 66909 3436 66910 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66065 3436 66066 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 65505 3436 65506 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 64683 3436 64684 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 3436 64124 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 4328 68852 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 4328 68292 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 4328 67470 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN3" 800 0 "a_67309_4328#" 400 32000,560 "a_65333_11461#" 400 48800,1044
device msubckt nfet_03v3 66909 4328 66910 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN3" 800 0 "PRbiased_net_x5_1.ITN3" 400 48800,1044 "a_67309_4328#" 400 32000,560
device msubckt nfet_03v3 66065 4328 66066 4329 l=400 w=400 "CM_n_net_1.VSS" "a_65505_4268#" 800 0 "a_65905_4328#" 400 32000,560 "PRbiased_net_x5_1.ITN3" 400 48800,1044
device msubckt nfet_03v3 65505 4328 65506 4329 l=400 w=400 "CM_n_net_1.VSS" "a_65505_4268#" 800 0 "a_65333_10295#" 400 48800,1044 "a_65905_4328#" 400 32000,560
device msubckt nfet_03v3 64683 4328 64684 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 4328 64124 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 5486 68852 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 5486 68292 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 5486 67470 5487 l=400 w=400 "CM_n_net_1.VSS" "a_65505_4268#" 800 0 "a_67309_5486#" 400 32000,560 "a_65333_10295#" 400 48800,1044
device msubckt nfet_03v3 66909 5486 66910 5487 l=400 w=400 "CM_n_net_1.VSS" "a_65505_4268#" 800 0 "PRbiased_net_x5_1.ITN3" 400 48800,1044 "a_67309_5486#" 400 32000,560
device msubckt nfet_03v3 66065 5486 66066 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN3" 800 0 "a_65905_5486#" 400 32000,560 "PRbiased_net_x5_1.ITN3" 400 48800,1044
device msubckt nfet_03v3 65505 5486 65506 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN3" 800 0 "a_65333_11461#" 400 48800,1044 "a_65905_5486#" 400 32000,560
device msubckt nfet_03v3 64683 5486 64684 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 5486 64124 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 6252 68852 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 6252 68292 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 6252 67470 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN3" 800 0 "a_67309_6252#" 400 32000,560 "a_65333_11461#" 400 48800,1044
device msubckt nfet_03v3 66909 6252 66910 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN3" 800 0 "PRbiased_net_x5_1.ITN3" 400 48800,1044 "a_67309_6252#" 400 32000,560
device msubckt nfet_03v3 66065 6252 66066 6253 l=400 w=400 "CM_n_net_1.VSS" "a_65505_4268#" 800 0 "a_65905_6252#" 400 32000,560 "PRbiased_net_x5_1.ITN3" 400 48800,1044
device msubckt nfet_03v3 65505 6252 65506 6253 l=400 w=400 "CM_n_net_1.VSS" "a_65505_4268#" 800 0 "a_65333_10295#" 400 48800,1044 "a_65905_6252#" 400 32000,560
device msubckt nfet_03v3 64683 6252 64684 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 6252 64124 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 7410 68852 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 7410 68292 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 7410 67470 7411 l=400 w=400 "CM_n_net_1.VSS" "a_65505_4268#" 800 0 "a_67309_7410#" 400 32000,560 "a_65333_10295#" 400 48800,1044
device msubckt nfet_03v3 66909 7410 66910 7411 l=400 w=400 "CM_n_net_1.VSS" "a_65505_4268#" 800 0 "PRbiased_net_x5_1.ITN3" 400 48800,1044 "a_67309_7410#" 400 32000,560
device msubckt nfet_03v3 66065 7410 66066 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN3" 800 0 "a_65905_7410#" 400 32000,560 "PRbiased_net_x5_1.ITN3" 400 48800,1044
device msubckt nfet_03v3 65505 7410 65506 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN3" 800 0 "a_65333_11461#" 400 48800,1044 "a_65905_7410#" 400 32000,560
device msubckt nfet_03v3 64683 7410 64684 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 7410 64124 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 68851 8302 68852 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 68291 8302 68292 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 67469 8302 67470 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 66909 8302 66910 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 66065 8302 66066 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 65505 8302 65506 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 64683 8302 64684 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 64123 8302 64124 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 3436 62874 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 3436 62314 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 3436 61492 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 60931 3436 60932 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60087 3436 60088 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 59527 3436 59528 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 58705 3436 58706 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 3436 58146 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 4328 62874 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 4328 62314 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 4328 61492 4329 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_61331_4328#" 400 32000,560 "a_53676_10235#" 400 48800,1044
device msubckt nfet_03v3 60931 4328 60932 4329 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_61331_4328#" 400 32000,560
device msubckt nfet_03v3 60087 4328 60088 4329 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_59927_4328#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 59527 4328 59528 4329 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_59405_4328#" 400 48800,1044 "a_59927_4328#" 400 32000,560
device msubckt nfet_03v3 58705 4328 58706 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 4328 58146 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 5486 62874 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 5486 62314 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 5486 61492 5487 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_61331_5486#" 400 32000,560 "a_59405_4328#" 400 48800,1044
device msubckt nfet_03v3 60931 5486 60932 5487 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_61331_5486#" 400 32000,560
device msubckt nfet_03v3 60087 5486 60088 5487 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_59927_5486#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 59527 5486 59528 5487 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_53676_10235#" 400 48800,1044 "a_59927_5486#" 400 32000,560
device msubckt nfet_03v3 58705 5486 58706 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 5486 58146 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 6252 62874 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 6252 62314 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 6252 61492 6253 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_61331_6252#" 400 32000,560 "a_53676_10235#" 400 48800,1044
device msubckt nfet_03v3 60931 6252 60932 6253 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_61331_6252#" 400 32000,560
device msubckt nfet_03v3 60087 6252 60088 6253 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_59927_6252#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 59527 6252 59528 6253 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_59405_4328#" 400 48800,1044 "a_59927_6252#" 400 32000,560
device msubckt nfet_03v3 58705 6252 58706 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 6252 58146 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 7410 62874 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 7410 62314 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 7410 61492 7411 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_61331_7410#" 400 32000,560 "a_59405_4328#" 400 48800,1044
device msubckt nfet_03v3 60931 7410 60932 7411 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_61331_7410#" 400 32000,560
device msubckt nfet_03v3 60087 7410 60088 7411 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_59927_7410#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 59527 7410 59528 7411 l=400 w=400 "CM_n_net_1.VSS" "a_59405_4328#" 800 0 "a_53676_10235#" 400 48800,1044 "a_59927_7410#" 400 32000,560
device msubckt nfet_03v3 58705 7410 58706 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 7410 58146 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 62873 8302 62874 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 62313 8302 62314 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 61491 8302 61492 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 60931 8302 60932 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 60087 8302 60088 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 59527 8302 59528 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 58705 8302 58706 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 58145 8302 58146 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 3436 56991 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 3436 56431 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 3436 55609 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 55048 3436 55049 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 54204 3436 54205 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 53644 3436 53645 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52822 3436 52823 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 3436 52263 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 4328 56991 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 4328 56431 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 4328 55609 4329 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_55448_4328#" 400 32000,560 "a_53522_7410#" 400 48800,1044
device msubckt nfet_03v3 55048 4328 55049 4329 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_47838_4268#" 400 48800,1044 "a_55448_4328#" 400 32000,560
device msubckt nfet_03v3 54204 4328 54205 4329 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_54044_4328#" 400 32000,560 "a_47838_4268#" 400 48800,1044
device msubckt nfet_03v3 53644 4328 53645 4329 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_53522_4328#" 400 48800,1044 "a_54044_4328#" 400 32000,560
device msubckt nfet_03v3 52822 4328 52823 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 4328 52263 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 5486 56991 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 5486 56431 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 5486 55609 5487 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_55448_5486#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 55048 5486 55049 5487 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "PRbiased_net_x5_1.IBN2" 400 48800,1044 "a_55448_5486#" 400 32000,560
device msubckt nfet_03v3 54204 5486 54205 5487 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_54044_5486#" 400 32000,560 "PRbiased_net_x5_1.IBN2" 400 48800,1044
device msubckt nfet_03v3 53644 5486 53645 5487 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_54044_5486#" 400 32000,560
device msubckt nfet_03v3 52822 5486 52823 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 5486 52263 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 6252 56991 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 6252 56431 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 6252 55609 6253 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_55448_6252#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 55048 6252 55049 6253 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "PRbiased_net_x5_1.IBN2" 400 48800,1044 "a_55448_6252#" 400 32000,560
device msubckt nfet_03v3 54204 6252 54205 6253 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_54044_6252#" 400 32000,560 "PRbiased_net_x5_1.IBN2" 400 48800,1044
device msubckt nfet_03v3 53644 6252 53645 6253 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_54044_6252#" 400 32000,560
device msubckt nfet_03v3 52822 6252 52823 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 6252 52263 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 7410 56991 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 7410 56431 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 7410 55609 7411 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_55448_7410#" 400 32000,560 "a_53522_4328#" 400 48800,1044
device msubckt nfet_03v3 55048 7410 55049 7411 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_47838_4268#" 400 48800,1044 "a_55448_7410#" 400 32000,560
device msubckt nfet_03v3 54204 7410 54205 7411 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_54044_7410#" 400 32000,560 "a_47838_4268#" 400 48800,1044
device msubckt nfet_03v3 53644 7410 53645 7411 l=400 w=400 "CM_n_net_1.VSS" "a_47666_11461#" 800 0 "a_53522_7410#" 400 48800,1044 "a_54044_7410#" 400 32000,560
device msubckt nfet_03v3 52822 7410 52823 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 7410 52263 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 56990 8302 56991 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 56430 8302 56431 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 55608 8302 55609 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 55048 8302 55049 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 54204 8302 54205 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 53644 8302 53645 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 52822 8302 52823 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 52262 8302 52263 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 3436 51185 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 3436 50625 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 3436 49803 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 49242 3436 49243 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 48398 3436 48399 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 47838 3436 47839 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 47016 3436 47017 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 3436 46457 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 4328 51185 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 4328 50625 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 4328 49803 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN2" 800 0 "a_49642_4328#" 400 32000,560 "a_47666_11461#" 400 48800,1044
device msubckt nfet_03v3 49242 4328 49243 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN2" 800 0 "PRbiased_net_x5_1.ITN2" 400 48800,1044 "a_49642_4328#" 400 32000,560
device msubckt nfet_03v3 48398 4328 48399 4329 l=400 w=400 "CM_n_net_1.VSS" "a_47838_4268#" 800 0 "a_48238_4328#" 400 32000,560 "PRbiased_net_x5_1.ITN2" 400 48800,1044
device msubckt nfet_03v3 47838 4328 47839 4329 l=400 w=400 "CM_n_net_1.VSS" "a_47838_4268#" 800 0 "a_47666_10295#" 400 48800,1044 "a_48238_4328#" 400 32000,560
device msubckt nfet_03v3 47016 4328 47017 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 4328 46457 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 5486 51185 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 5486 50625 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 5486 49803 5487 l=400 w=400 "CM_n_net_1.VSS" "a_47838_4268#" 800 0 "a_49642_5486#" 400 32000,560 "a_47666_10295#" 400 48800,1044
device msubckt nfet_03v3 49242 5486 49243 5487 l=400 w=400 "CM_n_net_1.VSS" "a_47838_4268#" 800 0 "PRbiased_net_x5_1.ITN2" 400 48800,1044 "a_49642_5486#" 400 32000,560
device msubckt nfet_03v3 48398 5486 48399 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN2" 800 0 "a_48238_5486#" 400 32000,560 "PRbiased_net_x5_1.ITN2" 400 48800,1044
device msubckt nfet_03v3 47838 5486 47839 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN2" 800 0 "a_47666_11461#" 400 48800,1044 "a_48238_5486#" 400 32000,560
device msubckt nfet_03v3 47016 5486 47017 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 5486 46457 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 6252 51185 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 6252 50625 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 6252 49803 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN2" 800 0 "a_49642_6252#" 400 32000,560 "a_47666_11461#" 400 48800,1044
device msubckt nfet_03v3 49242 6252 49243 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN2" 800 0 "PRbiased_net_x5_1.ITN2" 400 48800,1044 "a_49642_6252#" 400 32000,560
device msubckt nfet_03v3 48398 6252 48399 6253 l=400 w=400 "CM_n_net_1.VSS" "a_47838_4268#" 800 0 "a_48238_6252#" 400 32000,560 "PRbiased_net_x5_1.ITN2" 400 48800,1044
device msubckt nfet_03v3 47838 6252 47839 6253 l=400 w=400 "CM_n_net_1.VSS" "a_47838_4268#" 800 0 "a_47666_10295#" 400 48800,1044 "a_48238_6252#" 400 32000,560
device msubckt nfet_03v3 47016 6252 47017 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 6252 46457 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 7410 51185 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 7410 50625 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 7410 49803 7411 l=400 w=400 "CM_n_net_1.VSS" "a_47838_4268#" 800 0 "a_49642_7410#" 400 32000,560 "a_47666_10295#" 400 48800,1044
device msubckt nfet_03v3 49242 7410 49243 7411 l=400 w=400 "CM_n_net_1.VSS" "a_47838_4268#" 800 0 "PRbiased_net_x5_1.ITN2" 400 48800,1044 "a_49642_7410#" 400 32000,560
device msubckt nfet_03v3 48398 7410 48399 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN2" 800 0 "a_48238_7410#" 400 32000,560 "PRbiased_net_x5_1.ITN2" 400 48800,1044
device msubckt nfet_03v3 47838 7410 47839 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN2" 800 0 "a_47666_11461#" 400 48800,1044 "a_48238_7410#" 400 32000,560
device msubckt nfet_03v3 47016 7410 47017 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 7410 46457 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 51184 8302 51185 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 50624 8302 50625 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 49802 8302 49803 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 49242 8302 49243 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 48398 8302 48399 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 47838 8302 47839 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 47016 8302 47017 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 46456 8302 46457 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 3436 45207 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 3436 44647 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 3436 43825 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 43264 3436 43265 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 42420 3436 42421 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 41860 3436 41861 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 41038 3436 41039 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 3436 40479 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 4328 45207 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 4328 44647 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 4328 43825 4329 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_43664_4328#" 400 32000,560 "a_36009_10235#" 400 48800,1044
device msubckt nfet_03v3 43264 4328 43265 4329 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43664_4328#" 400 32000,560
device msubckt nfet_03v3 42420 4328 42421 4329 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_42260_4328#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 41860 4328 41861 4329 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_41738_4328#" 400 48800,1044 "a_42260_4328#" 400 32000,560
device msubckt nfet_03v3 41038 4328 41039 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 4328 40479 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 5486 45207 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 5486 44647 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 5486 43825 5487 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_43664_5486#" 400 32000,560 "a_41738_4328#" 400 48800,1044
device msubckt nfet_03v3 43264 5486 43265 5487 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43664_5486#" 400 32000,560
device msubckt nfet_03v3 42420 5486 42421 5487 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_42260_5486#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 41860 5486 41861 5487 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_36009_10235#" 400 48800,1044 "a_42260_5486#" 400 32000,560
device msubckt nfet_03v3 41038 5486 41039 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 5486 40479 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 6252 45207 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 6252 44647 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 6252 43825 6253 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_43664_6252#" 400 32000,560 "a_36009_10235#" 400 48800,1044
device msubckt nfet_03v3 43264 6252 43265 6253 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43664_6252#" 400 32000,560
device msubckt nfet_03v3 42420 6252 42421 6253 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_42260_6252#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 41860 6252 41861 6253 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_41738_4328#" 400 48800,1044 "a_42260_6252#" 400 32000,560
device msubckt nfet_03v3 41038 6252 41039 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 6252 40479 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 7410 45207 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 7410 44647 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 7410 43825 7411 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_43664_7410#" 400 32000,560 "a_41738_4328#" 400 48800,1044
device msubckt nfet_03v3 43264 7410 43265 7411 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "CM_n_net_1.VSS" 400 48800,1044 "a_43664_7410#" 400 32000,560
device msubckt nfet_03v3 42420 7410 42421 7411 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_42260_7410#" 400 32000,560 "CM_n_net_1.VSS" 400 48800,1044
device msubckt nfet_03v3 41860 7410 41861 7411 l=400 w=400 "CM_n_net_1.VSS" "a_41738_4328#" 800 0 "a_36009_10235#" 400 48800,1044 "a_42260_7410#" 400 32000,560
device msubckt nfet_03v3 41038 7410 41039 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 7410 40479 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 45206 8302 45207 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 44646 8302 44647 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 43824 8302 43825 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 43264 8302 43265 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 42420 8302 42421 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 41860 8302 41861 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 41038 8302 41039 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 40478 8302 40479 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 3436 39324 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 3436 38764 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 3436 37942 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 37381 3436 37382 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 36537 3436 36538 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 35977 3436 35978 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 35155 3436 35156 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 3436 34596 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 4328 39324 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 4328 38764 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 4328 37942 4329 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_37781_4328#" 400 32000,560 "a_35855_7410#" 400 48800,1044
device msubckt nfet_03v3 37381 4328 37382 4329 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_30171_4268#" 400 48800,1044 "a_37781_4328#" 400 32000,560
device msubckt nfet_03v3 36537 4328 36538 4329 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_36377_4328#" 400 32000,560 "a_30171_4268#" 400 48800,1044
device msubckt nfet_03v3 35977 4328 35978 4329 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_35855_4328#" 400 48800,1044 "a_36377_4328#" 400 32000,560
device msubckt nfet_03v3 35155 4328 35156 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 4328 34596 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 5486 39324 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 5486 38764 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 5486 37942 5487 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_37781_5486#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 37381 5486 37382 5487 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "PRbiased_net_x5_1.IBN1" 400 48800,1044 "a_37781_5486#" 400 32000,560
device msubckt nfet_03v3 36537 5486 36538 5487 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_36377_5486#" 400 32000,560 "PRbiased_net_x5_1.IBN1" 400 48800,1044
device msubckt nfet_03v3 35977 5486 35978 5487 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_36377_5486#" 400 32000,560
device msubckt nfet_03v3 35155 5486 35156 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 5486 34596 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 6252 39324 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 6252 38764 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 6252 37942 6253 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_37781_6252#" 400 32000,560 "PRbiased_net_x5_1.VDD" 400 48800,1044
device msubckt nfet_03v3 37381 6252 37382 6253 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "PRbiased_net_x5_1.IBN1" 400 48800,1044 "a_37781_6252#" 400 32000,560
device msubckt nfet_03v3 36537 6252 36538 6253 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_36377_6252#" 400 32000,560 "PRbiased_net_x5_1.IBN1" 400 48800,1044
device msubckt nfet_03v3 35977 6252 35978 6253 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "PRbiased_net_x5_1.VDD" 400 48800,1044 "a_36377_6252#" 400 32000,560
device msubckt nfet_03v3 35155 6252 35156 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 6252 34596 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 7410 39324 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 7410 38764 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 7410 37942 7411 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_37781_7410#" 400 32000,560 "a_35855_4328#" 400 48800,1044
device msubckt nfet_03v3 37381 7410 37382 7411 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_30171_4268#" 400 48800,1044 "a_37781_7410#" 400 32000,560
device msubckt nfet_03v3 36537 7410 36538 7411 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_36377_7410#" 400 32000,560 "a_30171_4268#" 400 48800,1044
device msubckt nfet_03v3 35977 7410 35978 7411 l=400 w=400 "CM_n_net_1.VSS" "a_29999_11461#" 800 0 "a_35855_7410#" 400 48800,1044 "a_36377_7410#" 400 32000,560
device msubckt nfet_03v3 35155 7410 35156 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 7410 34596 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 39323 8302 39324 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 38763 8302 38764 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 37941 8302 37942 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 37381 8302 37382 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 36537 8302 36538 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 35977 8302 35978 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 35155 8302 35156 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 34595 8302 34596 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 3436 33518 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 3436 32958 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 3436 32136 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 31575 3436 31576 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 30731 3436 30732 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 30171 3436 30172 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 29349 3436 29350 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 3436 28790 3437 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 4328 33518 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 4328 32958 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 4328 32136 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN1" 800 0 "a_31975_4328#" 400 32000,560 "a_29999_11461#" 400 48800,1044
device msubckt nfet_03v3 31575 4328 31576 4329 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN1" 800 0 "PRbiased_net_x5_1.ITN1" 400 48800,1044 "a_31975_4328#" 400 32000,560
device msubckt nfet_03v3 30731 4328 30732 4329 l=400 w=400 "CM_n_net_1.VSS" "a_30171_4268#" 800 0 "a_30571_4328#" 400 32000,560 "PRbiased_net_x5_1.ITN1" 400 48800,1044
device msubckt nfet_03v3 30171 4328 30172 4329 l=400 w=400 "CM_n_net_1.VSS" "a_30171_4268#" 800 0 "a_29999_10295#" 400 48800,1044 "a_30571_4328#" 400 32000,560
device msubckt nfet_03v3 29349 4328 29350 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 4328 28790 4329 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 5486 33518 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 5486 32958 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 5486 32136 5487 l=400 w=400 "CM_n_net_1.VSS" "a_30171_4268#" 800 0 "a_31975_5486#" 400 32000,560 "a_29999_10295#" 400 48800,1044
device msubckt nfet_03v3 31575 5486 31576 5487 l=400 w=400 "CM_n_net_1.VSS" "a_30171_4268#" 800 0 "PRbiased_net_x5_1.ITN1" 400 48800,1044 "a_31975_5486#" 400 32000,560
device msubckt nfet_03v3 30731 5486 30732 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN1" 800 0 "a_30571_5486#" 400 32000,560 "PRbiased_net_x5_1.ITN1" 400 48800,1044
device msubckt nfet_03v3 30171 5486 30172 5487 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN1" 800 0 "a_29999_11461#" 400 48800,1044 "a_30571_5486#" 400 32000,560
device msubckt nfet_03v3 29349 5486 29350 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 5486 28790 5487 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 6252 33518 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 6252 32958 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 6252 32136 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN1" 800 0 "a_31975_6252#" 400 32000,560 "a_29999_11461#" 400 48800,1044
device msubckt nfet_03v3 31575 6252 31576 6253 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN1" 800 0 "PRbiased_net_x5_1.ITN1" 400 48800,1044 "a_31975_6252#" 400 32000,560
device msubckt nfet_03v3 30731 6252 30732 6253 l=400 w=400 "CM_n_net_1.VSS" "a_30171_4268#" 800 0 "a_30571_6252#" 400 32000,560 "PRbiased_net_x5_1.ITN1" 400 48800,1044
device msubckt nfet_03v3 30171 6252 30172 6253 l=400 w=400 "CM_n_net_1.VSS" "a_30171_4268#" 800 0 "a_29999_10295#" 400 48800,1044 "a_30571_6252#" 400 32000,560
device msubckt nfet_03v3 29349 6252 29350 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 6252 28790 6253 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 7410 33518 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 7410 32958 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 7410 32136 7411 l=400 w=400 "CM_n_net_1.VSS" "a_30171_4268#" 800 0 "a_31975_7410#" 400 32000,560 "a_29999_10295#" 400 48800,1044
device msubckt nfet_03v3 31575 7410 31576 7411 l=400 w=400 "CM_n_net_1.VSS" "a_30171_4268#" 800 0 "PRbiased_net_x5_1.ITN1" 400 48800,1044 "a_31975_7410#" 400 32000,560
device msubckt nfet_03v3 30731 7410 30732 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN1" 800 0 "a_30571_7410#" 400 32000,560 "PRbiased_net_x5_1.ITN1" 400 48800,1044
device msubckt nfet_03v3 30171 7410 30172 7411 l=400 w=400 "CM_n_net_1.VSS" "PRbiased_net_x5_1.IBN1" 800 0 "a_29999_11461#" 400 48800,1044 "a_30571_7410#" 400 32000,560
device msubckt nfet_03v3 29349 7410 29350 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 7410 28790 7411 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 33517 8302 33518 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 32957 8302 32958 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 32135 8302 32136 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 31575 8302 31576 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 30731 8302 30732 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 30171 8302 30172 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt nfet_03v3 29349 8302 29350 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 32000,560
device msubckt nfet_03v3 28789 8302 28790 8303 l=400 w=400 "CM_n_net_1.VSS" "CM_n_net_1.VSS" 800 0 "CM_n_net_1.VSS" 0 0 "CM_n_net_1.VSS" 800 48800,1044
device msubckt pfet_03v3 25656 1764 25657 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 1764 24762 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 24193 1764 24194 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23625 1764 23626 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23057 1764 23058 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 22219 1764 22220 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21651 1764 21652 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21083 1764 21084 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 20245 1764 20246 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19677 1764 19678 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19109 1764 19110 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 18541 1764 18542 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 17646 1764 17647 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 3068 25657 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 3068 24762 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 24193 3068 24194 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 23625 3068 23626 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 23057 3068 23058 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 22219 3068 22220 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 21651 3068 21652 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 21083 3068 21084 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 20245 3068 20246 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 19677 3068 19678 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 19109 3068 19110 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 18541 3068 18542 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 17646 3068 17647 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 4054 25657 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 4054 24762 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 24193 4054 24194 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 23625 4054 23626 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 23057 4054 23058 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 22219 4054 22220 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 21651 4054 21652 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 21083 4054 21084 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 20245 4054 20246 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 19677 4054 19678 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 19109 4054 19110 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 18541 4054 18542 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 17646 4054 17647 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 5338 25657 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 5338 24762 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 24193 5338 24194 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 23625 5338 23626 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 23057 5338 23058 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 22219 5338 22220 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 21651 5338 21652 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 21083 5338 21084 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 20245 5338 20246 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 19677 5338 19678 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 19109 5338 19110 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 18541 5338 18542 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 17646 5338 17647 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 6324 25657 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 6324 24762 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 24193 6324 24194 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 23625 6324 23626 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 23057 6324 23058 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 22219 6324 22220 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 21651 6324 21652 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 21083 6324 21084 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 20245 6324 20246 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 19677 6324 19678 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 19109 6324 19110 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 18541 6324 18542 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 17646 6324 17647 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 7628 25657 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 7628 24762 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 24193 7628 24194 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23625 7628 23626 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23057 7628 23058 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 22219 7628 22220 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21651 7628 21652 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21083 7628 21084 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 20245 7628 20246 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19677 7628 19678 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19109 7628 19110 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 18541 7628 18542 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 17646 7628 17647 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 1764 16551 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 1764 15656 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 15087 1764 15088 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 14519 1764 14520 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 13951 1764 13952 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 13113 1764 13114 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 12545 1764 12546 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 11977 1764 11978 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 11139 1764 11140 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10571 1764 10572 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10003 1764 10004 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 9435 1764 9436 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 8540 1764 8541 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 3068 16551 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 3068 15656 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 15087 3068 15088 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 14519 3068 14520 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 13951 3068 13952 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 13113 3068 13114 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 12545 3068 12546 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 11977 3068 11978 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 11139 3068 11140 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 10571 3068 10572 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 10003 3068 10004 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 9435 3068 9436 3069 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 8540 3068 8541 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 4054 16551 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 4054 15656 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 15087 4054 15088 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 14519 4054 14520 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 13951 4054 13952 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 13113 4054 13114 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 12545 4054 12546 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 11977 4054 11978 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 11139 4054 11140 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 10571 4054 10572 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 10003 4054 10004 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 9435 4054 9436 4055 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 8540 4054 8541 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 5338 16551 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 5338 15656 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 15087 5338 15088 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 14519 5338 14520 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 13951 5338 13952 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 13113 5338 13114 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 12545 5338 12546 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 11977 5338 11978 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 11139 5338 11140 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 10571 5338 10572 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 10003 5338 10004 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 9435 5338 9436 5339 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 8540 5338 8541 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 6324 16551 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 6324 15656 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 15087 6324 15088 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 14519 6324 14520 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 13951 6324 13952 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 13113 6324 13114 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 12545 6324 12546 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 11977 6324 11978 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 11139 6324 11140 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 10571 6324 10572 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 10003 6324 10004 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 9435 6324 9436 6325 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 8540 6324 8541 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 7628 16551 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 7628 15656 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 15087 7628 15088 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 14519 7628 14520 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 13951 7628 13952 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 13113 7628 13114 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 12545 7628 12546 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 11977 7628 11978 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 11139 7628 11140 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10571 7628 10572 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10003 7628 10004 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 9435 7628 9436 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 8540 7628 8541 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 1764 6271 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 1764 5376 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4807 1764 4808 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4239 1764 4240 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 3671 1764 3672 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 2833 1764 2834 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 2265 1764 2266 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 1697 1764 1698 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 859 1764 860 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 291 1764 292 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -277 1764 -276 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -845 1764 -844 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1740 1764 -1739 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 3068 6271 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 3068 5376 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 4807 3068 4808 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 4239 3068 4240 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 3671 3068 3672 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 2833 3068 2834 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 2265 3068 2266 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 1697 3068 1698 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 859 3068 860 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 291 3068 292 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -277 3068 -276 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -845 3068 -844 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -1740 3068 -1739 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 4054 6271 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 4054 5376 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 4807 4054 4808 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 4239 4054 4240 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 3671 4054 3672 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 2833 4054 2834 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 2265 4054 2266 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 1697 4054 1698 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 859 4054 860 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 291 4054 292 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -277 4054 -276 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -845 4054 -844 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -1740 4054 -1739 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 5338 6271 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 5338 5376 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 4807 5338 4808 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 4239 5338 4240 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 3671 5338 3672 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 2833 5338 2834 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 2265 5338 2266 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 1697 5338 1698 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 859 5338 860 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 291 5338 292 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -277 5338 -276 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -845 5338 -844 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -1740 5338 -1739 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 6324 6271 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 6324 5376 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 4807 6324 4808 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 4239 6324 4240 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 3671 6324 3672 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 2833 6324 2834 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 2265 6324 2266 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 1697 6324 1698 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 859 6324 860 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 291 6324 292 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -277 6324 -276 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -845 6324 -844 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -1740 6324 -1739 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 7628 6271 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 7628 5376 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4807 7628 4808 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4239 7628 4240 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 3671 7628 3672 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 2833 7628 2834 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 2265 7628 2266 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 1697 7628 1698 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 859 7628 860 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 291 7628 292 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -277 7628 -276 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -845 7628 -844 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1740 7628 -1739 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 1764 -2835 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 1764 -3730 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4299 1764 -4298 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4867 1764 -4866 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5435 1764 -5434 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -6273 1764 -6272 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6841 1764 -6840 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7409 1764 -7408 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8247 1764 -8246 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -8815 1764 -8814 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9383 1764 -9382 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9951 1764 -9950 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -10846 1764 -10845 1765 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 3068 -2835 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 3068 -3730 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -4299 3068 -4298 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4867 3068 -4866 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -5435 3068 -5434 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -6273 3068 -6272 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 -6841 3068 -6840 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -7409 3068 -7408 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -8247 3068 -8246 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -8815 3068 -8814 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -9383 3068 -9382 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9951 3068 -9950 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -10846 3068 -10845 3069 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 4054 -2835 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 4054 -3730 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -4299 4054 -4298 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4867 4054 -4866 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -5435 4054 -5434 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -6273 4054 -6272 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -6841 4054 -6840 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7409 4054 -7408 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -8247 4054 -8246 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -8815 4054 -8814 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -9383 4054 -9382 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9951 4054 -9950 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -10846 4054 -10845 4055 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 5338 -2835 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 5338 -3730 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -4299 5338 -4298 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4867 5338 -4866 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -5435 5338 -5434 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -6273 5338 -6272 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -6841 5338 -6840 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7409 5338 -7408 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -8247 5338 -8246 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -8815 5338 -8814 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -9383 5338 -9382 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9951 5338 -9950 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -10846 5338 -10845 5339 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 6324 -2835 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 6324 -3730 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -4299 6324 -4298 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4867 6324 -4866 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -5435 6324 -5434 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -6273 6324 -6272 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -6841 6324 -6840 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7409 6324 -7408 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -8247 6324 -8246 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -8815 6324 -8814 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -9383 6324 -9382 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9951 6324 -9950 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -10846 6324 -10845 6325 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 7628 -2835 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 7628 -3730 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4299 7628 -4298 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4867 7628 -4866 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5435 7628 -5434 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -6273 7628 -6272 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6841 7628 -6840 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7409 7628 -7408 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8247 7628 -8246 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -8815 7628 -8814 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9383 7628 -9382 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9951 7628 -9950 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -10846 7628 -10845 7629 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 115937 9399 115938 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 115369 9399 115370 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 9399 114532 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 113963 9399 113964 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 113125 9399 113126 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 112557 9399 112558 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111719 9399 111720 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 111151 9399 111152 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 10295 115938 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 115369 10295 115370 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 10295 114532 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP5" 800 0 "a_114363_10295#" 400 33600,568 "a_106677_10235#" 400 52000,1060
device msubckt pfet_03v3 113963 10295 113964 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP5" 800 0 "PRbiased_net_x5_1.ITP5" 400 52000,1060 "a_114363_10295#" 400 33600,568
device msubckt pfet_03v3 113125 10295 113126 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100839_4268#" 800 0 "a_112957_10295#" 400 33600,568 "PRbiased_net_x5_1.ITP5" 400 52000,1060
device msubckt pfet_03v3 112557 10295 112558 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100839_4268#" 800 0 "a_112406_4328#" 400 52000,1060 "a_112957_10295#" 400 33600,568
device msubckt pfet_03v3 111719 10295 111720 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 111151 10295 111152 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 11461 115938 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 115369 11461 115370 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 11461 114532 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100839_4268#" 800 0 "a_114363_11461#" 400 33600,568 "a_112406_4328#" 400 52000,1060
device msubckt pfet_03v3 113963 11461 113964 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100839_4268#" 800 0 "PRbiased_net_x5_1.ITP5" 400 52000,1060 "a_114363_11461#" 400 33600,568
device msubckt pfet_03v3 113125 11461 113126 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP5" 800 0 "a_112957_11461#" 400 33600,568 "PRbiased_net_x5_1.ITP5" 400 52000,1060
device msubckt pfet_03v3 112557 11461 112558 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP5" 800 0 "a_106677_10235#" 400 52000,1060 "a_112957_11461#" 400 33600,568
device msubckt pfet_03v3 111719 11461 111720 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 111151 11461 111152 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 12227 115938 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 115369 12227 115370 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 12227 114532 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP5" 800 0 "a_114363_12227#" 400 33600,568 "a_106677_10235#" 400 52000,1060
device msubckt pfet_03v3 113963 12227 113964 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP5" 800 0 "PRbiased_net_x5_1.ITP5" 400 52000,1060 "a_114363_12227#" 400 33600,568
device msubckt pfet_03v3 113125 12227 113126 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100839_4268#" 800 0 "a_112957_12227#" 400 33600,568 "PRbiased_net_x5_1.ITP5" 400 52000,1060
device msubckt pfet_03v3 112557 12227 112558 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100839_4268#" 800 0 "a_112406_4328#" 400 52000,1060 "a_112957_12227#" 400 33600,568
device msubckt pfet_03v3 111719 12227 111720 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 111151 12227 111152 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 13393 115938 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 115369 13393 115370 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 13393 114532 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100839_4268#" 800 0 "a_114363_13393#" 400 33600,568 "a_112406_4328#" 400 52000,1060
device msubckt pfet_03v3 113963 13393 113964 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100839_4268#" 800 0 "PRbiased_net_x5_1.ITP5" 400 52000,1060 "a_114363_13393#" 400 33600,568
device msubckt pfet_03v3 113125 13393 113126 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP5" 800 0 "a_112957_13393#" 400 33600,568 "PRbiased_net_x5_1.ITP5" 400 52000,1060
device msubckt pfet_03v3 112557 13393 112558 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP5" 800 0 "a_106677_10235#" 400 52000,1060 "a_112957_13393#" 400 33600,568
device msubckt pfet_03v3 111719 13393 111720 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 111151 13393 111152 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 115937 14289 115938 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 115369 14289 115370 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 114531 14289 114532 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 113963 14289 113964 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 113125 14289 113126 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 112557 14289 112558 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 111719 14289 111720 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 111151 14289 111152 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 9399 110058 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 109489 9399 109490 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 9399 108652 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 108083 9399 108084 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 107245 9399 107246 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 106677 9399 106678 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 105839 9399 105840 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 105271 9399 105272 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 10295 110058 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 109489 10295 109490 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 10295 108652 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_108483_10295#" 400 33600,568 "PRbiased_net_x5_1.VB" 400 52000,1060
device msubckt pfet_03v3 108083 10295 108084 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_106523_7410#" 400 52000,1060 "a_108483_10295#" 400 33600,568
device msubckt pfet_03v3 107245 10295 107246 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_107077_10295#" 400 33600,568 "a_106523_4328#" 400 52000,1060
device msubckt pfet_03v3 106677 10295 106678 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_88880_13393#" 400 52000,1060 "a_107077_10295#" 400 33600,568
device msubckt pfet_03v3 105839 10295 105840 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 105271 10295 105272 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 11461 110058 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 109489 11461 109490 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 11461 108652 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_108483_11461#" 400 33600,568 "PRbiased_net_x5_1.IBP5" 400 52000,1060
device msubckt pfet_03v3 108083 11461 108084 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_108483_11461#" 400 33600,568
device msubckt pfet_03v3 107245 11461 107246 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_107077_11461#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 106677 11461 106678 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "PRbiased_net_x5_1.IBP5" 400 52000,1060 "a_107077_11461#" 400 33600,568
device msubckt pfet_03v3 105839 11461 105840 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 105271 11461 105272 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 12227 110058 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 109489 12227 109490 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 12227 108652 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_108483_12227#" 400 33600,568 "PRbiased_net_x5_1.IBP5" 400 52000,1060
device msubckt pfet_03v3 108083 12227 108084 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_108483_12227#" 400 33600,568
device msubckt pfet_03v3 107245 12227 107246 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_107077_12227#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 106677 12227 106678 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "PRbiased_net_x5_1.IBP5" 400 52000,1060 "a_107077_12227#" 400 33600,568
device msubckt pfet_03v3 105839 12227 105840 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 105271 12227 105272 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 13393 110058 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 109489 13393 109490 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 13393 108652 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_108483_13393#" 400 33600,568 "a_88880_13393#" 400 52000,1060
device msubckt pfet_03v3 108083 13393 108084 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_106523_4328#" 400 52000,1060 "a_108483_13393#" 400 33600,568
device msubckt pfet_03v3 107245 13393 107246 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "a_107077_13393#" 400 33600,568 "a_106523_7410#" 400 52000,1060
device msubckt pfet_03v3 106677 13393 106678 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_106677_10235#" 800 0 "PRbiased_net_x5_1.VB" 400 52000,1060 "a_107077_13393#" 400 33600,568
device msubckt pfet_03v3 105839 13393 105840 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 105271 13393 105272 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 110057 14289 110058 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 109489 14289 109490 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 108651 14289 108652 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 108083 14289 108084 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 107245 14289 107246 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 106677 14289 106678 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 105839 14289 105840 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 105271 14289 105272 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 9399 104178 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 103609 9399 103610 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 9399 102772 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 102203 9399 102204 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 101365 9399 101366 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 100797 9399 100798 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 99959 9399 99960 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 99391 9399 99392 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 10295 104178 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 103609 10295 103610 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 10295 102772 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_102603_10295#" 400 33600,568 "a_100667_11461#" 400 52000,1060
device msubckt pfet_03v3 102203 10295 102204 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_102603_10295#" 400 33600,568
device msubckt pfet_03v3 101365 10295 101366 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_101197_10295#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 100797 10295 100798 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_100667_10295#" 400 52000,1060 "a_101197_10295#" 400 33600,568
device msubckt pfet_03v3 99959 10295 99960 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 99391 10295 99392 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 11461 104178 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 103609 11461 103610 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 11461 102772 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_102603_11461#" 400 33600,568 "a_100667_10295#" 400 52000,1060
device msubckt pfet_03v3 102203 11461 102204 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_102603_11461#" 400 33600,568
device msubckt pfet_03v3 101365 11461 101366 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_101197_11461#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 100797 11461 100798 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_100667_11461#" 400 52000,1060 "a_101197_11461#" 400 33600,568
device msubckt pfet_03v3 99959 11461 99960 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 99391 11461 99392 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 12227 104178 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 103609 12227 103610 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 12227 102772 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_102603_12227#" 400 33600,568 "a_100667_11461#" 400 52000,1060
device msubckt pfet_03v3 102203 12227 102204 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_102603_12227#" 400 33600,568
device msubckt pfet_03v3 101365 12227 101366 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_101197_12227#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 100797 12227 100798 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_100667_10295#" 400 52000,1060 "a_101197_12227#" 400 33600,568
device msubckt pfet_03v3 99959 12227 99960 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 99391 12227 99392 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 13393 104178 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 103609 13393 103610 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 13393 102772 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_102603_13393#" 400 33600,568 "a_100667_10295#" 400 52000,1060
device msubckt pfet_03v3 102203 13393 102204 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_102603_13393#" 400 33600,568
device msubckt pfet_03v3 101365 13393 101366 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_101197_13393#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 100797 13393 100798 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_100667_10295#" 800 0 "a_100667_11461#" 400 52000,1060 "a_101197_13393#" 400 33600,568
device msubckt pfet_03v3 99959 13393 99960 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 99391 13393 99392 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 104177 14289 104178 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 103609 14289 103610 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 102771 14289 102772 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 102203 14289 102204 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 101365 14289 101366 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 100797 14289 100798 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 99959 14289 99960 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 99391 14289 99392 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 9399 98271 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 97702 9399 97703 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 9399 96865 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 96296 9399 96297 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 95458 9399 95459 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 94890 9399 94891 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 94052 9399 94053 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 93484 9399 93485 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 10295 98271 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 97702 10295 97703 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 10295 96865 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP4" 800 0 "a_96696_10295#" 400 33600,568 "a_89010_10235#" 400 52000,1060
device msubckt pfet_03v3 96296 10295 96297 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP4" 800 0 "PRbiased_net_x5_1.ITP4" 400 52000,1060 "a_96696_10295#" 400 33600,568
device msubckt pfet_03v3 95458 10295 95459 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83172_4268#" 800 0 "a_95290_10295#" 400 33600,568 "PRbiased_net_x5_1.ITP4" 400 52000,1060
device msubckt pfet_03v3 94890 10295 94891 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83172_4268#" 800 0 "a_94739_4328#" 400 52000,1060 "a_95290_10295#" 400 33600,568
device msubckt pfet_03v3 94052 10295 94053 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 93484 10295 93485 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 11461 98271 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 97702 11461 97703 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 11461 96865 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83172_4268#" 800 0 "a_96696_11461#" 400 33600,568 "a_94739_4328#" 400 52000,1060
device msubckt pfet_03v3 96296 11461 96297 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83172_4268#" 800 0 "PRbiased_net_x5_1.ITP4" 400 52000,1060 "a_96696_11461#" 400 33600,568
device msubckt pfet_03v3 95458 11461 95459 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP4" 800 0 "a_95290_11461#" 400 33600,568 "PRbiased_net_x5_1.ITP4" 400 52000,1060
device msubckt pfet_03v3 94890 11461 94891 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP4" 800 0 "a_89010_10235#" 400 52000,1060 "a_95290_11461#" 400 33600,568
device msubckt pfet_03v3 94052 11461 94053 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 93484 11461 93485 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 12227 98271 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 97702 12227 97703 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 12227 96865 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP4" 800 0 "a_96696_12227#" 400 33600,568 "a_89010_10235#" 400 52000,1060
device msubckt pfet_03v3 96296 12227 96297 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP4" 800 0 "PRbiased_net_x5_1.ITP4" 400 52000,1060 "a_96696_12227#" 400 33600,568
device msubckt pfet_03v3 95458 12227 95459 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83172_4268#" 800 0 "a_95290_12227#" 400 33600,568 "PRbiased_net_x5_1.ITP4" 400 52000,1060
device msubckt pfet_03v3 94890 12227 94891 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83172_4268#" 800 0 "a_94739_4328#" 400 52000,1060 "a_95290_12227#" 400 33600,568
device msubckt pfet_03v3 94052 12227 94053 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 93484 12227 93485 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 13393 98271 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 97702 13393 97703 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 13393 96865 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83172_4268#" 800 0 "a_96696_13393#" 400 33600,568 "a_94739_4328#" 400 52000,1060
device msubckt pfet_03v3 96296 13393 96297 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83172_4268#" 800 0 "PRbiased_net_x5_1.ITP4" 400 52000,1060 "a_96696_13393#" 400 33600,568
device msubckt pfet_03v3 95458 13393 95459 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP4" 800 0 "a_95290_13393#" 400 33600,568 "PRbiased_net_x5_1.ITP4" 400 52000,1060
device msubckt pfet_03v3 94890 13393 94891 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP4" 800 0 "a_89010_10235#" 400 52000,1060 "a_95290_13393#" 400 33600,568
device msubckt pfet_03v3 94052 13393 94053 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 93484 13393 93485 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 98270 14289 98271 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 97702 14289 97703 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 96864 14289 96865 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 96296 14289 96297 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 95458 14289 95459 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 94890 14289 94891 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 94052 14289 94053 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 93484 14289 93485 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 9399 92391 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 91822 9399 91823 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 9399 90985 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 90416 9399 90417 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 89578 9399 89579 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 89010 9399 89011 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 88172 9399 88173 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 87604 9399 87605 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 10295 92391 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 91822 10295 91823 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 10295 90985 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_90816_10295#" 400 33600,568 "a_88880_13393#" 400 52000,1060
device msubckt pfet_03v3 90416 10295 90417 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_88856_7410#" 400 52000,1060 "a_90816_10295#" 400 33600,568
device msubckt pfet_03v3 89578 10295 89579 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_89410_10295#" 400 33600,568 "a_88856_4328#" 400 52000,1060
device msubckt pfet_03v3 89010 10295 89011 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_71213_13393#" 400 52000,1060 "a_89410_10295#" 400 33600,568
device msubckt pfet_03v3 88172 10295 88173 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 87604 10295 87605 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 11461 92391 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 91822 11461 91823 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 11461 90985 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_90816_11461#" 400 33600,568 "PRbiased_net_x5_1.IBP4" 400 52000,1060
device msubckt pfet_03v3 90416 11461 90417 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_90816_11461#" 400 33600,568
device msubckt pfet_03v3 89578 11461 89579 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_89410_11461#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 89010 11461 89011 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "PRbiased_net_x5_1.IBP4" 400 52000,1060 "a_89410_11461#" 400 33600,568
device msubckt pfet_03v3 88172 11461 88173 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 87604 11461 87605 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 12227 92391 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 91822 12227 91823 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 12227 90985 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_90816_12227#" 400 33600,568 "PRbiased_net_x5_1.IBP4" 400 52000,1060
device msubckt pfet_03v3 90416 12227 90417 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_90816_12227#" 400 33600,568
device msubckt pfet_03v3 89578 12227 89579 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_89410_12227#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 89010 12227 89011 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "PRbiased_net_x5_1.IBP4" 400 52000,1060 "a_89410_12227#" 400 33600,568
device msubckt pfet_03v3 88172 12227 88173 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 87604 12227 87605 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 13393 92391 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 91822 13393 91823 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 13393 90985 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_90816_13393#" 400 33600,568 "a_71213_13393#" 400 52000,1060
device msubckt pfet_03v3 90416 13393 90417 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_88856_4328#" 400 52000,1060 "a_90816_13393#" 400 33600,568
device msubckt pfet_03v3 89578 13393 89579 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_89410_13393#" 400 33600,568 "a_88856_7410#" 400 52000,1060
device msubckt pfet_03v3 89010 13393 89011 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_89010_10235#" 800 0 "a_88880_13393#" 400 52000,1060 "a_89410_13393#" 400 33600,568
device msubckt pfet_03v3 88172 13393 88173 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 87604 13393 87605 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 92390 14289 92391 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 91822 14289 91823 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 90984 14289 90985 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 90416 14289 90417 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 89578 14289 89579 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 89010 14289 89011 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 88172 14289 88173 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 87604 14289 87605 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 9399 86511 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 85942 9399 85943 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 9399 85105 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 84536 9399 84537 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 83698 9399 83699 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 83130 9399 83131 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 82292 9399 82293 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 81724 9399 81725 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 10295 86511 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 85942 10295 85943 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 10295 85105 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_84936_10295#" 400 33600,568 "a_83000_11461#" 400 52000,1060
device msubckt pfet_03v3 84536 10295 84537 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_84936_10295#" 400 33600,568
device msubckt pfet_03v3 83698 10295 83699 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_83530_10295#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 83130 10295 83131 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_83000_10295#" 400 52000,1060 "a_83530_10295#" 400 33600,568
device msubckt pfet_03v3 82292 10295 82293 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 81724 10295 81725 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 11461 86511 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 85942 11461 85943 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 11461 85105 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_84936_11461#" 400 33600,568 "a_83000_10295#" 400 52000,1060
device msubckt pfet_03v3 84536 11461 84537 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_84936_11461#" 400 33600,568
device msubckt pfet_03v3 83698 11461 83699 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_83530_11461#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 83130 11461 83131 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_83000_11461#" 400 52000,1060 "a_83530_11461#" 400 33600,568
device msubckt pfet_03v3 82292 11461 82293 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 81724 11461 81725 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 12227 86511 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 85942 12227 85943 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 12227 85105 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_84936_12227#" 400 33600,568 "a_83000_11461#" 400 52000,1060
device msubckt pfet_03v3 84536 12227 84537 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_84936_12227#" 400 33600,568
device msubckt pfet_03v3 83698 12227 83699 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_83530_12227#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 83130 12227 83131 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_83000_10295#" 400 52000,1060 "a_83530_12227#" 400 33600,568
device msubckt pfet_03v3 82292 12227 82293 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 81724 12227 81725 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 13393 86511 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 85942 13393 85943 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 13393 85105 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_84936_13393#" 400 33600,568 "a_83000_10295#" 400 52000,1060
device msubckt pfet_03v3 84536 13393 84537 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_84936_13393#" 400 33600,568
device msubckt pfet_03v3 83698 13393 83699 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_83530_13393#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 83130 13393 83131 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_83000_10295#" 800 0 "a_83000_11461#" 400 52000,1060 "a_83530_13393#" 400 33600,568
device msubckt pfet_03v3 82292 13393 82293 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 81724 13393 81725 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 86510 14289 86511 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 85942 14289 85943 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 85104 14289 85105 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 84536 14289 84537 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 83698 14289 83699 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 83130 14289 83131 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 82292 14289 82293 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 81724 14289 81725 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 9399 80604 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 80035 9399 80036 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 9399 79198 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 78629 9399 78630 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 77791 9399 77792 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 77223 9399 77224 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 76385 9399 76386 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 75817 9399 75818 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 10295 80604 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 80035 10295 80036 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 10295 79198 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP3" 800 0 "a_79029_10295#" 400 33600,568 "a_71343_10235#" 400 52000,1060
device msubckt pfet_03v3 78629 10295 78630 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP3" 800 0 "PRbiased_net_x5_1.ITP3" 400 52000,1060 "a_79029_10295#" 400 33600,568
device msubckt pfet_03v3 77791 10295 77792 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65505_4268#" 800 0 "a_77623_10295#" 400 33600,568 "PRbiased_net_x5_1.ITP3" 400 52000,1060
device msubckt pfet_03v3 77223 10295 77224 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65505_4268#" 800 0 "a_77072_4328#" 400 52000,1060 "a_77623_10295#" 400 33600,568
device msubckt pfet_03v3 76385 10295 76386 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 75817 10295 75818 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 11461 80604 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 80035 11461 80036 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 11461 79198 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65505_4268#" 800 0 "a_79029_11461#" 400 33600,568 "a_77072_4328#" 400 52000,1060
device msubckt pfet_03v3 78629 11461 78630 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65505_4268#" 800 0 "PRbiased_net_x5_1.ITP3" 400 52000,1060 "a_79029_11461#" 400 33600,568
device msubckt pfet_03v3 77791 11461 77792 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP3" 800 0 "a_77623_11461#" 400 33600,568 "PRbiased_net_x5_1.ITP3" 400 52000,1060
device msubckt pfet_03v3 77223 11461 77224 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP3" 800 0 "a_71343_10235#" 400 52000,1060 "a_77623_11461#" 400 33600,568
device msubckt pfet_03v3 76385 11461 76386 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 75817 11461 75818 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 12227 80604 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 80035 12227 80036 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 12227 79198 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP3" 800 0 "a_79029_12227#" 400 33600,568 "a_71343_10235#" 400 52000,1060
device msubckt pfet_03v3 78629 12227 78630 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP3" 800 0 "PRbiased_net_x5_1.ITP3" 400 52000,1060 "a_79029_12227#" 400 33600,568
device msubckt pfet_03v3 77791 12227 77792 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65505_4268#" 800 0 "a_77623_12227#" 400 33600,568 "PRbiased_net_x5_1.ITP3" 400 52000,1060
device msubckt pfet_03v3 77223 12227 77224 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65505_4268#" 800 0 "a_77072_4328#" 400 52000,1060 "a_77623_12227#" 400 33600,568
device msubckt pfet_03v3 76385 12227 76386 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 75817 12227 75818 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 13393 80604 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 80035 13393 80036 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 13393 79198 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65505_4268#" 800 0 "a_79029_13393#" 400 33600,568 "a_77072_4328#" 400 52000,1060
device msubckt pfet_03v3 78629 13393 78630 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65505_4268#" 800 0 "PRbiased_net_x5_1.ITP3" 400 52000,1060 "a_79029_13393#" 400 33600,568
device msubckt pfet_03v3 77791 13393 77792 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP3" 800 0 "a_77623_13393#" 400 33600,568 "PRbiased_net_x5_1.ITP3" 400 52000,1060
device msubckt pfet_03v3 77223 13393 77224 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP3" 800 0 "a_71343_10235#" 400 52000,1060 "a_77623_13393#" 400 33600,568
device msubckt pfet_03v3 76385 13393 76386 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 75817 13393 75818 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 80603 14289 80604 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 80035 14289 80036 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 79197 14289 79198 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 78629 14289 78630 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 77791 14289 77792 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 77223 14289 77224 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 76385 14289 76386 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 75817 14289 75818 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 9399 74724 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 74155 9399 74156 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 9399 73318 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 72749 9399 72750 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 71911 9399 71912 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 71343 9399 71344 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 70505 9399 70506 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 69937 9399 69938 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 10295 74724 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 74155 10295 74156 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 10295 73318 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_73149_10295#" 400 33600,568 "a_71213_13393#" 400 52000,1060
device msubckt pfet_03v3 72749 10295 72750 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_71189_7410#" 400 52000,1060 "a_73149_10295#" 400 33600,568
device msubckt pfet_03v3 71911 10295 71912 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_71743_10295#" 400 33600,568 "a_71189_4328#" 400 52000,1060
device msubckt pfet_03v3 71343 10295 71344 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_53546_13393#" 400 52000,1060 "a_71743_10295#" 400 33600,568
device msubckt pfet_03v3 70505 10295 70506 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 69937 10295 69938 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 11461 74724 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 74155 11461 74156 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 11461 73318 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_73149_11461#" 400 33600,568 "PRbiased_net_x5_1.IBP3" 400 52000,1060
device msubckt pfet_03v3 72749 11461 72750 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_73149_11461#" 400 33600,568
device msubckt pfet_03v3 71911 11461 71912 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_71743_11461#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 71343 11461 71344 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "PRbiased_net_x5_1.IBP3" 400 52000,1060 "a_71743_11461#" 400 33600,568
device msubckt pfet_03v3 70505 11461 70506 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 69937 11461 69938 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 12227 74724 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 74155 12227 74156 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 12227 73318 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_73149_12227#" 400 33600,568 "PRbiased_net_x5_1.IBP3" 400 52000,1060
device msubckt pfet_03v3 72749 12227 72750 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_73149_12227#" 400 33600,568
device msubckt pfet_03v3 71911 12227 71912 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_71743_12227#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 71343 12227 71344 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "PRbiased_net_x5_1.IBP3" 400 52000,1060 "a_71743_12227#" 400 33600,568
device msubckt pfet_03v3 70505 12227 70506 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 69937 12227 69938 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 13393 74724 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 74155 13393 74156 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 13393 73318 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_73149_13393#" 400 33600,568 "a_53546_13393#" 400 52000,1060
device msubckt pfet_03v3 72749 13393 72750 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_71189_4328#" 400 52000,1060 "a_73149_13393#" 400 33600,568
device msubckt pfet_03v3 71911 13393 71912 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_71743_13393#" 400 33600,568 "a_71189_7410#" 400 52000,1060
device msubckt pfet_03v3 71343 13393 71344 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_71343_10235#" 800 0 "a_71213_13393#" 400 52000,1060 "a_71743_13393#" 400 33600,568
device msubckt pfet_03v3 70505 13393 70506 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 69937 13393 69938 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 74723 14289 74724 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 74155 14289 74156 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 73317 14289 73318 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 72749 14289 72750 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 71911 14289 71912 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 71343 14289 71344 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 70505 14289 70506 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 69937 14289 69938 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 9399 68844 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 68275 9399 68276 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 9399 67438 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 66869 9399 66870 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 66031 9399 66032 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 65463 9399 65464 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 64625 9399 64626 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 64057 9399 64058 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 10295 68844 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 68275 10295 68276 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 10295 67438 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_67269_10295#" 400 33600,568 "a_65333_11461#" 400 52000,1060
device msubckt pfet_03v3 66869 10295 66870 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_67269_10295#" 400 33600,568
device msubckt pfet_03v3 66031 10295 66032 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_65863_10295#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 65463 10295 65464 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_65333_10295#" 400 52000,1060 "a_65863_10295#" 400 33600,568
device msubckt pfet_03v3 64625 10295 64626 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 64057 10295 64058 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 11461 68844 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 68275 11461 68276 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 11461 67438 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_67269_11461#" 400 33600,568 "a_65333_10295#" 400 52000,1060
device msubckt pfet_03v3 66869 11461 66870 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_67269_11461#" 400 33600,568
device msubckt pfet_03v3 66031 11461 66032 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_65863_11461#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 65463 11461 65464 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_65333_11461#" 400 52000,1060 "a_65863_11461#" 400 33600,568
device msubckt pfet_03v3 64625 11461 64626 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 64057 11461 64058 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 12227 68844 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 68275 12227 68276 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 12227 67438 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_67269_12227#" 400 33600,568 "a_65333_11461#" 400 52000,1060
device msubckt pfet_03v3 66869 12227 66870 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_67269_12227#" 400 33600,568
device msubckt pfet_03v3 66031 12227 66032 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_65863_12227#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 65463 12227 65464 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_65333_10295#" 400 52000,1060 "a_65863_12227#" 400 33600,568
device msubckt pfet_03v3 64625 12227 64626 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 64057 12227 64058 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 13393 68844 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 68275 13393 68276 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 13393 67438 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_67269_13393#" 400 33600,568 "a_65333_10295#" 400 52000,1060
device msubckt pfet_03v3 66869 13393 66870 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_67269_13393#" 400 33600,568
device msubckt pfet_03v3 66031 13393 66032 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_65863_13393#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 65463 13393 65464 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_65333_10295#" 800 0 "a_65333_11461#" 400 52000,1060 "a_65863_13393#" 400 33600,568
device msubckt pfet_03v3 64625 13393 64626 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 64057 13393 64058 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 68843 14289 68844 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 68275 14289 68276 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 67437 14289 67438 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 66869 14289 66870 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 66031 14289 66032 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 65463 14289 65464 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 64625 14289 64626 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 64057 14289 64058 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 9399 62937 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 62368 9399 62369 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 9399 61531 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 60962 9399 60963 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 60124 9399 60125 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 59556 9399 59557 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 58718 9399 58719 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 58150 9399 58151 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 10295 62937 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 62368 10295 62369 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 10295 61531 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP2" 800 0 "a_61362_10295#" 400 33600,568 "a_53676_10235#" 400 52000,1060
device msubckt pfet_03v3 60962 10295 60963 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP2" 800 0 "PRbiased_net_x5_1.ITP2" 400 52000,1060 "a_61362_10295#" 400 33600,568
device msubckt pfet_03v3 60124 10295 60125 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47838_4268#" 800 0 "a_59956_10295#" 400 33600,568 "PRbiased_net_x5_1.ITP2" 400 52000,1060
device msubckt pfet_03v3 59556 10295 59557 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47838_4268#" 800 0 "a_59405_4328#" 400 52000,1060 "a_59956_10295#" 400 33600,568
device msubckt pfet_03v3 58718 10295 58719 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 58150 10295 58151 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 11461 62937 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 62368 11461 62369 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 11461 61531 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47838_4268#" 800 0 "a_61362_11461#" 400 33600,568 "a_59405_4328#" 400 52000,1060
device msubckt pfet_03v3 60962 11461 60963 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47838_4268#" 800 0 "PRbiased_net_x5_1.ITP2" 400 52000,1060 "a_61362_11461#" 400 33600,568
device msubckt pfet_03v3 60124 11461 60125 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP2" 800 0 "a_59956_11461#" 400 33600,568 "PRbiased_net_x5_1.ITP2" 400 52000,1060
device msubckt pfet_03v3 59556 11461 59557 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP2" 800 0 "a_53676_10235#" 400 52000,1060 "a_59956_11461#" 400 33600,568
device msubckt pfet_03v3 58718 11461 58719 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 58150 11461 58151 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 12227 62937 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 62368 12227 62369 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 12227 61531 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP2" 800 0 "a_61362_12227#" 400 33600,568 "a_53676_10235#" 400 52000,1060
device msubckt pfet_03v3 60962 12227 60963 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP2" 800 0 "PRbiased_net_x5_1.ITP2" 400 52000,1060 "a_61362_12227#" 400 33600,568
device msubckt pfet_03v3 60124 12227 60125 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47838_4268#" 800 0 "a_59956_12227#" 400 33600,568 "PRbiased_net_x5_1.ITP2" 400 52000,1060
device msubckt pfet_03v3 59556 12227 59557 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47838_4268#" 800 0 "a_59405_4328#" 400 52000,1060 "a_59956_12227#" 400 33600,568
device msubckt pfet_03v3 58718 12227 58719 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 58150 12227 58151 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 13393 62937 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 62368 13393 62369 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 13393 61531 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47838_4268#" 800 0 "a_61362_13393#" 400 33600,568 "a_59405_4328#" 400 52000,1060
device msubckt pfet_03v3 60962 13393 60963 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47838_4268#" 800 0 "PRbiased_net_x5_1.ITP2" 400 52000,1060 "a_61362_13393#" 400 33600,568
device msubckt pfet_03v3 60124 13393 60125 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP2" 800 0 "a_59956_13393#" 400 33600,568 "PRbiased_net_x5_1.ITP2" 400 52000,1060
device msubckt pfet_03v3 59556 13393 59557 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP2" 800 0 "a_53676_10235#" 400 52000,1060 "a_59956_13393#" 400 33600,568
device msubckt pfet_03v3 58718 13393 58719 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 58150 13393 58151 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 62936 14289 62937 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 62368 14289 62369 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 61530 14289 61531 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 60962 14289 60963 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 60124 14289 60125 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 59556 14289 59557 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 58718 14289 58719 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 58150 14289 58151 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 9399 57057 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 56488 9399 56489 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 9399 55651 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 55082 9399 55083 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 54244 9399 54245 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 53676 9399 53677 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 52838 9399 52839 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 52270 9399 52271 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 10295 57057 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 56488 10295 56489 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 10295 55651 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_55482_10295#" 400 33600,568 "a_53546_13393#" 400 52000,1060
device msubckt pfet_03v3 55082 10295 55083 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_53522_7410#" 400 52000,1060 "a_55482_10295#" 400 33600,568
device msubckt pfet_03v3 54244 10295 54245 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_54076_10295#" 400 33600,568 "a_53522_4328#" 400 52000,1060
device msubckt pfet_03v3 53676 10295 53677 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_35879_13393#" 400 52000,1060 "a_54076_10295#" 400 33600,568
device msubckt pfet_03v3 52838 10295 52839 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 52270 10295 52271 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 11461 57057 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 56488 11461 56489 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 11461 55651 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_55482_11461#" 400 33600,568 "PRbiased_net_x5_1.IBP2" 400 52000,1060
device msubckt pfet_03v3 55082 11461 55083 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_55482_11461#" 400 33600,568
device msubckt pfet_03v3 54244 11461 54245 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_54076_11461#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 53676 11461 53677 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "PRbiased_net_x5_1.IBP2" 400 52000,1060 "a_54076_11461#" 400 33600,568
device msubckt pfet_03v3 52838 11461 52839 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 52270 11461 52271 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 12227 57057 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 56488 12227 56489 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 12227 55651 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_55482_12227#" 400 33600,568 "PRbiased_net_x5_1.IBP2" 400 52000,1060
device msubckt pfet_03v3 55082 12227 55083 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_55482_12227#" 400 33600,568
device msubckt pfet_03v3 54244 12227 54245 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_54076_12227#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 53676 12227 53677 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "PRbiased_net_x5_1.IBP2" 400 52000,1060 "a_54076_12227#" 400 33600,568
device msubckt pfet_03v3 52838 12227 52839 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 52270 12227 52271 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 13393 57057 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 56488 13393 56489 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 13393 55651 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_55482_13393#" 400 33600,568 "a_35879_13393#" 400 52000,1060
device msubckt pfet_03v3 55082 13393 55083 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_53522_4328#" 400 52000,1060 "a_55482_13393#" 400 33600,568
device msubckt pfet_03v3 54244 13393 54245 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_54076_13393#" 400 33600,568 "a_53522_7410#" 400 52000,1060
device msubckt pfet_03v3 53676 13393 53677 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_53676_10235#" 800 0 "a_53546_13393#" 400 52000,1060 "a_54076_13393#" 400 33600,568
device msubckt pfet_03v3 52838 13393 52839 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 52270 13393 52271 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 57056 14289 57057 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 56488 14289 56489 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 55650 14289 55651 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 55082 14289 55083 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 54244 14289 54245 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 53676 14289 53677 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 52838 14289 52839 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 52270 14289 52271 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 9399 51177 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 50608 9399 50609 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 9399 49771 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 49202 9399 49203 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 48364 9399 48365 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 47796 9399 47797 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 46958 9399 46959 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 46390 9399 46391 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 10295 51177 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 50608 10295 50609 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 10295 49771 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_49602_10295#" 400 33600,568 "a_47666_11461#" 400 52000,1060
device msubckt pfet_03v3 49202 10295 49203 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_49602_10295#" 400 33600,568
device msubckt pfet_03v3 48364 10295 48365 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_48196_10295#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 47796 10295 47797 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_47666_10295#" 400 52000,1060 "a_48196_10295#" 400 33600,568
device msubckt pfet_03v3 46958 10295 46959 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 46390 10295 46391 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 11461 51177 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 50608 11461 50609 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 11461 49771 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_49602_11461#" 400 33600,568 "a_47666_10295#" 400 52000,1060
device msubckt pfet_03v3 49202 11461 49203 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_49602_11461#" 400 33600,568
device msubckt pfet_03v3 48364 11461 48365 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_48196_11461#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 47796 11461 47797 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_47666_11461#" 400 52000,1060 "a_48196_11461#" 400 33600,568
device msubckt pfet_03v3 46958 11461 46959 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 46390 11461 46391 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 12227 51177 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 50608 12227 50609 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 12227 49771 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_49602_12227#" 400 33600,568 "a_47666_11461#" 400 52000,1060
device msubckt pfet_03v3 49202 12227 49203 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_49602_12227#" 400 33600,568
device msubckt pfet_03v3 48364 12227 48365 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_48196_12227#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 47796 12227 47797 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_47666_10295#" 400 52000,1060 "a_48196_12227#" 400 33600,568
device msubckt pfet_03v3 46958 12227 46959 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 46390 12227 46391 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 13393 51177 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 50608 13393 50609 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 13393 49771 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_49602_13393#" 400 33600,568 "a_47666_10295#" 400 52000,1060
device msubckt pfet_03v3 49202 13393 49203 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_49602_13393#" 400 33600,568
device msubckt pfet_03v3 48364 13393 48365 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_48196_13393#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 47796 13393 47797 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_47666_10295#" 800 0 "a_47666_11461#" 400 52000,1060 "a_48196_13393#" 400 33600,568
device msubckt pfet_03v3 46958 13393 46959 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 46390 13393 46391 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 51176 14289 51177 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 50608 14289 50609 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 49770 14289 49771 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 49202 14289 49203 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 48364 14289 48365 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 47796 14289 47797 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 46958 14289 46959 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 46390 14289 46391 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 9399 45270 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 44701 9399 44702 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 9399 43864 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 43295 9399 43296 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 42457 9399 42458 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 41889 9399 41890 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 41051 9399 41052 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 40483 9399 40484 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 10295 45270 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 44701 10295 44702 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 10295 43864 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP1" 800 0 "a_43695_10295#" 400 33600,568 "a_36009_10235#" 400 52000,1060
device msubckt pfet_03v3 43295 10295 43296 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP1" 800 0 "PRbiased_net_x5_1.ITP1" 400 52000,1060 "a_43695_10295#" 400 33600,568
device msubckt pfet_03v3 42457 10295 42458 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_30171_4268#" 800 0 "a_42289_10295#" 400 33600,568 "PRbiased_net_x5_1.ITP1" 400 52000,1060
device msubckt pfet_03v3 41889 10295 41890 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_30171_4268#" 800 0 "a_41738_4328#" 400 52000,1060 "a_42289_10295#" 400 33600,568
device msubckt pfet_03v3 41051 10295 41052 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 40483 10295 40484 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 11461 45270 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 44701 11461 44702 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 11461 43864 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_30171_4268#" 800 0 "a_43695_11461#" 400 33600,568 "a_41738_4328#" 400 52000,1060
device msubckt pfet_03v3 43295 11461 43296 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_30171_4268#" 800 0 "PRbiased_net_x5_1.ITP1" 400 52000,1060 "a_43695_11461#" 400 33600,568
device msubckt pfet_03v3 42457 11461 42458 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP1" 800 0 "a_42289_11461#" 400 33600,568 "PRbiased_net_x5_1.ITP1" 400 52000,1060
device msubckt pfet_03v3 41889 11461 41890 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP1" 800 0 "a_36009_10235#" 400 52000,1060 "a_42289_11461#" 400 33600,568
device msubckt pfet_03v3 41051 11461 41052 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 40483 11461 40484 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 12227 45270 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 44701 12227 44702 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 12227 43864 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP1" 800 0 "a_43695_12227#" 400 33600,568 "a_36009_10235#" 400 52000,1060
device msubckt pfet_03v3 43295 12227 43296 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP1" 800 0 "PRbiased_net_x5_1.ITP1" 400 52000,1060 "a_43695_12227#" 400 33600,568
device msubckt pfet_03v3 42457 12227 42458 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_30171_4268#" 800 0 "a_42289_12227#" 400 33600,568 "PRbiased_net_x5_1.ITP1" 400 52000,1060
device msubckt pfet_03v3 41889 12227 41890 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_30171_4268#" 800 0 "a_41738_4328#" 400 52000,1060 "a_42289_12227#" 400 33600,568
device msubckt pfet_03v3 41051 12227 41052 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 40483 12227 40484 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 13393 45270 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 44701 13393 44702 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 13393 43864 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_30171_4268#" 800 0 "a_43695_13393#" 400 33600,568 "a_41738_4328#" 400 52000,1060
device msubckt pfet_03v3 43295 13393 43296 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_30171_4268#" 800 0 "PRbiased_net_x5_1.ITP1" 400 52000,1060 "a_43695_13393#" 400 33600,568
device msubckt pfet_03v3 42457 13393 42458 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP1" 800 0 "a_42289_13393#" 400 33600,568 "PRbiased_net_x5_1.ITP1" 400 52000,1060
device msubckt pfet_03v3 41889 13393 41890 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.IBP1" 800 0 "a_36009_10235#" 400 52000,1060 "a_42289_13393#" 400 33600,568
device msubckt pfet_03v3 41051 13393 41052 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 40483 13393 40484 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 45269 14289 45270 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 44701 14289 44702 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 43863 14289 43864 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 43295 14289 43296 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 42457 14289 42458 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 41889 14289 41890 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 41051 14289 41052 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 40483 14289 40484 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 9399 39390 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 38821 9399 38822 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 9399 37984 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 37415 9399 37416 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 36577 9399 36578 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 36009 9399 36010 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 35171 9399 35172 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 34603 9399 34604 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 10295 39390 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 38821 10295 38822 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 10295 37984 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_37815_10295#" 400 33600,568 "a_35879_13393#" 400 52000,1060
device msubckt pfet_03v3 37415 10295 37416 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_35855_7410#" 400 52000,1060 "a_37815_10295#" 400 33600,568
device msubckt pfet_03v3 36577 10295 36578 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_36409_10295#" 400 33600,568 "a_35855_4328#" 400 52000,1060
device msubckt pfet_03v3 36009 10295 36010 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "PRbiased_net_x5_1.VA" 400 52000,1060 "a_36409_10295#" 400 33600,568
device msubckt pfet_03v3 35171 10295 35172 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 34603 10295 34604 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 11461 39390 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 38821 11461 38822 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 11461 37984 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_37815_11461#" 400 33600,568 "PRbiased_net_x5_1.IBP1" 400 52000,1060
device msubckt pfet_03v3 37415 11461 37416 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_37815_11461#" 400 33600,568
device msubckt pfet_03v3 36577 11461 36578 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_36409_11461#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 36009 11461 36010 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "PRbiased_net_x5_1.IBP1" 400 52000,1060 "a_36409_11461#" 400 33600,568
device msubckt pfet_03v3 35171 11461 35172 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 34603 11461 34604 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 12227 39390 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 38821 12227 38822 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 12227 37984 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_37815_12227#" 400 33600,568 "PRbiased_net_x5_1.IBP1" 400 52000,1060
device msubckt pfet_03v3 37415 12227 37416 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "CM_n_net_1.VSS" 400 52000,1060 "a_37815_12227#" 400 33600,568
device msubckt pfet_03v3 36577 12227 36578 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_36409_12227#" 400 33600,568 "CM_n_net_1.VSS" 400 52000,1060
device msubckt pfet_03v3 36009 12227 36010 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "PRbiased_net_x5_1.IBP1" 400 52000,1060 "a_36409_12227#" 400 33600,568
device msubckt pfet_03v3 35171 12227 35172 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 34603 12227 34604 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 13393 39390 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 38821 13393 38822 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 13393 37984 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_37815_13393#" 400 33600,568 "PRbiased_net_x5_1.VA" 400 52000,1060
device msubckt pfet_03v3 37415 13393 37416 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_35855_4328#" 400 52000,1060 "a_37815_13393#" 400 33600,568
device msubckt pfet_03v3 36577 13393 36578 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_36409_13393#" 400 33600,568 "a_35855_7410#" 400 52000,1060
device msubckt pfet_03v3 36009 13393 36010 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_36009_10235#" 800 0 "a_35879_13393#" 400 52000,1060 "a_36409_13393#" 400 33600,568
device msubckt pfet_03v3 35171 13393 35172 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 34603 13393 34604 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 39389 14289 39390 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 38821 14289 38822 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 37983 14289 37984 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 37415 14289 37416 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 36577 14289 36578 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 36009 14289 36010 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 35171 14289 35172 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 34603 14289 34604 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 9399 33510 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 32941 9399 32942 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 9399 32104 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 31535 9399 31536 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 30697 9399 30698 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 30129 9399 30130 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 29291 9399 29292 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 28723 9399 28724 9400 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 10295 33510 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 32941 10295 32942 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 10295 32104 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_31935_10295#" 400 33600,568 "a_29999_11461#" 400 52000,1060
device msubckt pfet_03v3 31535 10295 31536 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_31935_10295#" 400 33600,568
device msubckt pfet_03v3 30697 10295 30698 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_30529_10295#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 30129 10295 30130 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_29999_10295#" 400 52000,1060 "a_30529_10295#" 400 33600,568
device msubckt pfet_03v3 29291 10295 29292 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 28723 10295 28724 10296 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 11461 33510 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 32941 11461 32942 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 11461 32104 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_31935_11461#" 400 33600,568 "a_29999_10295#" 400 52000,1060
device msubckt pfet_03v3 31535 11461 31536 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_31935_11461#" 400 33600,568
device msubckt pfet_03v3 30697 11461 30698 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_30529_11461#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 30129 11461 30130 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_29999_11461#" 400 52000,1060 "a_30529_11461#" 400 33600,568
device msubckt pfet_03v3 29291 11461 29292 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 28723 11461 28724 11462 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 12227 33510 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 32941 12227 32942 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 12227 32104 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_31935_12227#" 400 33600,568 "a_29999_11461#" 400 52000,1060
device msubckt pfet_03v3 31535 12227 31536 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_31935_12227#" 400 33600,568
device msubckt pfet_03v3 30697 12227 30698 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_30529_12227#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 30129 12227 30130 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_29999_10295#" 400 52000,1060 "a_30529_12227#" 400 33600,568
device msubckt pfet_03v3 29291 12227 29292 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 28723 12227 28724 12228 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 13393 33510 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 32941 13393 32942 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 13393 32104 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_31935_13393#" 400 33600,568 "a_29999_10295#" 400 52000,1060
device msubckt pfet_03v3 31535 13393 31536 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "PRbiased_net_x5_1.VDD" 400 52000,1060 "a_31935_13393#" 400 33600,568
device msubckt pfet_03v3 30697 13393 30698 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_30529_13393#" 400 33600,568 "PRbiased_net_x5_1.VDD" 400 52000,1060
device msubckt pfet_03v3 30129 13393 30130 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "a_29999_10295#" 800 0 "a_29999_11461#" 400 52000,1060 "a_30529_13393#" 400 33600,568
device msubckt pfet_03v3 29291 13393 29292 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 28723 13393 28724 13394 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 33509 14289 33510 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 32941 14289 32942 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 32103 14289 32104 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 31535 14289 31536 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 30697 14289 30698 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 30129 14289 30130 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 29291 14289 29292 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 33600,568
device msubckt pfet_03v3 28723 14289 28724 14290 l=400 w=400 "PRbiased_net_x5_1.VDD" "PRbiased_net_x5_1.VDD" 800 0 "PRbiased_net_x5_1.VDD" 0 0 "PRbiased_net_x5_1.VDD" 800 52000,1060
device msubckt pfet_03v3 25656 8493 25657 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 8493 24762 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 24193 8493 24194 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23625 8493 23626 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23057 8493 23058 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 22219 8493 22220 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21651 8493 21652 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21083 8493 21084 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 20245 8493 20246 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19677 8493 19678 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19109 8493 19110 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 18541 8493 18542 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 17646 8493 17647 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 9797 25657 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 9797 24762 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 24193 9797 24194 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 23625 9797 23626 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 23057 9797 23058 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 22219 9797 22220 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 21651 9797 21652 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 21083 9797 21084 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 20245 9797 20246 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 19677 9797 19678 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 19109 9797 19110 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 18541 9797 18542 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 17646 9797 17647 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 10783 25657 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 10783 24762 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 24193 10783 24194 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 23625 10783 23626 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 23057 10783 23058 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 22219 10783 22220 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 21651 10783 21652 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 21083 10783 21084 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 20245 10783 20246 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 19677 10783 19678 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 19109 10783 19110 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 18541 10783 18542 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 17646 10783 17647 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 12067 25657 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 12067 24762 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 24193 12067 24194 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 23625 12067 23626 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 23057 12067 23058 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 22219 12067 22220 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 21651 12067 21652 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 21083 12067 21084 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 20245 12067 20246 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 19677 12067 19678 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 19109 12067 19110 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 18541 12067 18542 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 17646 12067 17647 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 13053 25657 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 13053 24762 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 24193 13053 24194 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 23625 13053 23626 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 23057 13053 23058 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 22219 13053 22220 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 21651 13053 21652 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 21083 13053 21084 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 20245 13053 20246 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 19677 13053 19678 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 19109 13053 19110 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 18541 13053 18542 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 17646 13053 17647 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 25656 14357 25657 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 24761 14357 24762 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 24193 14357 24194 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23625 14357 23626 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 23057 14357 23058 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 22219 14357 22220 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21651 14357 21652 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 21083 14357 21084 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 20245 14357 20246 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19677 14357 19678 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 19109 14357 19110 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 18541 14357 18542 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 17646 14357 17647 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 8493 16551 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 8493 15656 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 15087 8493 15088 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 14519 8493 14520 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 13951 8493 13952 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 13113 8493 13114 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 12545 8493 12546 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 11977 8493 11978 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 11139 8493 11140 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10571 8493 10572 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10003 8493 10004 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 9435 8493 9436 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 8540 8493 8541 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 9797 16551 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 9797 15656 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 15087 9797 15088 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 14519 9797 14520 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 13951 9797 13952 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 13113 9797 13114 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 12545 9797 12546 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 11977 9797 11978 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 11139 9797 11140 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 10571 9797 10572 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 10003 9797 10004 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 9435 9797 9436 9798 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 8540 9797 8541 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 10783 16551 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 10783 15656 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 15087 10783 15088 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 14519 10783 14520 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 13951 10783 13952 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 13113 10783 13114 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 12545 10783 12546 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 11977 10783 11978 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 11139 10783 11140 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 10571 10783 10572 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 10003 10783 10004 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 9435 10783 9436 10784 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 8540 10783 8541 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 12067 16551 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 12067 15656 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 15087 12067 15088 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 14519 12067 14520 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 13951 12067 13952 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 13113 12067 13114 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 12545 12067 12546 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 11977 12067 11978 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 11139 12067 11140 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 10571 12067 10572 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 10003 12067 10004 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 9435 12067 9436 12068 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 8540 12067 8541 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 13053 16551 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 13053 15656 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 15087 13053 15088 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 14519 13053 14520 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 13951 13053 13952 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 13113 13053 13114 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_4054#" 400 52000,1060
device msubckt pfet_03v3 12545 13053 12546 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_4054#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 11977 13053 11978 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_9305_4054#" 400 33600,568
device msubckt pfet_03v3 11139 13053 11140 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 52000,1060
device msubckt pfet_03v3 10571 13053 10572 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 10003 13053 10004 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_9305_3068#" 400 33600,568
device msubckt pfet_03v3 9435 13053 9436 13054 l=400 w=400 "FC_top_0.AVDD" "a_9305_n11560#" 800 0 "a_9305_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 8540 13053 8541 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 16550 14357 16551 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 15655 14357 15656 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 15087 14357 15088 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 14519 14357 14520 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 13951 14357 13952 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 13113 14357 13114 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 12545 14357 12546 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 11977 14357 11978 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 11139 14357 11140 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10571 14357 10572 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 10003 14357 10004 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 9435 14357 9436 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 8540 14357 8541 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 8493 6271 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 8493 5376 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4807 8493 4808 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4239 8493 4240 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 3671 8493 3672 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 2833 8493 2834 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 2265 8493 2266 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 1697 8493 1698 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 859 8493 860 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 291 8493 292 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -277 8493 -276 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -845 8493 -844 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1740 8493 -1739 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 9797 6271 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 9797 5376 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 4807 9797 4808 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 4239 9797 4240 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 3671 9797 3672 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 2833 9797 2834 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 2265 9797 2266 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 1697 9797 1698 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 859 9797 860 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 291 9797 292 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -277 9797 -276 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -845 9797 -844 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -1740 9797 -1739 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 10783 6271 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 10783 5376 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 4807 10783 4808 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 4239 10783 4240 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 3671 10783 3672 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 2833 10783 2834 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 2265 10783 2266 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 1697 10783 1698 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 859 10783 860 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 291 10783 292 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -277 10783 -276 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -845 10783 -844 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -1740 10783 -1739 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 12067 6271 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 12067 5376 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 4807 12067 4808 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 4239 12067 4240 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 3671 12067 3672 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 2833 12067 2834 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 2265 12067 2266 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 1697 12067 1698 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 859 12067 860 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 291 12067 292 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -277 12067 -276 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -845 12067 -844 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -1740 12067 -1739 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 13053 6271 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 13053 5376 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 4807 13053 4808 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 4239 13053 4240 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 3671 13053 3672 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 2833 13053 2834 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 2265 13053 2266 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 1697 13053 1698 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 859 13053 860 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 291 13053 292 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -277 13053 -276 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -845 13053 -844 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -1740 13053 -1739 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 6270 14357 6271 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 5375 14357 5376 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4807 14357 4808 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 4239 14357 4240 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 3671 14357 3672 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 2833 14357 2834 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 2265 14357 2266 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 1697 14357 1698 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 859 14357 860 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 291 14357 292 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -277 14357 -276 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -845 14357 -844 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -1740 14357 -1739 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 8493 -2835 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 8493 -3730 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4299 8493 -4298 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4867 8493 -4866 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5435 8493 -5434 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -6273 8493 -6272 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6841 8493 -6840 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7409 8493 -7408 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8247 8493 -8246 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -8815 8493 -8814 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9383 8493 -9382 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9951 8493 -9950 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -10846 8493 -10845 8494 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 9797 -2835 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 9797 -3730 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -4299 9797 -4298 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4867 9797 -4866 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -5435 9797 -5434 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -6273 9797 -6272 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 52000,1060
device msubckt pfet_03v3 -6841 9797 -6840 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -7409 9797 -7408 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -8247 9797 -8246 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -8815 9797 -8814 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -9383 9797 -9382 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9951 9797 -9950 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -10846 9797 -10845 9798 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 10783 -2835 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 10783 -3730 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -4299 10783 -4298 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4867 10783 -4866 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -5435 10783 -5434 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -6273 10783 -6272 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -6841 10783 -6840 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7409 10783 -7408 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -8247 10783 -8246 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -8815 10783 -8814 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -9383 10783 -9382 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9951 10783 -9950 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -10846 10783 -10845 10784 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 12067 -2835 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 12067 -3730 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -4299 12067 -4298 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4867 12067 -4866 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -5435 12067 -5434 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -6273 12067 -6272 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -6841 12067 -6840 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7409 12067 -7408 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -8247 12067 -8246 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -8815 12067 -8814 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -9383 12067 -9382 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9951 12067 -9950 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -10846 12067 -10845 12068 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 13053 -2835 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 13053 -3730 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -4299 13053 -4298 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -4867 13053 -4866 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -5435 13053 -5434 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -6273 13053 -6272 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -6841 13053 -6840 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -7409 13053 -7408 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 52000,1060 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -8247 13053 -8246 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 52000,1060
device msubckt pfet_03v3 -8815 13053 -8814 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 33600,568 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -9383 13053 -9382 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "FC_top_0.AVDD" 400 33600,568 "a_n10081_3068#" 400 33600,568
device msubckt pfet_03v3 -9951 13053 -9950 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.IREF" 800 0 "a_n10081_3068#" 400 52000,1060 "FC_top_0.AVDD" 400 33600,568
device msubckt pfet_03v3 -10846 13053 -10845 13054 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -2836 14357 -2835 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -3731 14357 -3730 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4299 14357 -4298 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -4867 14357 -4866 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -5435 14357 -5434 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -6273 14357 -6272 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -6841 14357 -6840 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -7409 14357 -7408 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -8247 14357 -8246 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -8815 14357 -8814 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9383 14357 -9382 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 33600,568
device msubckt pfet_03v3 -9951 14357 -9950 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
device msubckt pfet_03v3 -10846 14357 -10845 14358 l=400 w=400 "FC_top_0.AVDD" "FC_top_0.AVDD" 800 0 "FC_top_0.AVDD" 0 0 "FC_top_0.AVDD" 800 52000,1060
