do../compile.do
# invalid command name "do../compile.do"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 18:07:39 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 18:07:39 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 18:07:40 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 18:07:40 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 18:07:40 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 18:07:40 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 18:07:41 on Feb 26,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/yoursubentity1.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../source/yoursubentity1.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 18:07:41 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./../compile.do line 9
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/yoursubentity1.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:06:27 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 08:06:28 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:06:28 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 08:06:28 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:06:29 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 08:06:29 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:06:29 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/yoursubentity1.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../source/yoursubentity1.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 08:06:29 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./../compile.do line 9
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/yoursubentity1.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:09:21 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 08:09:22 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:09:22 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 08:09:22 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:09:22 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 08:09:23 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:09:23 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 08:09:23 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:09:23 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 08:09:24 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:09:24 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../source/bus_hex2sevseg.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 08:09:24 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./../compile.do line 12
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd"
di ../compile.do
# ambiguous command name "di": dict directoryDialog directory_image disable disablebp disablebp_image divTime
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:29 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 08:13:30 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:30 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 08:13:30 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:31 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 08:13:31 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:31 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 08:13:32 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:32 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 08:13:32 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:33 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 08:13:33 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:33 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 08:13:33 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:33 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 08:13:34 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:34 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 08:13:34 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:34 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 08:13:35 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:35 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 08:13:35 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:35 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 08:13:36 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:36 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 08:13:36 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:36 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 08:13:37 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:37 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 08:13:37 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:38 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 08:13:38 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:38 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 08:13:39 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:39 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 08:13:39 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:13:39 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/yoursubentity1.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../source/yoursubentity1.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 08:13:39 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./../compile.do line 25
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/yoursubentity1.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:17 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 08:17:17 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:17 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 08:17:18 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:18 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 08:17:18 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:18 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 08:17:19 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:19 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 08:17:19 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:20 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 08:17:20 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:20 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 08:17:20 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:21 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 08:17:21 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:21 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 08:17:22 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:22 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 08:17:22 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:22 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 08:17:22 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:23 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 08:17:23 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:23 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 08:17:23 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:24 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 08:17:24 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:24 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 08:17:24 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:25 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 08:17:25 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:25 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 08:17:25 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:26 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 08:17:26 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:17:26 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/yoursubentity1.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../source/yoursubentity1.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 08:17:26 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
# Error in macro ./../compile.do line 25
# C:/Modeltech_pe_edu_10.4a/win32pe_edu/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/yoursubentity1.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:45 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 08:43:46 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:46 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 08:43:46 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:46 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 08:43:47 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:47 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 08:43:47 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:47 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 08:43:48 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:48 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 08:43:48 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:48 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 08:43:49 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:49 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 08:43:49 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:49 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 08:43:50 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:50 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 08:43:50 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:50 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 08:43:51 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:51 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 08:43:51 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:51 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 08:43:52 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:52 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 08:43:52 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:52 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 08:43:53 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:53 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 08:43:53 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:53 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 08:43:54 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:54 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 08:43:54 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:54 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 08:43:55 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 08:43:55 on Feb 27,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 08:43:55 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 08:43:57 on Feb 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Error: Cannot open macro file: ./wave.do
# Error in macro ./../compile.do line 32
# Cannot open macro file: ./wave.do
#     while executing
# "do ./wave.do"
add wave -position insertpoint  \
sim:/synthi_top_tb/CLOCK_50
add wave -position insertpoint  \
sim:/synthi_top_tb/KEY_0
add wave -position insertpoint  \
sim:/synthi_top_tb/USB_TXD
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/sig_baud_tick
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst11/parallel_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst3/start_bit
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst5/count
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/rx_data_rdy
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/rx_data
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
add wave -position insertpoint  \
sim:/synthi_top_tb/HEX0
add wave -position insertpoint  \
sim:/synthi_top_tb/HEX1
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 212560 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 27
#    Time: 212560 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 212560 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 27
#    Time: 212560 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 212560 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 27
#    Time: 212560 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 13 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 212560 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 27
#    Time: 212560 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 13 SENT TO DUT
# 14 SENT TO DUT
# 15 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 28
#    Time: 420880 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 29
#    Time: 420880 ns  Iteration: 0  Instance: /synthi_top_tb
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:20 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:26:21 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:21 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:26:22 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:22 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:26:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:22 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 13:26:23 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:23 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 13:26:23 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:23 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 13:26:24 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:24 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 13:26:24 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:24 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 13:26:25 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:25 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 13:26:25 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:25 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:26:26 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:26 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 13:26:26 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:26 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 13:26:27 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:27 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 13:26:27 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:27 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 13:26:28 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:28 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:26:28 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:29 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:26:29 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:29 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 13:26:29 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:30 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 13:26:30 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:30 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:26:31 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:26:31 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:26:31 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:26:48 on Feb 29,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 13 SENT TO DUT
# ERROR: Received: 0x03 Expected: 0x02
# 14 SENT TO DUT
# 15 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst14/seg_o
add wave -position insertpoint sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst15/*
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 13 SENT TO DUT
# ERROR: Received: 0x03 Expected: 0x02
# 14 SENT TO DUT
# 15 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 13 SENT TO DUT
# ERROR: Received: 0x03 Expected: 0x02
# 14 SENT TO DUT
# 15 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:22 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:43:23 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:23 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:43:24 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:24 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:43:24 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:25 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 13:43:25 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:25 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 13:43:26 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:26 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 13:43:26 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:26 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 13:43:27 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:27 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 13:43:27 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:28 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 13:43:28 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:28 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:43:29 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:29 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 13:43:30 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:30 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 13:43:30 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:30 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 13:43:31 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:31 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 13:43:32 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:32 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:43:32 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:32 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:43:33 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:33 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 13:43:34 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:34 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 13:43:34 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:35 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:43:35 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:43:35 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:43:36 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:43:54 on Feb 29,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 13 SENT TO DUT
# ERROR: Received: 0x03 Expected: 0x02
# 14 SENT TO DUT
# 15 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:11 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:57:11 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:11 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:57:12 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:12 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:57:12 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:13 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 13:57:13 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:13 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 13:57:14 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:14 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 13:57:14 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:14 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 13:57:15 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:15 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 13:57:15 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:15 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 13:57:16 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:16 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:57:16 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:16 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 13:57:17 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:17 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 13:57:17 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:17 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 13:57:18 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:18 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 13:57:19 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:19 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:57:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:19 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:57:20 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:20 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 13:57:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:20 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 13:57:21 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:21 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:57:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:57:21 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:57:22 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:57:37 on Feb 29,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 23
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 24
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:12 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:59:12 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:12 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:59:13 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:13 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:59:13 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:13 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 13:59:14 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:14 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 13:59:14 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:14 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 13:59:15 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:15 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 13:59:15 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:15 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 13:59:16 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:16 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 13:59:16 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:16 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:59:17 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:17 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 13:59:17 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:17 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 13:59:18 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:18 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 13:59:18 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:18 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 13:59:19 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:19 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:59:19 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:19 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:59:20 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:20 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 13:59:20 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:20 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 13:59:21 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:21 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:59:21 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:59:22 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:59:22 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:59:37 on Feb 29,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 23
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 24
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:50 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:03:50 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:50 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:03:51 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:51 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:03:52 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:52 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 14:03:52 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:52 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 14:03:53 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:53 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 14:03:53 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:53 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 14:03:54 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:54 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 14:03:54 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:54 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 14:03:55 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:55 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 14:03:55 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:55 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 14:03:56 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:56 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 14:03:56 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:56 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 14:03:57 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:57 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 14:03:57 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:57 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 14:03:58 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:58 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 14:03:58 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:58 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 14:03:59 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:59 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 14:03:59 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:03:59 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 14:04:00 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 14:04:00 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 14:04:00 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 14:04:15 on Feb 29,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 23
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 24
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/parallel_in
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/hex_lsb_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/hex_msb_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 23
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 24
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst11/parallel_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/parallel_in
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst3/parallel_data
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/ser_data_i
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst11/serial_in
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 23
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 24
#    Time: 104560 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/hex_lsb_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/hex_msb_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst14/data_in
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst15/data_in
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/seg0_o
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/seg1_o
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 24
#    Time: 208720 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 25
#    Time: 208720 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:02 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 17:15:02 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:02 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 17:15:03 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:03 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 17:15:04 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:04 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 17:15:04 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:04 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 17:15:05 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:05 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 17:15:05 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:05 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 17:15:06 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:06 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 17:15:06 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:06 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 17:15:07 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:07 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 17:15:07 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:07 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 17:15:08 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:08 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 17:15:08 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:08 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 17:15:08 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:09 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 17:15:09 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:09 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 17:15:10 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:10 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 17:15:10 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:10 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 17:15:11 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:11 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 17:15:11 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:11 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 17:15:12 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:15:12 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 17:15:12 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:15:28 on Feb 29,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# ERROR: Received: 0x02 Expected: 0x12
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 25
#    Time: 208720 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 208720 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/seg0_o
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/seg1_o
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/sig_seg_out_1
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/sig_seg_out_2
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/sig_hex_msb_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/sig_hex_lsb_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/hex_lsb_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/hex_msb_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/parallel_in
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst11/parallel_out
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst14/data_in
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst14/seg_o
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst15/data_in
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst15/seg_o
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# ERROR: Received: 0x02 Expected: 0x12
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 25
#    Time: 208720 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 26
#    Time: 208720 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# 12 SENT TO DUT
# 66 SENT TO DUT
# ERROR: Received: 0x06 Expected: 0x12
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 27
#    Time: 417040 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 28
#    Time: 417040 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/b2v_inst/data_valid
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# 12 SENT TO DUT
# 66 SENT TO DUT
# ERROR: Received: 0x06 Expected: 0x12
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 27
#    Time: 417040 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 28
#    Time: 417040 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# 12 SENT TO DUT
# 66 SENT TO DUT
# ERROR: Received: 0x06 Expected: 0x12
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 27
#    Time: 417040 ns  Iteration: 0  Instance: /synthi_top_tb
# ** Error: NO MATCHING COMMAND FOUND IN 'testcase.dat' AT LINE: 28
#    Time: 417040 ns  Iteration: 0  Instance: /synthi_top_tb
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:38 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 17:46:39 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:39 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 17:46:39 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:39 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 17:46:40 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:40 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 17:46:40 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:41 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 17:46:41 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:41 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 17:46:42 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:42 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 17:46:42 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:42 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 17:46:43 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:43 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 17:46:43 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:43 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 17:46:44 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:44 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 17:46:44 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:44 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 17:46:45 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:45 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 17:46:45 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:45 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 17:46:46 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:46 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 17:46:46 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:46 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 17:46:47 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:47 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 17:46:47 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:47 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 17:46:48 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:48 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 17:46:48 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 17:46:48 on Feb 29,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 17:46:49 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:47:06 on Feb 29,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# 12 SENT TO DUT
# 66 SENT TO DUT
# ERROR: Received: 0x06 Expected: 0x12
# ERROR: Received: 0x06 Expected: 0x07
# ERROR: Received: 0x06 Expected: 0x03
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: Received: 0x00 Expected: 0x12
# ERROR: Received: 0x00 Expected: 0x07
# ERROR: Received: 0x00 Expected: 0x03
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:16:57 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:16:57 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:16:58 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:16:58 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:16:58 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:16:59 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:16:59 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 13:16:59 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:16:59 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 13:17:00 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:00 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 13:17:00 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:00 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 13:17:01 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:01 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 13:17:01 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:01 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 13:17:02 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:02 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:17:02 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:03 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 13:17:03 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:03 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 13:17:04 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:04 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 13:17:04 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:04 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 13:17:05 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:05 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:17:05 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:05 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:17:06 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:06 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 13:17:06 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:06 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 13:17:07 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:07 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:17:07 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:17:07 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:17:08 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:17:25 on Mar 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: Received: 0x00 Expected: 0x12
# ERROR: Received: 0x00 Expected: 0x07
# ERROR: Received: 0x00 Expected: 0x03
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# 12 SENT TO DUT
# 66 SENT TO DUT
# ERROR: Received: 0x06 Expected: 0x12
# ERROR: Received: 0x06 Expected: 0x07
# ERROR: Received: 0x06 Expected: 0x03
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/rx_data
add wave -position insertpoint  \
sim:/synthi_top_tb/DUT/uart_top_1/rx_data_rdy
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/cyril/Documents/03_Schule/03_ZHAW/03_Semster_2/01_DigitaltechnikProjekt/02_synthi_project/simulations/synthi_top_tb/modelsim/wave.do
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# 12 SENT TO DUT
# 66 SENT TO DUT
# ERROR: Received: 0x06 Expected: 0x12
# ERROR: Received: 0x06 Expected: 0x07
# ERROR: Received: 0x06 Expected: 0x03
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# 42 SENT TO DUT
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: Received: 0x00 Expected: 0x12
# LOGIC HAS BEEN RESET FOR 400 ns
# ERROR: Received: 0x00 Expected: 0x07
# ERROR: Received: 0x00 Expected: 0x03
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 42 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERROR: Received: 0x02 Expected: 0x45
# LOGIC HAS BEEN RESET FOR 400 ns
# 56 SENT TO DUT
# ERROR: Received: 0x06 Expected: 0x07
# ERROR: Received: 0x05 Expected: 0x03
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../restart.do
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 42 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERROR: Received: 0x02 Expected: 0x12
# LOGIC HAS BEEN RESET FOR 400 ns
# 56 SENT TO DUT
# ERROR: Received: 0x06 Expected: 0x05
# ERROR: Received: 0x05 Expected: 0x06
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:29 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:33:29 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:29 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:33:30 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:30 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:33:31 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:31 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 13:33:31 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:31 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 13:33:32 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:32 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 13:33:32 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:32 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 13:33:33 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:33 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 13:33:33 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:33 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 13:33:34 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:34 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:33:34 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:34 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 13:33:35 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:35 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 13:33:35 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:35 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 13:33:36 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:36 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 13:33:36 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:36 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:33:37 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:37 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:33:37 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:37 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 13:33:38 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:38 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 13:33:38 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:39 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:33:39 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:33:39 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:33:39 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:33:57 on Mar 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 42 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERROR: Received: 0x02 Expected: 0x12
# LOGIC HAS BEEN RESET FOR 400 ns
# 56 SENT TO DUT
# ERROR: Received: 0x06 Expected: 0x05
# ERROR: Received: 0x05 Expected: 0x06
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 3 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:01 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:35:01 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:01 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:35:02 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:02 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:35:02 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:02 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 13:35:03 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:03 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 13:35:03 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:03 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 13:35:04 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:04 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 13:35:04 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:04 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 13:35:05 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:05 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 13:35:05 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:05 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:35:06 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:06 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 13:35:06 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:06 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 13:35:07 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:07 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 13:35:07 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:07 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 13:35:08 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:08 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:35:08 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:08 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:35:09 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:09 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 13:35:09 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:09 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 13:35:10 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:10 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:35:10 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:35:11 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:35:11 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:35:26 on Mar 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 42 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERROR: Received: 0x02 Expected: 0x12
# LOGIC HAS BEEN RESET FOR 400 ns
# 56 SENT TO DUT
# DISPLAY OUTPUT O.K., received 0x06
# DISPLAY OUTPUT O.K., received 0x05
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# ERRORS IN SIMULATION: Simulation found 1 failures 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 96
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:49 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:36:50 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:50 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:36:50 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:50 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:36:51 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:51 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 13:36:51 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:51 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 13:36:52 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:52 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bus_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bus_hex2sevseg
# -- Compiling architecture rtl of bus_hex2sevseg
# End time: 13:36:52 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:52 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 13:36:53 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:53 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 13:36:53 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:54 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 13:36:54 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:54 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 13:36:54 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:55 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# ** Warning: ../../../source/modulo_divider.vhd(31): (vcom-1013) Subtype of "ieee.NUMERIC_STD.UNSIGNED" depends on value of signal "width".
# 
# End time: 13:36:55 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:55 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 13:36:55 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:56 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 13:36:56 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:56 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 13:36:56 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:57 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:36:57 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:57 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:36:58 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:58 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 13:36:58 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:58 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture bdf_type of uart_top
# End time: 13:36:59 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:59 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture str of synthi_top
# End time: 13:36:59 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 13:36:59 on Mar 03,2020
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 13:37:00 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 13:37:15 on Mar 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(str)
# Loading work.uart_top(bdf_type)
# Loading work.output_register(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.bus_hex2sevseg(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_XCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_SCLK has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /synthi_top_tb/DUT/AUD_SDAT has no driver.
# 
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/infrastructure_1/signal_checker_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/b2v_inst5
# LOGIC HAS BEEN RESET FOR 400 ns
# 37 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# 42 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
# LOGIC HAS BEEN RESET FOR 400 ns
# 12 SENT TO DUT
# DISPLAY OUTPUT O.K., received 0x02
# LOGIC HAS BEEN RESET FOR 400 ns
# 56 SENT TO DUT
# DISPLAY OUTPUT O.K., received 0x06
# DISPLAY OUTPUT O.K., received 0x05
# SIMULATED FOR 00000060 CLOCKS
# 32 SENT TO DUT
# SIMULATED FOR 00000060 CLOCKS
#  CONGRATULATIONS ALL TESTS PASS 
# Break in Subprogram end_simulation at ../../support/simulation_pkg.vhd line 87
# End time: 09:07:46 on Mar 05,2020, Elapsed time: 43:30:31
# Errors: 0, Warnings: 13
