

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:09:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.547 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2060|     2060|  41.200 us|  41.200 us|  2061|  2061|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                       |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                       |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_fu_52  |mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6  |     1026|     1026|  20.520 us|  20.520 us|  1026|  1026|       no|
        |grp_mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_58  |mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8  |     1026|     1026|  20.520 us|  20.520 us|  1026|  1026|       no|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|     221|     602|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     128|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     6|     296|     730|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_2_max_dsp_1_U4                       |fmul_32ns_32ns_32_2_max_dsp_1                |        0|   3|  128|  135|    0|
    |fptosi_32ns_32_2_no_dsp_1_U5                           |fptosi_32ns_32_2_no_dsp_1                    |        0|   0|    0|    0|    0|
    |grp_mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_fu_52  |mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6  |        0|   0|   25|  160|    0|
    |grp_mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_58  |mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8  |        0|   0|   68|  286|    0|
    |mul_32s_32s_56_1_1_U7                                  |mul_32s_32s_56_1_1                           |        0|   3|    0|   21|    0|
    |sitofp_32ns_32_2_no_dsp_1_U6                           |sitofp_32ns_32_2_no_dsp_1                    |        0|   0|    0|    0|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                             |        0|   6|  221|  602|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |D_s6_26fixp_U  |D_s6_26fixp_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   30|     1|        30720|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        2|  0|   0|    0|  1024|   30|     1|        30720|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |D_s6_26fixp_address0  |  13|          3|   10|         30|
    |D_s6_26fixp_ce0       |  13|          3|    1|          3|
    |D_s6_26fixp_ce1       |   9|          2|    1|          2|
    |D_s6_26fixp_d0        |  13|          3|   30|         90|
    |D_s6_26fixp_we0       |  13|          3|    1|          3|
    |ap_NS_fsm             |  41|         10|    1|         10|
    |grp_fu_64_p0          |  13|          3|   32|         96|
    |grp_fu_64_p1          |  13|          3|   32|         96|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 128|         30|  108|        330|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |   9|   0|    9|          0|
    |grp_mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |grp_mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |mul139_s8_24fixp_reg_121                                            |  32|   0|   32|          0|
    |tmp_1_reg_126                                                       |  32|   0|   32|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  75|   0|   75|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|            mm|  return value|
|gamma      |   in|   32|     ap_none|         gamma|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

