--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52334 paths analyzed, 1284 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.839ns.
--------------------------------------------------------------------------------
Slack:                  9.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.787ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_7
    SLICE_X13Y19.A1      net (fanout=2)        0.916   conditioner3/M_ctr_q[7]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.787ns (2.787ns logic, 8.000ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  9.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.727ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_7
    SLICE_X13Y19.A1      net (fanout=2)        0.916   conditioner3/M_ctr_q[7]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.COUT    Topcyb                0.483   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.727ns (2.923ns logic, 7.804ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  9.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.639ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_3 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_3
    SLICE_X13Y19.A3      net (fanout=2)        0.768   conditioner3/M_ctr_q[3]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.639ns (2.787ns logic, 7.852ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  9.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.638ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_6
    SLICE_X13Y19.A2      net (fanout=2)        0.767   conditioner3/M_ctr_q[6]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.638ns (2.787ns logic, 7.851ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  9.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.577ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_7 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_7
    SLICE_X13Y19.A1      net (fanout=2)        0.916   conditioner3/M_ctr_q[7]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.CMUX    Topcc                 0.495   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y29.CX      net (fanout=1)        0.792   beta_game/alu/M_add_out[6]
    SLICE_X16Y29.CMUX    Tcxc                  0.182   beta_game/M_regs_q_6
                                                       beta_game/alu/Mmux_out144
    SLICE_X16Y32.D3      net (fanout=1)        0.821   beta_game/M_alu_out[6]
    SLICE_X16Y32.CLK     Tas                   0.339   M_beta_game_boardout[6]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.577ns (2.567ns logic, 8.010ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  9.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.583ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_7
    SLICE_X13Y19.A1      net (fanout=2)        0.916   conditioner3/M_ctr_q[7]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X15Y30.D3      net (fanout=5)        0.647   beta_game/M_alu_b<4>2
    SLICE_X15Y30.D       Tilo                  0.259   beta_game/M_regs_q_8
                                                       beta_game/M_alu_b<8>1
    SLICE_X12Y31.A2      net (fanout=4)        0.973   beta_game/M_alu_b[8]
    SLICE_X12Y31.BMUX    Topab                 0.532   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<8>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.583ns (2.686ns logic, 7.897ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  9.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.582ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.296 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_13 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_13
    SLICE_X11Y18.B2      net (fanout=2)        1.238   conditioner3/M_ctr_q[13]
    SLICE_X11Y18.B       Tilo                  0.259   M_last_q_3
                                                       conditioner3/out3
    SLICE_X13Y19.B3      net (fanout=3)        1.045   out2_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.582ns (2.787ns logic, 7.795ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  9.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.579ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_3 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_3
    SLICE_X13Y19.A3      net (fanout=2)        0.768   conditioner3/M_ctr_q[3]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.COUT    Topcyb                0.483   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.579ns (2.923ns logic, 7.656ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  9.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.578ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.CQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_2
    SLICE_X13Y19.A4      net (fanout=2)        0.707   conditioner3/M_ctr_q[2]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.578ns (2.787ns logic, 7.791ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  9.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.578ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_6
    SLICE_X13Y19.A2      net (fanout=2)        0.767   conditioner3/M_ctr_q[6]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.COUT    Topcyb                0.483   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.578ns (2.923ns logic, 7.655ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  9.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.517ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_7 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_7
    SLICE_X13Y19.A1      net (fanout=2)        0.916   conditioner3/M_ctr_q[7]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.CMUX    Topbc                 0.650   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y29.CX      net (fanout=1)        0.792   beta_game/alu/M_add_out[6]
    SLICE_X16Y29.CMUX    Tcxc                  0.182   beta_game/M_regs_q_6
                                                       beta_game/alu/Mmux_out144
    SLICE_X16Y32.D3      net (fanout=1)        0.821   beta_game/M_alu_out[6]
    SLICE_X16Y32.CLK     Tas                   0.339   M_beta_game_boardout[6]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.517ns (2.703ns logic, 7.814ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  9.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.522ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.296 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_13 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_13
    SLICE_X11Y18.B2      net (fanout=2)        1.238   conditioner3/M_ctr_q[13]
    SLICE_X11Y18.B       Tilo                  0.259   M_last_q_3
                                                       conditioner3/out3
    SLICE_X13Y19.B3      net (fanout=3)        1.045   out2_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.COUT    Topcyb                0.483   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.522ns (2.923ns logic, 7.599ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  9.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.518ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.CQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_2
    SLICE_X13Y19.A4      net (fanout=2)        0.707   conditioner3/M_ctr_q[2]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.COUT    Topcyb                0.483   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.518ns (2.923ns logic, 7.595ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  9.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.505ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_7 to beta_game/board/M_regs_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_7
    SLICE_X13Y19.A1      net (fanout=2)        0.916   conditioner3/M_ctr_q[7]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.AMUX    Tcina                 0.220   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y30.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[8]
    SLICE_X15Y30.C       Tilo                  0.259   beta_game/M_regs_q_8
                                                       beta_game/alu/Mmux_out165
    SLICE_X16Y30.B3      net (fanout=1)        0.623   beta_game/M_alu_out[8]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data151
                                                       beta_game/board/M_regs_q_8
    -------------------------------------------------  ---------------------------
    Total                                     10.505ns (2.697ns logic, 7.808ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  9.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.445ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_7 to beta_game/board/M_regs_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_7
    SLICE_X13Y19.A1      net (fanout=2)        0.916   conditioner3/M_ctr_q[7]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.COUT    Topcyb                0.483   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.AMUX    Tcina                 0.220   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y30.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[8]
    SLICE_X15Y30.C       Tilo                  0.259   beta_game/M_regs_q_8
                                                       beta_game/alu/Mmux_out165
    SLICE_X16Y30.B3      net (fanout=1)        0.623   beta_game/M_alu_out[8]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data151
                                                       beta_game/board/M_regs_q_8
    -------------------------------------------------  ---------------------------
    Total                                     10.445ns (2.833ns logic, 7.612ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  9.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.429ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_3 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_3
    SLICE_X13Y19.A3      net (fanout=2)        0.768   conditioner3/M_ctr_q[3]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.CMUX    Topcc                 0.495   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y29.CX      net (fanout=1)        0.792   beta_game/alu/M_add_out[6]
    SLICE_X16Y29.CMUX    Tcxc                  0.182   beta_game/M_regs_q_6
                                                       beta_game/alu/Mmux_out144
    SLICE_X16Y32.D3      net (fanout=1)        0.821   beta_game/M_alu_out[6]
    SLICE_X16Y32.CLK     Tas                   0.339   M_beta_game_boardout[6]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.429ns (2.567ns logic, 7.862ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  9.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.428ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_6 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_6
    SLICE_X13Y19.A2      net (fanout=2)        0.767   conditioner3/M_ctr_q[6]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.CMUX    Topcc                 0.495   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y29.CX      net (fanout=1)        0.792   beta_game/alu/M_add_out[6]
    SLICE_X16Y29.CMUX    Tcxc                  0.182   beta_game/M_regs_q_6
                                                       beta_game/alu/Mmux_out144
    SLICE_X16Y32.D3      net (fanout=1)        0.821   beta_game/M_alu_out[6]
    SLICE_X16Y32.CLK     Tas                   0.339   M_beta_game_boardout[6]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.428ns (2.567ns logic, 7.861ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  9.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.435ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_3 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_3
    SLICE_X13Y19.A3      net (fanout=2)        0.768   conditioner3/M_ctr_q[3]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X15Y30.D3      net (fanout=5)        0.647   beta_game/M_alu_b<4>2
    SLICE_X15Y30.D       Tilo                  0.259   beta_game/M_regs_q_8
                                                       beta_game/M_alu_b<8>1
    SLICE_X12Y31.A2      net (fanout=4)        0.973   beta_game/M_alu_b[8]
    SLICE_X12Y31.BMUX    Topab                 0.532   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<8>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.435ns (2.686ns logic, 7.749ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  9.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.434ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_6
    SLICE_X13Y19.A2      net (fanout=2)        0.767   conditioner3/M_ctr_q[6]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X15Y30.D3      net (fanout=5)        0.647   beta_game/M_alu_b<4>2
    SLICE_X15Y30.D       Tilo                  0.259   beta_game/M_regs_q_8
                                                       beta_game/M_alu_b<8>1
    SLICE_X12Y31.A2      net (fanout=4)        0.973   beta_game/M_alu_b[8]
    SLICE_X12Y31.BMUX    Topab                 0.532   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<8>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.434ns (2.686ns logic, 7.748ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  9.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.401ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_7 to beta_game/board/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_7
    SLICE_X13Y19.A1      net (fanout=2)        0.916   conditioner3/M_ctr_q[7]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.BMUX    Topbb                 0.464   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X18Y29.CX      net (fanout=1)        0.762   beta_game/alu/M_add_out[5]
    SLICE_X18Y29.CMUX    Tcxc                  0.192   M_beta_game_levelout[5]
                                                       beta_game/alu/Mmux_out134
    SLICE_X16Y32.C3      net (fanout=1)        0.911   beta_game/M_alu_out[5]
    SLICE_X16Y32.CLK     Tas                   0.339   M_beta_game_boardout[6]
                                                       beta_game/Mmux_M_board_data121
                                                       beta_game/board/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                     10.401ns (2.527ns logic, 7.874ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  9.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.372ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.689 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_13 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_13
    SLICE_X11Y18.B2      net (fanout=2)        1.238   conditioner3/M_ctr_q[13]
    SLICE_X11Y18.B       Tilo                  0.259   M_last_q_3
                                                       conditioner3/out3
    SLICE_X13Y19.B3      net (fanout=3)        1.045   out2_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.CMUX    Topcc                 0.495   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y29.CX      net (fanout=1)        0.792   beta_game/alu/M_add_out[6]
    SLICE_X16Y29.CMUX    Tcxc                  0.182   beta_game/M_regs_q_6
                                                       beta_game/alu/Mmux_out144
    SLICE_X16Y32.D3      net (fanout=1)        0.821   beta_game/M_alu_out[6]
    SLICE_X16Y32.CLK     Tas                   0.339   M_beta_game_boardout[6]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.372ns (2.567ns logic, 7.805ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  9.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.369ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_3 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_3
    SLICE_X13Y19.A3      net (fanout=2)        0.768   conditioner3/M_ctr_q[3]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.CMUX    Topbc                 0.650   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y29.CX      net (fanout=1)        0.792   beta_game/alu/M_add_out[6]
    SLICE_X16Y29.CMUX    Tcxc                  0.182   beta_game/M_regs_q_6
                                                       beta_game/alu/Mmux_out144
    SLICE_X16Y32.D3      net (fanout=1)        0.821   beta_game/M_alu_out[6]
    SLICE_X16Y32.CLK     Tas                   0.339   M_beta_game_boardout[6]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.369ns (2.703ns logic, 7.666ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  9.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.368ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_2 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.CQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_2
    SLICE_X13Y19.A4      net (fanout=2)        0.707   conditioner3/M_ctr_q[2]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.CMUX    Topcc                 0.495   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y29.CX      net (fanout=1)        0.792   beta_game/alu/M_add_out[6]
    SLICE_X16Y29.CMUX    Tcxc                  0.182   beta_game/M_regs_q_6
                                                       beta_game/alu/Mmux_out144
    SLICE_X16Y32.D3      net (fanout=1)        0.821   beta_game/M_alu_out[6]
    SLICE_X16Y32.CLK     Tas                   0.339   M_beta_game_boardout[6]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.368ns (2.567ns logic, 7.801ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  9.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.368ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_6 to beta_game/board/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_6
    SLICE_X13Y19.A2      net (fanout=2)        0.767   conditioner3/M_ctr_q[6]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X18Y29.B5      net (fanout=5)        0.672   beta_game/M_alu_b<4>2
    SLICE_X18Y29.B       Tilo                  0.235   M_beta_game_levelout[5]
                                                       beta_game/M_alu_b<5>1
    SLICE_X12Y30.B4      net (fanout=5)        0.852   beta_game/M_alu_b[5]
    SLICE_X12Y30.CMUX    Topbc                 0.650   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<5>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y29.CX      net (fanout=1)        0.792   beta_game/alu/M_add_out[6]
    SLICE_X16Y29.CMUX    Tcxc                  0.182   beta_game/M_regs_q_6
                                                       beta_game/alu/Mmux_out144
    SLICE_X16Y32.D3      net (fanout=1)        0.821   beta_game/M_alu_out[6]
    SLICE_X16Y32.CLK     Tas                   0.339   M_beta_game_boardout[6]
                                                       beta_game/Mmux_M_board_data131
                                                       beta_game/board/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.368ns (2.703ns logic, 7.665ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  9.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.378ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.296 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_13 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y19.BQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_13
    SLICE_X11Y18.B2      net (fanout=2)        1.238   conditioner3/M_ctr_q[13]
    SLICE_X11Y18.B       Tilo                  0.259   M_last_q_3
                                                       conditioner3/out3
    SLICE_X13Y19.B3      net (fanout=3)        1.045   out2_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X15Y30.D3      net (fanout=5)        0.647   beta_game/M_alu_b<4>2
    SLICE_X15Y30.D       Tilo                  0.259   beta_game/M_regs_q_8
                                                       beta_game/M_alu_b<8>1
    SLICE_X12Y31.A2      net (fanout=4)        0.973   beta_game/M_alu_b[8]
    SLICE_X12Y31.BMUX    Topab                 0.532   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<8>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.378ns (2.686ns logic, 7.692ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  9.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.374ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.CQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_2
    SLICE_X13Y19.A4      net (fanout=2)        0.707   conditioner3/M_ctr_q[2]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X15Y30.D3      net (fanout=5)        0.647   beta_game/M_alu_b<4>2
    SLICE_X15Y30.D       Tilo                  0.259   beta_game/M_regs_q_8
                                                       beta_game/M_alu_b<8>1
    SLICE_X12Y31.A2      net (fanout=4)        0.973   beta_game/M_alu_b[8]
    SLICE_X12Y31.BMUX    Topab                 0.532   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_lut<8>
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.374ns (2.686ns logic, 7.688ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  9.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.357ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_3 to beta_game/board/M_regs_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.525   conditioner3/M_ctr_q[3]
                                                       conditioner3/M_ctr_q_3
    SLICE_X13Y19.A3      net (fanout=2)        0.768   conditioner3/M_ctr_q[3]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.AMUX    Tcina                 0.220   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y30.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[8]
    SLICE_X15Y30.C       Tilo                  0.259   beta_game/M_regs_q_8
                                                       beta_game/alu/Mmux_out165
    SLICE_X16Y30.B3      net (fanout=1)        0.623   beta_game/M_alu_out[8]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data151
                                                       beta_game/board/M_regs_q_8
    -------------------------------------------------  ---------------------------
    Total                                     10.357ns (2.697ns logic, 7.660ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  9.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.357ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.297 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_7 to beta_game/board/M_regs_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.DQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_7
    SLICE_X13Y19.A1      net (fanout=2)        0.916   conditioner3/M_ctr_q[7]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.DMUX    Tcind                 0.320   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y31.A1      net (fanout=1)        0.563   beta_game/alu/M_add_out[11]
    SLICE_X13Y31.A       Tilo                  0.259   beta_game/M_regs_q_13
                                                       beta_game/alu/Mmux_out45
    SLICE_X15Y31.A3      net (fanout=1)        0.563   beta_game/M_alu_out[11]
    SLICE_X15Y31.CLK     Tas                   0.373   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data31
                                                       beta_game/board/M_regs_q_11
    -------------------------------------------------  ---------------------------
    Total                                     10.357ns (2.831ns logic, 7.526ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  9.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.356ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_6 to beta_game/board/M_regs_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_6
    SLICE_X13Y19.A2      net (fanout=2)        0.767   conditioner3/M_ctr_q[6]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.AMUX    Tcina                 0.220   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y30.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[8]
    SLICE_X15Y30.C       Tilo                  0.259   beta_game/M_regs_q_8
                                                       beta_game/alu/Mmux_out165
    SLICE_X16Y30.B3      net (fanout=1)        0.623   beta_game/M_alu_out[8]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data151
                                                       beta_game/board/M_regs_q_8
    -------------------------------------------------  ---------------------------
    Total                                     10.356ns (2.697ns logic, 7.659ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  9.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.326ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.BQ      Tcko                  0.525   conditioner3/M_ctr_q[7]
                                                       conditioner3/M_ctr_q_5
    SLICE_X13Y19.A5      net (fanout=2)        0.455   conditioner3/M_ctr_q[5]
    SLICE_X13Y19.A       Tilo                  0.259   beta_game/N45
                                                       conditioner3/out1
    SLICE_X13Y19.B4      net (fanout=3)        1.572   out_4
    SLICE_X13Y19.B       Tilo                  0.259   beta_game/N45
                                                       edge_detector3/out1
    SLICE_X16Y31.A2      net (fanout=11)       2.189   M_edge_detector3_out
    SLICE_X16Y31.A       Tilo                  0.254   beta_game/M_alu_b[4]
                                                       beta_game/M_alu_b<4>21
    SLICE_X16Y29.B2      net (fanout=5)        0.759   beta_game/M_alu_b<4>2
    SLICE_X16Y29.B       Tilo                  0.254   beta_game/M_regs_q_6
                                                       beta_game/M_alu_b<6>1
    SLICE_X12Y30.C1      net (fanout=5)        0.961   beta_game/M_alu_b[6]
    SLICE_X12Y30.COUT    Topcyc                0.328   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<6>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X12Y31.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X13Y30.A2      net (fanout=1)        0.955   beta_game/alu/M_add_out[9]
    SLICE_X13Y30.A       Tilo                  0.259   beta_game/M_regs_q_10
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y30.C3      net (fanout=1)        0.645   beta_game/M_alu_out[9]
    SLICE_X16Y30.CLK     Tas                   0.339   M_beta_game_boardout[10]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.326ns (2.787ns logic, 7.539ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner6/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_0/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_1/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_2/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_3/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_4/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_5/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_6/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_7/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_8/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_9/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_10/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_11/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_12/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_13/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_14/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_15/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_16/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_17/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_18/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_19/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner0/M_ctr_q[3]/CLK
  Logical resource: conditioner0/M_ctr_q_0/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner0/M_ctr_q[3]/CLK
  Logical resource: conditioner0/M_ctr_q_1/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.839|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 52334 paths, 0 nets, and 1190 connections

Design statistics:
   Minimum period:  10.839ns{1}   (Maximum frequency:  92.259MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec  3 21:51:03 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



