# Digital Logic Design â€“ Verilog

This project simulates basic digital circuits using Verilog HDL. It includes testbenches and waveform outputs for key components.

## Contents
- AND, OR, NOT, XOR Gates
- 4-bit Adder and Subtractor
- Multiplexer and Demultiplexer
- Testbenches

## How to Use
1. Open files in any HDL simulator (like ModelSim or Vivado).
2. Run simulation using the provided testbenches.
3. Observe the waveforms and outputs.

## Author
Karunya Pabolu
