read_verilog -sv ../../common/mux.v
proc
techmap
aigmap
write_aiger result.out
design -reset
read_aiger result.out
