          //Shift Right Logical (SRL) - Test 3
          
          //Test normal shift where register with shift amount contains value (>=16)
          //to make sure shift amount is only obtained from lowest 4 bits
0000 c1af lbi r1, 0xAF
0002 918e slbi r1, 0x8E
0004 c217 lbi r2, 0x17   //7 bit right shift
0006 d14f srl r3, r1, r2  
0008 0000 halt		//r3 should be 0x015F
