
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c80  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08004e10  08004e10  00005e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ed8  08004ed8  000061c8  2**0
                  CONTENTS
  4 .ARM          00000008  08004ed8  08004ed8  00005ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ee0  08004ee0  000061c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ee0  08004ee0  00005ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ee4  08004ee4  00005ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001c8  20000000  08004ee8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000308  200001c8  080050b0  000061c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  080050b0  000064d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000061c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a93d  00000000  00000000  000061f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fdf  00000000  00000000  00010b35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  00012b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000735  00000000  00000000  000134d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000278bb  00000000  00000000  00013c05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba01  00000000  00000000  0003b4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1667  00000000  00000000  00046ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138528  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002eac  00000000  00000000  0013856c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  0013b418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001c8 	.word	0x200001c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004df8 	.word	0x08004df8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001cc 	.word	0x200001cc
 80001cc:	08004df8 	.word	0x08004df8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2uiz>:
 80005e8:	004a      	lsls	r2, r1, #1
 80005ea:	d211      	bcs.n	8000610 <__aeabi_d2uiz+0x28>
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80005f0:	d211      	bcs.n	8000616 <__aeabi_d2uiz+0x2e>
 80005f2:	d50d      	bpl.n	8000610 <__aeabi_d2uiz+0x28>
 80005f4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d40e      	bmi.n	800061c <__aeabi_d2uiz+0x34>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	fa23 f002 	lsr.w	r0, r3, r2
 800060e:	4770      	bx	lr
 8000610:	f04f 0000 	mov.w	r0, #0
 8000614:	4770      	bx	lr
 8000616:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800061a:	d102      	bne.n	8000622 <__aeabi_d2uiz+0x3a>
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	4770      	bx	lr
 8000622:	f04f 0000 	mov.w	r0, #0
 8000626:	4770      	bx	lr

08000628 <ble_init>:
 int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler
 
 /**
  * Initializes the BLE module with appropriate settings
  */
 void ble_init(){
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af02      	add	r7, sp, #8
	 //fetching the reset event
	 rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 800062e:	2006      	movs	r0, #6
 8000630:	f003 fbae 	bl	8003d90 <malloc>
 8000634:	4603      	mov	r3, r0
 8000636:	461a      	mov	r2, r3
 8000638:	4b70      	ldr	r3, [pc, #448]	@ (80007fc <ble_init+0x1d4>)
 800063a:	601a      	str	r2, [r3, #0]
	 int res;
 
	 while(!dataAvailable);
 800063c:	bf00      	nop
 800063e:	4b70      	ldr	r3, [pc, #448]	@ (8000800 <ble_init+0x1d8>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d0fb      	beq.n	800063e <ble_init+0x16>
	 res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 8000646:	4b6d      	ldr	r3, [pc, #436]	@ (80007fc <ble_init+0x1d4>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2106      	movs	r1, #6
 800064c:	4618      	mov	r0, r3
 800064e:	f000 f91f 	bl	8000890 <fetchBleEvent>
 8000652:	6078      	str	r0, [r7, #4]
 
	 if(res==BLE_OK){
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d111      	bne.n	800067e <ble_init+0x56>
	 res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 800065a:	4b68      	ldr	r3, [pc, #416]	@ (80007fc <ble_init+0x1d4>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2206      	movs	r2, #6
 8000660:	4968      	ldr	r1, [pc, #416]	@ (8000804 <ble_init+0x1dc>)
 8000662:	4618      	mov	r0, r3
 8000664:	f000 f99e 	bl	80009a4 <checkEventResp>
 8000668:	6078      	str	r0, [r7, #4]
	 if(res==BLE_OK){
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d106      	bne.n	800067e <ble_init+0x56>
		stackInitCompleteFlag|=0x01;
 8000670:	4b65      	ldr	r3, [pc, #404]	@ (8000808 <ble_init+0x1e0>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	b29a      	uxth	r2, r3
 800067a:	4b63      	ldr	r3, [pc, #396]	@ (8000808 <ble_init+0x1e0>)
 800067c:	801a      	strh	r2, [r3, #0]
	 }
	 }
	 HAL_Delay(10);
 800067e:	200a      	movs	r0, #10
 8000680:	f001 fc68 	bl	8001f54 <HAL_Delay>
	 free(rxEvent);
 8000684:	4b5d      	ldr	r3, [pc, #372]	@ (80007fc <ble_init+0x1d4>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4618      	mov	r0, r3
 800068a:	f003 fb89 	bl	8003da0 <free>
 
	 //INIT GATT
	 if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 800068e:	2300      	movs	r3, #0
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2307      	movs	r3, #7
 8000694:	4a5d      	ldr	r2, [pc, #372]	@ (800080c <ble_init+0x1e4>)
 8000696:	2104      	movs	r1, #4
 8000698:	485d      	ldr	r0, [pc, #372]	@ (8000810 <ble_init+0x1e8>)
 800069a:	f000 fab9 	bl	8000c10 <BLE_command>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d106      	bne.n	80006b2 <ble_init+0x8a>
		stackInitCompleteFlag|=0x02;
 80006a4:	4b58      	ldr	r3, [pc, #352]	@ (8000808 <ble_init+0x1e0>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	f043 0302 	orr.w	r3, r3, #2
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	4b56      	ldr	r3, [pc, #344]	@ (8000808 <ble_init+0x1e0>)
 80006b0:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80006b2:	4b52      	ldr	r3, [pc, #328]	@ (80007fc <ble_init+0x1d4>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f003 fb72 	bl	8003da0 <free>
 
	 //INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	 if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 80006bc:	2303      	movs	r3, #3
 80006be:	9300      	str	r3, [sp, #0]
 80006c0:	2307      	movs	r3, #7
 80006c2:	4a54      	ldr	r2, [pc, #336]	@ (8000814 <ble_init+0x1ec>)
 80006c4:	2107      	movs	r1, #7
 80006c6:	4854      	ldr	r0, [pc, #336]	@ (8000818 <ble_init+0x1f0>)
 80006c8:	f000 faa2 	bl	8000c10 <BLE_command>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d11b      	bne.n	800070a <ble_init+0xe2>
		stackInitCompleteFlag|=0x04;
 80006d2:	4b4d      	ldr	r3, [pc, #308]	@ (8000808 <ble_init+0x1e0>)
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	f043 0304 	orr.w	r3, r3, #4
 80006da:	b29a      	uxth	r2, r3
 80006dc:	4b4a      	ldr	r3, [pc, #296]	@ (8000808 <ble_init+0x1e0>)
 80006de:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 80006e0:	4b46      	ldr	r3, [pc, #280]	@ (80007fc <ble_init+0x1d4>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	3307      	adds	r3, #7
 80006e6:	881b      	ldrh	r3, [r3, #0]
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	4b4c      	ldr	r3, [pc, #304]	@ (800081c <ble_init+0x1f4>)
 80006ec:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 80006ee:	4b43      	ldr	r3, [pc, #268]	@ (80007fc <ble_init+0x1d4>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	3309      	adds	r3, #9
 80006f4:	881b      	ldrh	r3, [r3, #0]
 80006f6:	b29a      	uxth	r2, r3
 80006f8:	4b49      	ldr	r3, [pc, #292]	@ (8000820 <ble_init+0x1f8>)
 80006fa:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 80006fc:	4b3f      	ldr	r3, [pc, #252]	@ (80007fc <ble_init+0x1d4>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	330b      	adds	r3, #11
 8000702:	881b      	ldrh	r3, [r3, #0]
 8000704:	b29a      	uxth	r2, r3
 8000706:	4b47      	ldr	r3, [pc, #284]	@ (8000824 <ble_init+0x1fc>)
 8000708:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 800070a:	4b3c      	ldr	r3, [pc, #240]	@ (80007fc <ble_init+0x1d4>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4618      	mov	r0, r3
 8000710:	f003 fb46 	bl	8003da0 <free>
 
	 //SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	 updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 8000714:	4b44      	ldr	r3, [pc, #272]	@ (8000828 <ble_init+0x200>)
 8000716:	9300      	str	r3, [sp, #0]
 8000718:	2307      	movs	r3, #7
 800071a:	2200      	movs	r2, #0
 800071c:	4940      	ldr	r1, [pc, #256]	@ (8000820 <ble_init+0x1f8>)
 800071e:	483f      	ldr	r0, [pc, #252]	@ (800081c <ble_init+0x1f4>)
 8000720:	f000 fb3c 	bl	8000d9c <updateCharValue>
	 stackInitCompleteFlag|=0x08;
 8000724:	4b38      	ldr	r3, [pc, #224]	@ (8000808 <ble_init+0x1e0>)
 8000726:	881b      	ldrh	r3, [r3, #0]
 8000728:	f043 0308 	orr.w	r3, r3, #8
 800072c:	b29a      	uxth	r2, r3
 800072e:	4b36      	ldr	r3, [pc, #216]	@ (8000808 <ble_init+0x1e0>)
 8000730:	801a      	strh	r2, [r3, #0]
	 free(rxEvent);
 8000732:	4b32      	ldr	r3, [pc, #200]	@ (80007fc <ble_init+0x1d4>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4618      	mov	r0, r3
 8000738:	f003 fb32 	bl	8003da0 <free>
 
	 //INIT AUTH
	 if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 800073c:	2300      	movs	r3, #0
 800073e:	9300      	str	r3, [sp, #0]
 8000740:	2307      	movs	r3, #7
 8000742:	4a3a      	ldr	r2, [pc, #232]	@ (800082c <ble_init+0x204>)
 8000744:	2110      	movs	r1, #16
 8000746:	483a      	ldr	r0, [pc, #232]	@ (8000830 <ble_init+0x208>)
 8000748:	f000 fa62 	bl	8000c10 <BLE_command>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d106      	bne.n	8000760 <ble_init+0x138>
		stackInitCompleteFlag|=0x10;
 8000752:	4b2d      	ldr	r3, [pc, #180]	@ (8000808 <ble_init+0x1e0>)
 8000754:	881b      	ldrh	r3, [r3, #0]
 8000756:	f043 0310 	orr.w	r3, r3, #16
 800075a:	b29a      	uxth	r2, r3
 800075c:	4b2a      	ldr	r3, [pc, #168]	@ (8000808 <ble_init+0x1e0>)
 800075e:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000760:	4b26      	ldr	r3, [pc, #152]	@ (80007fc <ble_init+0x1d4>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4618      	mov	r0, r3
 8000766:	f003 fb1b 	bl	8003da0 <free>
 
	 //SET_TX_LEVEL
	 if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 800076a:	2300      	movs	r3, #0
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	2307      	movs	r3, #7
 8000770:	4a30      	ldr	r2, [pc, #192]	@ (8000834 <ble_init+0x20c>)
 8000772:	2106      	movs	r1, #6
 8000774:	4830      	ldr	r0, [pc, #192]	@ (8000838 <ble_init+0x210>)
 8000776:	f000 fa4b 	bl	8000c10 <BLE_command>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d106      	bne.n	800078e <ble_init+0x166>
		stackInitCompleteFlag|=0x20;
 8000780:	4b21      	ldr	r3, [pc, #132]	@ (8000808 <ble_init+0x1e0>)
 8000782:	881b      	ldrh	r3, [r3, #0]
 8000784:	f043 0320 	orr.w	r3, r3, #32
 8000788:	b29a      	uxth	r2, r3
 800078a:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <ble_init+0x1e0>)
 800078c:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 800078e:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <ble_init+0x1d4>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4618      	mov	r0, r3
 8000794:	f003 fb04 	bl	8003da0 <free>
 
	 //SET SCAN RESPONSE DATA
	 if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 8000798:	2300      	movs	r3, #0
 800079a:	9300      	str	r3, [sp, #0]
 800079c:	2307      	movs	r3, #7
 800079e:	4a27      	ldr	r2, [pc, #156]	@ (800083c <ble_init+0x214>)
 80007a0:	2124      	movs	r1, #36	@ 0x24
 80007a2:	4827      	ldr	r0, [pc, #156]	@ (8000840 <ble_init+0x218>)
 80007a4:	f000 fa34 	bl	8000c10 <BLE_command>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d106      	bne.n	80007bc <ble_init+0x194>
		stackInitCompleteFlag|=0x40;
 80007ae:	4b16      	ldr	r3, [pc, #88]	@ (8000808 <ble_init+0x1e0>)
 80007b0:	881b      	ldrh	r3, [r3, #0]
 80007b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	4b13      	ldr	r3, [pc, #76]	@ (8000808 <ble_init+0x1e0>)
 80007ba:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80007bc:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <ble_init+0x1d4>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f003 faed 	bl	8003da0 <free>
 
	 //This will start the advertisment,
	 setConnectable();
 80007c6:	f000 f9a3 	bl	8000b10 <setConnectable>
 
	 //add the nordic UART service
	 addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 80007ca:	2207      	movs	r2, #7
 80007cc:	491d      	ldr	r1, [pc, #116]	@ (8000844 <ble_init+0x21c>)
 80007ce:	481e      	ldr	r0, [pc, #120]	@ (8000848 <ble_init+0x220>)
 80007d0:	f000 fa6a 	bl	8000ca8 <addService>
 
	 //add the nordic UART charachteristics
	 addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 80007d4:	2310      	movs	r3, #16
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	2314      	movs	r3, #20
 80007da:	4a1a      	ldr	r2, [pc, #104]	@ (8000844 <ble_init+0x21c>)
 80007dc:	491b      	ldr	r1, [pc, #108]	@ (800084c <ble_init+0x224>)
 80007de:	481c      	ldr	r0, [pc, #112]	@ (8000850 <ble_init+0x228>)
 80007e0:	f000 fa9a 	bl	8000d18 <addCharacteristic>
	 addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 80007e4:	2304      	movs	r3, #4
 80007e6:	9300      	str	r3, [sp, #0]
 80007e8:	2314      	movs	r3, #20
 80007ea:	4a16      	ldr	r2, [pc, #88]	@ (8000844 <ble_init+0x21c>)
 80007ec:	4919      	ldr	r1, [pc, #100]	@ (8000854 <ble_init+0x22c>)
 80007ee:	481a      	ldr	r0, [pc, #104]	@ (8000858 <ble_init+0x230>)
 80007f0:	f000 fa92 	bl	8000d18 <addCharacteristic>
 
	 if(stackInitCompleteFlag==255){
	   //turn on led blue if everything was fine
	 //  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	 }
	 return;
 80007f4:	bf00      	nop
 }
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	200002fc 	.word	0x200002fc
 8000800:	20000314 	.word	0x20000314
 8000804:	20000000 	.word	0x20000000
 8000808:	200002fa 	.word	0x200002fa
 800080c:	2000000c 	.word	0x2000000c
 8000810:	20000008 	.word	0x20000008
 8000814:	2000001c 	.word	0x2000001c
 8000818:	20000014 	.word	0x20000014
 800081c:	200001e4 	.word	0x200001e4
 8000820:	200001e8 	.word	0x200001e8
 8000824:	200001ec 	.word	0x200001ec
 8000828:	20000120 	.word	0x20000120
 800082c:	20000034 	.word	0x20000034
 8000830:	20000024 	.word	0x20000024
 8000834:	20000044 	.word	0x20000044
 8000838:	2000003c 	.word	0x2000003c
 800083c:	2000007c 	.word	0x2000007c
 8000840:	20000058 	.word	0x20000058
 8000844:	200002f0 	.word	0x200002f0
 8000848:	20000128 	.word	0x20000128
 800084c:	200002f8 	.word	0x200002f8
 8000850:	20000148 	.word	0x20000148
 8000854:	200002f4 	.word	0x200002f4
 8000858:	20000138 	.word	0x20000138

0800085c <standbyBle>:
 
 void standbyBle() {
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af02      	add	r7, sp, #8
	  //STANDBY MODE
	  if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
 8000862:	2300      	movs	r3, #0
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	2307      	movs	r3, #7
 8000868:	4a06      	ldr	r2, [pc, #24]	@ (8000884 <standbyBle+0x28>)
 800086a:	2104      	movs	r1, #4
 800086c:	4806      	ldr	r0, [pc, #24]	@ (8000888 <standbyBle+0x2c>)
 800086e:	f000 f9cf 	bl	8000c10 <BLE_command>
	  }
	  free(rxEvent);
 8000872:	4b06      	ldr	r3, [pc, #24]	@ (800088c <standbyBle+0x30>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4618      	mov	r0, r3
 8000878:	f003 fa92 	bl	8003da0 <free>
 }
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000050 	.word	0x20000050
 8000888:	2000004c 	.word	0x2000004c
 800088c:	200002fc 	.word	0x200002fc

08000890 <fetchBleEvent>:
 
 int fetchBleEvent(uint8_t *container, int size){
 8000890:	b580      	push	{r7, lr}
 8000892:	b08c      	sub	sp, #48	@ 0x30
 8000894:	af02      	add	r7, sp, #8
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	6039      	str	r1, [r7, #0]
 
   uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 800089a:	4a3d      	ldr	r2, [pc, #244]	@ (8000990 <fetchBleEvent+0x100>)
 800089c:	f107 0318 	add.w	r3, r7, #24
 80008a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008a4:	6018      	str	r0, [r3, #0]
 80008a6:	3304      	adds	r3, #4
 80008a8:	7019      	strb	r1, [r3, #0]
   uint8_t slave_header[5];
 
   //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
   if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80008aa:	2140      	movs	r1, #64	@ 0x40
 80008ac:	4839      	ldr	r0, [pc, #228]	@ (8000994 <fetchBleEvent+0x104>)
 80008ae:	f001 fe51 	bl	8002554 <HAL_GPIO_ReadPin>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d065      	beq.n	8000984 <fetchBleEvent+0xf4>
 
   HAL_Delay(5);
 80008b8:	2005      	movs	r0, #5
 80008ba:	f001 fb4b 	bl	8001f54 <HAL_Delay>
   //PIN_CS of SPI2 LOW
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80008be:	2200      	movs	r2, #0
 80008c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008c4:	4834      	ldr	r0, [pc, #208]	@ (8000998 <fetchBleEvent+0x108>)
 80008c6:	f001 fe5d 	bl	8002584 <HAL_GPIO_WritePin>
 
   //SPI2 in this case, it could change according to the board
   //we send a byte containing a request of reading followed by 4 dummy bytes
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80008ca:	f107 0210 	add.w	r2, r7, #16
 80008ce:	f107 0118 	add.w	r1, r7, #24
 80008d2:	2301      	movs	r3, #1
 80008d4:	9300      	str	r3, [sp, #0]
 80008d6:	2305      	movs	r3, #5
 80008d8:	4830      	ldr	r0, [pc, #192]	@ (800099c <fetchBleEvent+0x10c>)
 80008da:	f002 fed3 	bl	8003684 <HAL_SPI_TransmitReceive>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 80008de:	2201      	movs	r2, #1
 80008e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008e4:	482c      	ldr	r0, [pc, #176]	@ (8000998 <fetchBleEvent+0x108>)
 80008e6:	f001 fe4d 	bl	8002584 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 80008ea:	2001      	movs	r0, #1
 80008ec:	f001 fb32 	bl	8001f54 <HAL_Delay>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80008f0:	2200      	movs	r2, #0
 80008f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008f6:	4828      	ldr	r0, [pc, #160]	@ (8000998 <fetchBleEvent+0x108>)
 80008f8:	f001 fe44 	bl	8002584 <HAL_GPIO_WritePin>
 
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80008fc:	f107 0210 	add.w	r2, r7, #16
 8000900:	f107 0118 	add.w	r1, r7, #24
 8000904:	2301      	movs	r3, #1
 8000906:	9300      	str	r3, [sp, #0]
 8000908:	2305      	movs	r3, #5
 800090a:	4824      	ldr	r0, [pc, #144]	@ (800099c <fetchBleEvent+0x10c>)
 800090c:	f002 feba 	bl	8003684 <HAL_SPI_TransmitReceive>
 
   //let's get the size of data available
   int dataSize;
   dataSize=(slave_header[3]|slave_header[4]<<8);
 8000910:	7cfb      	ldrb	r3, [r7, #19]
 8000912:	461a      	mov	r2, r3
 8000914:	7d3b      	ldrb	r3, [r7, #20]
 8000916:	021b      	lsls	r3, r3, #8
 8000918:	4313      	orrs	r3, r2
 800091a:	627b      	str	r3, [r7, #36]	@ 0x24
   int i;
   char dummy=0xff;
 800091c:	23ff      	movs	r3, #255	@ 0xff
 800091e:	73fb      	strb	r3, [r7, #15]
 
   if(dataSize>size){
 8000920:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	429a      	cmp	r2, r3
 8000926:	dd01      	ble.n	800092c <fetchBleEvent+0x9c>
	   dataSize=size;
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
   }
 
   if(dataSize>0){
 800092c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800092e:	2b00      	cmp	r3, #0
 8000930:	dd1f      	ble.n	8000972 <fetchBleEvent+0xe2>
		 //let's fill the get the bytes availables and insert them into the container variable
		   for(i=0;i<dataSize;i++){
 8000932:	2300      	movs	r3, #0
 8000934:	623b      	str	r3, [r7, #32]
 8000936:	e00d      	b.n	8000954 <fetchBleEvent+0xc4>
		   HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 8000938:	6a3b      	ldr	r3, [r7, #32]
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	441a      	add	r2, r3
 800093e:	f107 010f 	add.w	r1, r7, #15
 8000942:	2301      	movs	r3, #1
 8000944:	9300      	str	r3, [sp, #0]
 8000946:	2301      	movs	r3, #1
 8000948:	4814      	ldr	r0, [pc, #80]	@ (800099c <fetchBleEvent+0x10c>)
 800094a:	f002 fe9b 	bl	8003684 <HAL_SPI_TransmitReceive>
		   for(i=0;i<dataSize;i++){
 800094e:	6a3b      	ldr	r3, [r7, #32]
 8000950:	3301      	adds	r3, #1
 8000952:	623b      	str	r3, [r7, #32]
 8000954:	6a3a      	ldr	r2, [r7, #32]
 8000956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000958:	429a      	cmp	r2, r3
 800095a:	dbed      	blt.n	8000938 <fetchBleEvent+0xa8>
 
		   }
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800095c:	2201      	movs	r2, #1
 800095e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000962:	480d      	ldr	r0, [pc, #52]	@ (8000998 <fetchBleEvent+0x108>)
 8000964:	f001 fe0e 	bl	8002584 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
		 return -1;
	   }
 
   //let's stop the SPI2
   dataAvailable=0;
 8000968:	4b0d      	ldr	r3, [pc, #52]	@ (80009a0 <fetchBleEvent+0x110>)
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
   return BLE_OK;
 800096e:	2300      	movs	r3, #0
 8000970:	e00a      	b.n	8000988 <fetchBleEvent+0xf8>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000972:	2201      	movs	r2, #1
 8000974:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000978:	4807      	ldr	r0, [pc, #28]	@ (8000998 <fetchBleEvent+0x108>)
 800097a:	f001 fe03 	bl	8002584 <HAL_GPIO_WritePin>
		 return -1;
 800097e:	f04f 33ff 	mov.w	r3, #4294967295
 8000982:	e001      	b.n	8000988 <fetchBleEvent+0xf8>
   }else{
   return -2;
 8000984:	f06f 0301 	mvn.w	r3, #1
   }
 }
 8000988:	4618      	mov	r0, r3
 800098a:	3728      	adds	r7, #40	@ 0x28
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	08004e10 	.word	0x08004e10
 8000994:	48001000 	.word	0x48001000
 8000998:	48000c00 	.word	0x48000c00
 800099c:	20000318 	.word	0x20000318
 80009a0:	20000314 	.word	0x20000314

080009a4 <checkEventResp>:
 
 
 int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 80009a4:	b480      	push	{r7}
 80009a6:	b087      	sub	sp, #28
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	60f8      	str	r0, [r7, #12]
 80009ac:	60b9      	str	r1, [r7, #8]
 80009ae:	607a      	str	r2, [r7, #4]
	 int j=0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
 
	 for(j=0;j<size;j++){
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
 80009b8:	e00f      	b.n	80009da <checkEventResp+0x36>
 
		 if(event[j]!=reference[j]){
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	68fa      	ldr	r2, [r7, #12]
 80009be:	4413      	add	r3, r2
 80009c0:	781a      	ldrb	r2, [r3, #0]
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	68b9      	ldr	r1, [r7, #8]
 80009c6:	440b      	add	r3, r1
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	429a      	cmp	r2, r3
 80009cc:	d002      	beq.n	80009d4 <checkEventResp+0x30>
			 return -1;
 80009ce:	f04f 33ff 	mov.w	r3, #4294967295
 80009d2:	e007      	b.n	80009e4 <checkEventResp+0x40>
	 for(j=0;j<size;j++){
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	3301      	adds	r3, #1
 80009d8:	617b      	str	r3, [r7, #20]
 80009da:	697a      	ldr	r2, [r7, #20]
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	429a      	cmp	r2, r3
 80009e0:	dbeb      	blt.n	80009ba <checkEventResp+0x16>
		 }
	 }
 
 return BLE_OK;
 80009e2:	2300      	movs	r3, #0
 }
 80009e4:	4618      	mov	r0, r3
 80009e6:	371c      	adds	r7, #28
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr

080009f0 <sendCommand>:
 
 void sendCommand(uint8_t *command,int size){
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08a      	sub	sp, #40	@ 0x28
 80009f4:	af02      	add	r7, sp, #8
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]
 
	   uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 80009fa:	4a1f      	ldr	r2, [pc, #124]	@ (8000a78 <sendCommand+0x88>)
 80009fc:	f107 0310 	add.w	r3, r7, #16
 8000a00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a04:	6018      	str	r0, [r3, #0]
 8000a06:	3304      	adds	r3, #4
 8000a08:	7019      	strb	r1, [r3, #0]
	   uint8_t slave_header[5];
 
	   int result;
 
	 do{
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a10:	481a      	ldr	r0, [pc, #104]	@ (8000a7c <sendCommand+0x8c>)
 8000a12:	f001 fdb7 	bl	8002584 <HAL_GPIO_WritePin>
 
	   //wait until it is possible to write
	   //while(!dataAvailable);
	   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000a16:	f107 0208 	add.w	r2, r7, #8
 8000a1a:	f107 0110 	add.w	r1, r7, #16
 8000a1e:	2301      	movs	r3, #1
 8000a20:	9300      	str	r3, [sp, #0]
 8000a22:	2305      	movs	r3, #5
 8000a24:	4816      	ldr	r0, [pc, #88]	@ (8000a80 <sendCommand+0x90>)
 8000a26:	f002 fe2d 	bl	8003684 <HAL_SPI_TransmitReceive>
	   int bufferSize=(slave_header[2]<<8|slave_header[1]);
 8000a2a:	7abb      	ldrb	r3, [r7, #10]
 8000a2c:	021b      	lsls	r3, r3, #8
 8000a2e:	7a7a      	ldrb	r2, [r7, #9]
 8000a30:	4313      	orrs	r3, r2
 8000a32:	61bb      	str	r3, [r7, #24]
	   if(bufferSize>=size){
 8000a34:	69ba      	ldr	r2, [r7, #24]
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	db09      	blt.n	8000a50 <sendCommand+0x60>
		 HAL_SPI_Transmit(&hspi3,command,size,1);
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	b29a      	uxth	r2, r3
 8000a40:	2301      	movs	r3, #1
 8000a42:	6879      	ldr	r1, [r7, #4]
 8000a44:	480e      	ldr	r0, [pc, #56]	@ (8000a80 <sendCommand+0x90>)
 8000a46:	f002 fca8 	bl	800339a <HAL_SPI_Transmit>
		 result=0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	61fb      	str	r3, [r7, #28]
 8000a4e:	e002      	b.n	8000a56 <sendCommand+0x66>
	   }else{
		 result=-1;
 8000a50:	f04f 33ff 	mov.w	r3, #4294967295
 8000a54:	61fb      	str	r3, [r7, #28]
	   }
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a5c:	4807      	ldr	r0, [pc, #28]	@ (8000a7c <sendCommand+0x8c>)
 8000a5e:	f001 fd91 	bl	8002584 <HAL_GPIO_WritePin>
	   dataAvailable=0;
 8000a62:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <sendCommand+0x94>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
	 }while(result!=0);
 8000a68:	69fb      	ldr	r3, [r7, #28]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d1cd      	bne.n	8000a0a <sendCommand+0x1a>
 
 }
 8000a6e:	bf00      	nop
 8000a70:	bf00      	nop
 8000a72:	3720      	adds	r7, #32
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	08004e18 	.word	0x08004e18
 8000a7c:	48000c00 	.word	0x48000c00
 8000a80:	20000318 	.word	0x20000318
 8000a84:	20000314 	.word	0x20000314

08000a88 <catchBLE>:
 
 void catchBLE(uint8_t * byte1, uint8_t * byte2){
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
	 int result=fetchBleEvent(buffer,127);
 8000a92:	217f      	movs	r1, #127	@ 0x7f
 8000a94:	4819      	ldr	r0, [pc, #100]	@ (8000afc <catchBLE+0x74>)
 8000a96:	f7ff fefb 	bl	8000890 <fetchBleEvent>
 8000a9a:	60f8      	str	r0, [r7, #12]
	 if(result==BLE_OK){
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d128      	bne.n	8000af4 <catchBLE+0x6c>
		 if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 8000aa2:	2203      	movs	r2, #3
 8000aa4:	4916      	ldr	r1, [pc, #88]	@ (8000b00 <catchBLE+0x78>)
 8000aa6:	4815      	ldr	r0, [pc, #84]	@ (8000afc <catchBLE+0x74>)
 8000aa8:	f7ff ff7c 	bl	80009a4 <checkEventResp>
			 //setConnectable();
		 }
		 if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 8000aac:	2205      	movs	r2, #5
 8000aae:	4915      	ldr	r1, [pc, #84]	@ (8000b04 <catchBLE+0x7c>)
 8000ab0:	4812      	ldr	r0, [pc, #72]	@ (8000afc <catchBLE+0x74>)
 8000ab2:	f7ff ff77 	bl	80009a4 <checkEventResp>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d109      	bne.n	8000ad0 <catchBLE+0x48>
			 // Little Endian Format
			 *(connectionHandler) = buffer[5];
 8000abc:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <catchBLE+0x74>)
 8000abe:	795b      	ldrb	r3, [r3, #5]
 8000ac0:	b21a      	sxth	r2, r3
 8000ac2:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <catchBLE+0x80>)
 8000ac4:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 8000ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8000afc <catchBLE+0x74>)
 8000ac8:	799b      	ldrb	r3, [r3, #6]
 8000aca:	b21a      	sxth	r2, r3
 8000acc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <catchBLE+0x80>)
 8000ace:	805a      	strh	r2, [r3, #2]
		 }
		 if (checkEventResp(buffer, EVENT_GATT_CHANGED, 5) == BLE_OK){
 8000ad0:	2205      	movs	r2, #5
 8000ad2:	490e      	ldr	r1, [pc, #56]	@ (8000b0c <catchBLE+0x84>)
 8000ad4:	4809      	ldr	r0, [pc, #36]	@ (8000afc <catchBLE+0x74>)
 8000ad6:	f7ff ff65 	bl	80009a4 <checkEventResp>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d109      	bne.n	8000af4 <catchBLE+0x6c>
			 *(connectionHandler) = buffer[5];
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <catchBLE+0x74>)
 8000ae2:	795b      	ldrb	r3, [r3, #5]
 8000ae4:	b21a      	sxth	r2, r3
 8000ae6:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <catchBLE+0x80>)
 8000ae8:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 8000aea:	4b04      	ldr	r3, [pc, #16]	@ (8000afc <catchBLE+0x74>)
 8000aec:	799b      	ldrb	r3, [r3, #6]
 8000aee:	b21a      	sxth	r2, r3
 8000af0:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <catchBLE+0x80>)
 8000af2:	805a      	strh	r2, [r3, #2]
		 }
	 }else{
		 //something bad is happening if I am here
	 }
 }
 8000af4:	bf00      	nop
 8000af6:	3710      	adds	r7, #16
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	200001f0 	.word	0x200001f0
 8000b00:	200000f8 	.word	0x200000f8
 8000b04:	20000104 	.word	0x20000104
 8000b08:	20000158 	.word	0x20000158
 8000b0c:	2000010c 	.word	0x2000010c

08000b10 <setConnectable>:
 
 void setConnectable(){
 8000b10:	b590      	push	{r4, r7, lr}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
	 uint8_t* rxEvent;
	//Start advertising
	uint8_t *localname;
	int res;
	localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 8000b16:	200c      	movs	r0, #12
 8000b18:	f003 f93a 	bl	8003d90 <malloc>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	60fb      	str	r3, [r7, #12]
	memcpy(localname,deviceName,sizeof(deviceName));
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	4a37      	ldr	r2, [pc, #220]	@ (8000c00 <setConnectable+0xf0>)
 8000b24:	6810      	ldr	r0, [r2, #0]
 8000b26:	6018      	str	r0, [r3, #0]
 8000b28:	8891      	ldrh	r1, [r2, #4]
 8000b2a:	7992      	ldrb	r2, [r2, #6]
 8000b2c:	8099      	strh	r1, [r3, #4]
 8000b2e:	719a      	strb	r2, [r3, #6]
	localname[sizeof(deviceName)+1]=0x00;
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	3308      	adds	r3, #8
 8000b34:	2200      	movs	r2, #0
 8000b36:	701a      	strb	r2, [r3, #0]
	localname[sizeof(deviceName)+2]=0x00;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	3309      	adds	r3, #9
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
	localname[sizeof(deviceName)+3]=0x00;
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	330a      	adds	r3, #10
 8000b44:	2200      	movs	r2, #0
 8000b46:	701a      	strb	r2, [r3, #0]
	localname[sizeof(deviceName)+4]=0x00;
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	330b      	adds	r3, #11
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
	localname[sizeof(deviceName)]=0x00;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	3307      	adds	r3, #7
 8000b54:	2200      	movs	r2, #0
 8000b56:	701a      	strb	r2, [r3, #0]


	ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 8000b58:	4b2a      	ldr	r3, [pc, #168]	@ (8000c04 <setConnectable+0xf4>)
 8000b5a:	2208      	movs	r2, #8
 8000b5c:	72da      	strb	r2, [r3, #11]
	ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 8000b5e:	4b29      	ldr	r3, [pc, #164]	@ (8000c04 <setConnectable+0xf4>)
 8000b60:	2215      	movs	r2, #21
 8000b62:	70da      	strb	r2, [r3, #3]

	uint8_t *discoverableCommand;
	discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000b64:	2019      	movs	r0, #25
 8000b66:	f003 f913 	bl	8003d90 <malloc>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	60bb      	str	r3, [r7, #8]
	memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	4a24      	ldr	r2, [pc, #144]	@ (8000c04 <setConnectable+0xf4>)
 8000b72:	461c      	mov	r4, r3
 8000b74:	4613      	mov	r3, r2
 8000b76:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b78:	6020      	str	r0, [r4, #0]
 8000b7a:	6061      	str	r1, [r4, #4]
 8000b7c:	60a2      	str	r2, [r4, #8]
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	7323      	strb	r3, [r4, #12]
	memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 8000b82:	68bb      	ldr	r3, [r7, #8]
 8000b84:	330d      	adds	r3, #13
 8000b86:	220c      	movs	r2, #12
 8000b88:	68f9      	ldr	r1, [r7, #12]
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f003 fc75 	bl	800447a <memcpy>

	// remove existing buffer content
	rxEvent=(uint8_t*)malloc(7);
 8000b90:	2007      	movs	r0, #7
 8000b92:	f003 f8fd 	bl	8003d90 <malloc>
 8000b96:	4603      	mov	r3, r0
 8000b98:	607b      	str	r3, [r7, #4]
	res=fetchBleEvent(rxEvent,7);
 8000b9a:	2107      	movs	r1, #7
 8000b9c:	6878      	ldr	r0, [r7, #4]
 8000b9e:	f7ff fe77 	bl	8000890 <fetchBleEvent>
 8000ba2:	6038      	str	r0, [r7, #0]

	// send the command to make the peripheral discoverable
	sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000ba4:	2119      	movs	r1, #25
 8000ba6:	68b8      	ldr	r0, [r7, #8]
 8000ba8:	f7ff ff22 	bl	80009f0 <sendCommand>
	HAL_Delay(100);
 8000bac:	2064      	movs	r0, #100	@ 0x64
 8000bae:	f001 f9d1 	bl	8001f54 <HAL_Delay>
	res=fetchBleEvent(rxEvent,7);
 8000bb2:	2107      	movs	r1, #7
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f7ff fe6b 	bl	8000890 <fetchBleEvent>
 8000bba:	6038      	str	r0, [r7, #0]
	if(res==BLE_OK){
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d10e      	bne.n	8000be0 <setConnectable+0xd0>
	   if(checkEventResp(rxEvent, ACI_GAP_SET_DISCOVERABLE_COMPLETE, 7)==BLE_OK){
 8000bc2:	2207      	movs	r2, #7
 8000bc4:	4910      	ldr	r1, [pc, #64]	@ (8000c08 <setConnectable+0xf8>)
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f7ff feec 	bl	80009a4 <checkEventResp>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d106      	bne.n	8000be0 <setConnectable+0xd0>
		  stackInitCompleteFlag|=0x80;
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <setConnectable+0xfc>)
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <setConnectable+0xfc>)
 8000bde:	801a      	strh	r2, [r3, #0]
	   }
	}
	free(rxEvent);
 8000be0:	6878      	ldr	r0, [r7, #4]
 8000be2:	f003 f8dd 	bl	8003da0 <free>
	free(discoverableCommand);
 8000be6:	68b8      	ldr	r0, [r7, #8]
 8000be8:	f003 f8da 	bl	8003da0 <free>
	free(localname);
 8000bec:	68f8      	ldr	r0, [r7, #12]
 8000bee:	f003 f8d7 	bl	8003da0 <free>
	HAL_Delay(10);
 8000bf2:	200a      	movs	r0, #10
 8000bf4:	f001 f9ae 	bl	8001f54 <HAL_Delay>
 }
 8000bf8:	bf00      	nop
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd90      	pop	{r4, r7, pc}
 8000c00:	20000120 	.word	0x20000120
 8000c04:	20000084 	.word	0x20000084
 8000c08:	20000094 	.word	0x20000094
 8000c0c:	200002fa 	.word	0x200002fa

08000c10 <BLE_command>:
  * @param sizeRes Expected size of the response result.
  * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
  * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
  *             or an error code if something went wrong.
  */
 int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
 8000c1c:	603b      	str	r3, [r7, #0]
		int response;
 
		sendCommand(command,size);
 8000c1e:	68b9      	ldr	r1, [r7, #8]
 8000c20:	68f8      	ldr	r0, [r7, #12]
 8000c22:	f7ff fee5 	bl	80009f0 <sendCommand>
		rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 8000c26:	6a3b      	ldr	r3, [r7, #32]
 8000c28:	005a      	lsls	r2, r3, #1
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f003 f8ae 	bl	8003d90 <malloc>
 8000c34:	4603      	mov	r3, r0
 8000c36:	461a      	mov	r2, r3
 8000c38:	4b19      	ldr	r3, [pc, #100]	@ (8000ca0 <BLE_command+0x90>)
 8000c3a:	601a      	str	r2, [r3, #0]
 
		long contatore=0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000c40:	e007      	b.n	8000c52 <BLE_command+0x42>
			contatore++;
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	3301      	adds	r3, #1
 8000c46:	613b      	str	r3, [r7, #16]
			if(contatore>30000){
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	dc07      	bgt.n	8000c62 <BLE_command+0x52>
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000c52:	2140      	movs	r1, #64	@ 0x40
 8000c54:	4813      	ldr	r0, [pc, #76]	@ (8000ca4 <BLE_command+0x94>)
 8000c56:	f001 fc7d 	bl	8002554 <HAL_GPIO_ReadPin>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d0f0      	beq.n	8000c42 <BLE_command+0x32>
 8000c60:	e000      	b.n	8000c64 <BLE_command+0x54>
				break;
 8000c62:	bf00      	nop
			}
		}
 
 
		response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000c64:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca0 <BLE_command+0x90>)
 8000c66:	6818      	ldr	r0, [r3, #0]
 8000c68:	6a3b      	ldr	r3, [r7, #32]
 8000c6a:	005a      	lsls	r2, r3, #1
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	4413      	add	r3, r2
 8000c70:	4619      	mov	r1, r3
 8000c72:	f7ff fe0d 	bl	8000890 <fetchBleEvent>
 8000c76:	6178      	str	r0, [r7, #20]
		if(response==BLE_OK){
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d107      	bne.n	8000c8e <BLE_command+0x7e>
			response=checkEventResp(rxEvent,result,sizeRes);
 8000c7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ca0 <BLE_command+0x90>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	683a      	ldr	r2, [r7, #0]
 8000c84:	6879      	ldr	r1, [r7, #4]
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fe8c 	bl	80009a4 <checkEventResp>
 8000c8c:	6178      	str	r0, [r7, #20]
		}
		HAL_Delay(10);
 8000c8e:	200a      	movs	r0, #10
 8000c90:	f001 f960 	bl	8001f54 <HAL_Delay>
 
 
	 return response;
 8000c94:	697b      	ldr	r3, [r7, #20]
 }
 8000c96:	4618      	mov	r0, r3
 8000c98:	3718      	adds	r7, #24
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	200002fc 	.word	0x200002fc
 8000ca4:	48001000 	.word	0x48001000

08000ca8 <addService>:
 
 void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af02      	add	r7, sp, #8
 8000cae:	60f8      	str	r0, [r7, #12]
 8000cb0:	60b9      	str	r1, [r7, #8]
 8000cb2:	607a      	str	r2, [r7, #4]
 
 
	 //memcpy
	 memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 8000cb4:	4b14      	ldr	r3, [pc, #80]	@ (8000d08 <addService+0x60>)
 8000cb6:	2210      	movs	r2, #16
 8000cb8:	68f9      	ldr	r1, [r7, #12]
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f003 fbdd 	bl	800447a <memcpy>
	 ADD_PRIMARY_SERVICE[22]=attributes;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	b2da      	uxtb	r2, r3
 8000cc4:	4b11      	ldr	r3, [pc, #68]	@ (8000d0c <addService+0x64>)
 8000cc6:	759a      	strb	r2, [r3, #22]
		if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 8000cc8:	2301      	movs	r3, #1
 8000cca:	9300      	str	r3, [sp, #0]
 8000ccc:	2307      	movs	r3, #7
 8000cce:	4a10      	ldr	r2, [pc, #64]	@ (8000d10 <addService+0x68>)
 8000cd0:	2117      	movs	r1, #23
 8000cd2:	480e      	ldr	r0, [pc, #56]	@ (8000d0c <addService+0x64>)
 8000cd4:	f7ff ff9c 	bl	8000c10 <BLE_command>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d10a      	bne.n	8000cf4 <addService+0x4c>
			handle[0]=rxEvent[7];
 8000cde:	4b0d      	ldr	r3, [pc, #52]	@ (8000d14 <addService+0x6c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	79da      	ldrb	r2, [r3, #7]
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	701a      	strb	r2, [r3, #0]
			handle[1]=rxEvent[8];
 8000ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8000d14 <addService+0x6c>)
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	7a12      	ldrb	r2, [r2, #8]
 8000cf2:	701a      	strb	r2, [r3, #0]
		 }
		free(rxEvent);
 8000cf4:	4b07      	ldr	r3, [pc, #28]	@ (8000d14 <addService+0x6c>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f003 f851 	bl	8003da0 <free>
 }
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	200000a1 	.word	0x200000a1
 8000d0c:	2000009c 	.word	0x2000009c
 8000d10:	200000b4 	.word	0x200000b4
 8000d14:	200002fc 	.word	0x200002fc

08000d18 <addCharacteristic>:
 
 void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af02      	add	r7, sp, #8
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
 8000d24:	70fb      	strb	r3, [r7, #3]
	 memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 8000d26:	4b19      	ldr	r3, [pc, #100]	@ (8000d8c <addCharacteristic+0x74>)
 8000d28:	2210      	movs	r2, #16
 8000d2a:	68f9      	ldr	r1, [r7, #12]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f003 fba4 	bl	800447a <memcpy>
 
	 ADD_CUSTOM_CHAR[4]= handleService[0];
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	781a      	ldrb	r2, [r3, #0]
 8000d36:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <addCharacteristic+0x78>)
 8000d38:	711a      	strb	r2, [r3, #4]
	 ADD_CUSTOM_CHAR[5]= handleService[1];
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	785a      	ldrb	r2, [r3, #1]
 8000d3e:	4b14      	ldr	r3, [pc, #80]	@ (8000d90 <addCharacteristic+0x78>)
 8000d40:	715a      	strb	r2, [r3, #5]
	 ADD_CUSTOM_CHAR[23]= maxsize;
 8000d42:	4a13      	ldr	r2, [pc, #76]	@ (8000d90 <addCharacteristic+0x78>)
 8000d44:	78fb      	ldrb	r3, [r7, #3]
 8000d46:	75d3      	strb	r3, [r2, #23]
	 ADD_CUSTOM_CHAR[25]= proprieties;
 8000d48:	4a11      	ldr	r2, [pc, #68]	@ (8000d90 <addCharacteristic+0x78>)
 8000d4a:	7e3b      	ldrb	r3, [r7, #24]
 8000d4c:	7653      	strb	r3, [r2, #25]
	 if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000d4e:	2301      	movs	r3, #1
 8000d50:	9300      	str	r3, [sp, #0]
 8000d52:	2307      	movs	r3, #7
 8000d54:	4a0f      	ldr	r2, [pc, #60]	@ (8000d94 <addCharacteristic+0x7c>)
 8000d56:	211e      	movs	r1, #30
 8000d58:	480d      	ldr	r0, [pc, #52]	@ (8000d90 <addCharacteristic+0x78>)
 8000d5a:	f7ff ff59 	bl	8000c10 <BLE_command>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d10a      	bne.n	8000d7a <addCharacteristic+0x62>
		 handleChar[0]=rxEvent[7];
 8000d64:	4b0c      	ldr	r3, [pc, #48]	@ (8000d98 <addCharacteristic+0x80>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	79da      	ldrb	r2, [r3, #7]
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	701a      	strb	r2, [r3, #0]
		 handleChar[1]=rxEvent[8];
 8000d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d98 <addCharacteristic+0x80>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	3301      	adds	r3, #1
 8000d76:	7a12      	ldrb	r2, [r2, #8]
 8000d78:	701a      	strb	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000d7a:	4b07      	ldr	r3, [pc, #28]	@ (8000d98 <addCharacteristic+0x80>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f003 f80e 	bl	8003da0 <free>
 }
 8000d84:	bf00      	nop
 8000d86:	3710      	adds	r7, #16
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	200000c3 	.word	0x200000c3
 8000d90:	200000bc 	.word	0x200000bc
 8000d94:	200000dc 	.word	0x200000dc
 8000d98:	200002fc 	.word	0x200002fc

08000d9c <updateCharValue>:
 
 void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b088      	sub	sp, #32
 8000da0:	af02      	add	r7, sp, #8
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
 8000da8:	603b      	str	r3, [r7, #0]
	 UPDATE_CHAR[3]=size+6;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	3306      	adds	r3, #6
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	4b21      	ldr	r3, [pc, #132]	@ (8000e38 <updateCharValue+0x9c>)
 8000db4:	70da      	strb	r2, [r3, #3]
	 UPDATE_CHAR[4]=handleService[0];
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	781a      	ldrb	r2, [r3, #0]
 8000dba:	4b1f      	ldr	r3, [pc, #124]	@ (8000e38 <updateCharValue+0x9c>)
 8000dbc:	711a      	strb	r2, [r3, #4]
	 UPDATE_CHAR[5]=handleService[1];
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	785a      	ldrb	r2, [r3, #1]
 8000dc2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e38 <updateCharValue+0x9c>)
 8000dc4:	715a      	strb	r2, [r3, #5]
	 UPDATE_CHAR[6]=handleChar[0];
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	781a      	ldrb	r2, [r3, #0]
 8000dca:	4b1b      	ldr	r3, [pc, #108]	@ (8000e38 <updateCharValue+0x9c>)
 8000dcc:	719a      	strb	r2, [r3, #6]
	 UPDATE_CHAR[7]=handleChar[1];
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	785a      	ldrb	r2, [r3, #1]
 8000dd2:	4b19      	ldr	r3, [pc, #100]	@ (8000e38 <updateCharValue+0x9c>)
 8000dd4:	71da      	strb	r2, [r3, #7]
	 UPDATE_CHAR[8]=offset;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	b2da      	uxtb	r2, r3
 8000dda:	4b17      	ldr	r3, [pc, #92]	@ (8000e38 <updateCharValue+0x9c>)
 8000ddc:	721a      	strb	r2, [r3, #8]
	 UPDATE_CHAR[9]=size;
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <updateCharValue+0x9c>)
 8000de4:	725a      	strb	r2, [r3, #9]
 
	 uint8_t* commandComplete;
	 commandComplete=(uint8_t*)malloc(10+size);
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	330a      	adds	r3, #10
 8000dea:	4618      	mov	r0, r3
 8000dec:	f002 ffd0 	bl	8003d90 <malloc>
 8000df0:	4603      	mov	r3, r0
 8000df2:	617b      	str	r3, [r7, #20]
	 memcpy(commandComplete,UPDATE_CHAR,10);
 8000df4:	220a      	movs	r2, #10
 8000df6:	4910      	ldr	r1, [pc, #64]	@ (8000e38 <updateCharValue+0x9c>)
 8000df8:	6978      	ldr	r0, [r7, #20]
 8000dfa:	f003 fb3e 	bl	800447a <memcpy>
	 memcpy(commandComplete+10,data,size);
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	330a      	adds	r3, #10
 8000e02:	683a      	ldr	r2, [r7, #0]
 8000e04:	6a39      	ldr	r1, [r7, #32]
 8000e06:	4618      	mov	r0, r3
 8000e08:	f003 fb37 	bl	800447a <memcpy>
 
	 BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	f103 010a 	add.w	r1, r3, #10
 8000e12:	2300      	movs	r3, #0
 8000e14:	9300      	str	r3, [sp, #0]
 8000e16:	2307      	movs	r3, #7
 8000e18:	4a08      	ldr	r2, [pc, #32]	@ (8000e3c <updateCharValue+0xa0>)
 8000e1a:	6978      	ldr	r0, [r7, #20]
 8000e1c:	f7ff fef8 	bl	8000c10 <BLE_command>
 
	 free(commandComplete);
 8000e20:	6978      	ldr	r0, [r7, #20]
 8000e22:	f002 ffbd 	bl	8003da0 <free>
	 free(rxEvent);
 8000e26:	4b06      	ldr	r3, [pc, #24]	@ (8000e40 <updateCharValue+0xa4>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f002 ffb8 	bl	8003da0 <free>
 }
 8000e30:	bf00      	nop
 8000e32:	3718      	adds	r7, #24
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	200000e4 	.word	0x200000e4
 8000e3c:	200000dc 	.word	0x200000dc
 8000e40:	200002fc 	.word	0x200002fc

08000e44 <disconnectBLE>:
 
 /** 
  * @brief Disconnects the peripheral from the central
 */
 void disconnectBLE(){
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af02      	add	r7, sp, #8
	 if (connectionHandler[0] == -1 && connectionHandler[1] == -1){
 8000e4a:	4b24      	ldr	r3, [pc, #144]	@ (8000edc <disconnectBLE+0x98>)
 8000e4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e54:	d105      	bne.n	8000e62 <disconnectBLE+0x1e>
 8000e56:	4b21      	ldr	r3, [pc, #132]	@ (8000edc <disconnectBLE+0x98>)
 8000e58:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e60:	d037      	beq.n	8000ed2 <disconnectBLE+0x8e>
		// should not be -1
		return;
	 }
	 uint8_t command[7];
	 memcpy(command, DISCONNECT, 4);
 8000e62:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee0 <disconnectBLE+0x9c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	607b      	str	r3, [r7, #4]
	 command[4] = connectionHandler[0];
 8000e68:	4b1c      	ldr	r3, [pc, #112]	@ (8000edc <disconnectBLE+0x98>)
 8000e6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	723b      	strb	r3, [r7, #8]
	 command[5] = connectionHandler[1];
 8000e72:	4b1a      	ldr	r3, [pc, #104]	@ (8000edc <disconnectBLE+0x98>)
 8000e74:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	727b      	strb	r3, [r7, #9]
	 command[6] = 0x13;
 8000e7c:	2313      	movs	r3, #19
 8000e7e:	72bb      	strb	r3, [r7, #10]
	 if(BLE_command(command,sizeof(command),EVENT_DISCONNECT_PENDING,7,0)==BLE_OK){
 8000e80:	1d38      	adds	r0, r7, #4
 8000e82:	2300      	movs	r3, #0
 8000e84:	9300      	str	r3, [sp, #0]
 8000e86:	2307      	movs	r3, #7
 8000e88:	4a16      	ldr	r2, [pc, #88]	@ (8000ee4 <disconnectBLE+0xa0>)
 8000e8a:	2107      	movs	r1, #7
 8000e8c:	f7ff fec0 	bl	8000c10 <BLE_command>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d11e      	bne.n	8000ed4 <disconnectBLE+0x90>
		 int result=fetchBleEvent(buffer,127);
 8000e96:	217f      	movs	r1, #127	@ 0x7f
 8000e98:	4813      	ldr	r0, [pc, #76]	@ (8000ee8 <disconnectBLE+0xa4>)
 8000e9a:	f7ff fcf9 	bl	8000890 <fetchBleEvent>
 8000e9e:	60f8      	str	r0, [r7, #12]
		 if(result==BLE_OK){
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d10f      	bne.n	8000ec6 <disconnectBLE+0x82>
			  if(checkEventResp(buffer,EVENT_DISCONNECTED,4)==BLE_OK){
 8000ea6:	2204      	movs	r2, #4
 8000ea8:	4910      	ldr	r1, [pc, #64]	@ (8000eec <disconnectBLE+0xa8>)
 8000eaa:	480f      	ldr	r0, [pc, #60]	@ (8000ee8 <disconnectBLE+0xa4>)
 8000eac:	f7ff fd7a 	bl	80009a4 <checkEventResp>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d107      	bne.n	8000ec6 <disconnectBLE+0x82>
				  //setConnectable();
				  connectionHandler[0] = -1;
 8000eb6:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <disconnectBLE+0x98>)
 8000eb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ebc:	801a      	strh	r2, [r3, #0]
				  connectionHandler[1] = -1;
 8000ebe:	4b07      	ldr	r3, [pc, #28]	@ (8000edc <disconnectBLE+0x98>)
 8000ec0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ec4:	805a      	strh	r2, [r3, #2]
			  }
		 }
	 free(rxEvent);
 8000ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef0 <disconnectBLE+0xac>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f002 ff68 	bl	8003da0 <free>
 8000ed0:	e000      	b.n	8000ed4 <disconnectBLE+0x90>
		return;
 8000ed2:	bf00      	nop
	 }
 }
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000158 	.word	0x20000158
 8000ee0:	200000f4 	.word	0x200000f4
 8000ee4:	200000fc 	.word	0x200000fc
 8000ee8:	200001f0 	.word	0x200001f0
 8000eec:	200000f8 	.word	0x200000f8
 8000ef0:	200002fc 	.word	0x200002fc

08000ef4 <setDiscoverability>:
 /**
  * DO NOT CHANGE FUNCTION definition
  * @brief Sets the discoverability of the peripheral
  * @param mode 0 => Non Discoverable, 1 => Discoverable
  * */
 void setDiscoverability(uint8_t mode){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af02      	add	r7, sp, #8
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
	 if (mode == 1){
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d102      	bne.n	8000f0a <setDiscoverability+0x16>
		 setConnectable();
 8000f04:	f7ff fe04 	bl	8000b10 <setConnectable>
		 free(rxEvent);
	 }
	 else{
		 // Do nothing
	 }
 }
 8000f08:	e00f      	b.n	8000f2a <setDiscoverability+0x36>
	 else if (mode == 0){
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d10c      	bne.n	8000f2a <setDiscoverability+0x36>
		 if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8000f10:	2300      	movs	r3, #0
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2307      	movs	r3, #7
 8000f16:	4a07      	ldr	r2, [pc, #28]	@ (8000f34 <setDiscoverability+0x40>)
 8000f18:	2104      	movs	r1, #4
 8000f1a:	4807      	ldr	r0, [pc, #28]	@ (8000f38 <setDiscoverability+0x44>)
 8000f1c:	f7ff fe78 	bl	8000c10 <BLE_command>
		 free(rxEvent);
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <setDiscoverability+0x48>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f002 ff3b 	bl	8003da0 <free>
 }
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000118 	.word	0x20000118
 8000f38:	20000114 	.word	0x20000114
 8000f3c:	200002fc 	.word	0x200002fc

08000f40 <i2c_init>:
#include <stdint.h>
#include <stm32l475xx.h>
#include <stdio.h>
#include "i2c.h"

void i2c_init() {
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;   // Enable I2C2 clock
 8000f44:	4b47      	ldr	r3, [pc, #284]	@ (8001064 <i2c_init+0x124>)
 8000f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f48:	4a46      	ldr	r2, [pc, #280]	@ (8001064 <i2c_init+0x124>)
 8000f4a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f4e:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1SMENR1 |= RCC_APB1SMENR1_I2C2SMEN;
 8000f50:	4b44      	ldr	r3, [pc, #272]	@ (8001064 <i2c_init+0x124>)
 8000f52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8000f54:	4a43      	ldr	r2, [pc, #268]	@ (8001064 <i2c_init+0x124>)
 8000f56:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f5a:	6793      	str	r3, [r2, #120]	@ 0x78
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;   //enable GPIOB clock
 8000f5c:	4b41      	ldr	r3, [pc, #260]	@ (8001064 <i2c_init+0x124>)
 8000f5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f60:	4a40      	ldr	r2, [pc, #256]	@ (8001064 <i2c_init+0x124>)
 8000f62:	f043 0302 	orr.w	r3, r3, #2
 8000f66:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2SMENR |= RCC_AHB2SMENR_GPIOBSMEN;   //enable GPIOB clock
 8000f68:	4b3e      	ldr	r3, [pc, #248]	@ (8001064 <i2c_init+0x124>)
 8000f6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000f6c:	4a3d      	ldr	r2, [pc, #244]	@ (8001064 <i2c_init+0x124>)
 8000f6e:	f043 0302 	orr.w	r3, r3, #2
 8000f72:	66d3      	str	r3, [r2, #108]	@ 0x6c


	I2C2->CR1 &= ~I2C_CR1_PE; // Disable the I2C2 peripheral for configuration
 8000f74:	4b3c      	ldr	r3, [pc, #240]	@ (8001068 <i2c_init+0x128>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a3b      	ldr	r2, [pc, #236]	@ (8001068 <i2c_init+0x128>)
 8000f7a:	f023 0301 	bic.w	r3, r3, #1
 8000f7e:	6013      	str	r3, [r2, #0]
	//repeat above for PB11 pin

	GPIOB->MODER &= ~(3 << (10 * 2));  // Clear PB10 mode
 8000f80:	4b3a      	ldr	r3, [pc, #232]	@ (800106c <i2c_init+0x12c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a39      	ldr	r2, [pc, #228]	@ (800106c <i2c_init+0x12c>)
 8000f86:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000f8a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (2 << (10 * 2));   // Set PB10 to Alternate Function mode (10)
 8000f8c:	4b37      	ldr	r3, [pc, #220]	@ (800106c <i2c_init+0x12c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a36      	ldr	r2, [pc, #216]	@ (800106c <i2c_init+0x12c>)
 8000f92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f96:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~(3 << (11 * 2));  // Clear PB11 mode
 8000f98:	4b34      	ldr	r3, [pc, #208]	@ (800106c <i2c_init+0x12c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a33      	ldr	r2, [pc, #204]	@ (800106c <i2c_init+0x12c>)
 8000f9e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000fa2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (2 << (11 * 2)); 	//Set PB11 to Alternate Function mode (10)
 8000fa4:	4b31      	ldr	r3, [pc, #196]	@ (800106c <i2c_init+0x12c>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a30      	ldr	r2, [pc, #192]	@ (800106c <i2c_init+0x12c>)
 8000faa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000fae:	6013      	str	r3, [r2, #0]

	 // setting to Open-Drain mode for PB10 and PB11

	GPIOB->OTYPER |= (1 << 10) | (1 << 11);   //set bit 10 and 11 to 1, which sets to open drain
 8000fb0:	4b2e      	ldr	r3, [pc, #184]	@ (800106c <i2c_init+0x12c>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	4a2d      	ldr	r2, [pc, #180]	@ (800106c <i2c_init+0x12c>)
 8000fb6:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000fba:	6053      	str	r3, [r2, #4]

	GPIOB->PUPDR &= ~(3 << (10 * 2));  // Clear PB10 PUPDR
 8000fbc:	4b2b      	ldr	r3, [pc, #172]	@ (800106c <i2c_init+0x12c>)
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	4a2a      	ldr	r2, [pc, #168]	@ (800106c <i2c_init+0x12c>)
 8000fc2:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8000fc6:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (1 << (10 * 2));   // Set PB10 as Pull-up (01)
 8000fc8:	4b28      	ldr	r3, [pc, #160]	@ (800106c <i2c_init+0x12c>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	4a27      	ldr	r2, [pc, #156]	@ (800106c <i2c_init+0x12c>)
 8000fce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000fd2:	60d3      	str	r3, [r2, #12]

	GPIOB->PUPDR &= ~(3 << (11 * 2));  // Clear PB11 PUPDR
 8000fd4:	4b25      	ldr	r3, [pc, #148]	@ (800106c <i2c_init+0x12c>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	4a24      	ldr	r2, [pc, #144]	@ (800106c <i2c_init+0x12c>)
 8000fda:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000fde:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (1 << (11 * 2));    //Set PB11 as Pull-up (01)
 8000fe0:	4b22      	ldr	r3, [pc, #136]	@ (800106c <i2c_init+0x12c>)
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	4a21      	ldr	r2, [pc, #132]	@ (800106c <i2c_init+0x12c>)
 8000fe6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000fea:	60d3      	str	r3, [r2, #12]




	GPIOB->AFR[1] &= ~(0xF << GPIO_AFRH_AFSEL10_Pos);  //clear AF bits
 8000fec:	4b1f      	ldr	r3, [pc, #124]	@ (800106c <i2c_init+0x12c>)
 8000fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff0:	4a1e      	ldr	r2, [pc, #120]	@ (800106c <i2c_init+0x12c>)
 8000ff2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000ff6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] &= ~(0xF << GPIO_AFRH_AFSEL11_Pos);
 8000ff8:	4b1c      	ldr	r3, [pc, #112]	@ (800106c <i2c_init+0x12c>)
 8000ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800106c <i2c_init+0x12c>)
 8000ffe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001002:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (0x4 << GPIO_AFRH_AFSEL10_Pos) | (0x4 << GPIO_AFRH_AFSEL11_Pos);
 8001004:	4b19      	ldr	r3, [pc, #100]	@ (800106c <i2c_init+0x12c>)
 8001006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001008:	4a18      	ldr	r2, [pc, #96]	@ (800106c <i2c_init+0x12c>)
 800100a:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 800100e:	6253      	str	r3, [r2, #36]	@ 0x24



	I2C2->TIMINGR &= ~(I2C_TIMINGR_SCLL | I2C_TIMINGR_SCLH | I2C_TIMINGR_SCLDEL | I2C_TIMINGR_SDADEL | I2C_TIMINGR_PRESC);
 8001010:	4b15      	ldr	r3, [pc, #84]	@ (8001068 <i2c_init+0x128>)
 8001012:	691b      	ldr	r3, [r3, #16]
 8001014:	4a14      	ldr	r2, [pc, #80]	@ (8001068 <i2c_init+0x128>)
 8001016:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 800101a:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR |= (0 << I2C_TIMINGR_PRESC_Pos);

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SCLL;
	I2C2->TIMINGR |= (0x13 << I2C_TIMINGR_SCLL_Pos);
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <i2c_init+0x128>)
 800101e:	691b      	ldr	r3, [r3, #16]
 8001020:	4a11      	ldr	r2, [pc, #68]	@ (8001068 <i2c_init+0x128>)
 8001022:	f043 0313 	orr.w	r3, r3, #19
 8001026:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SCLH;
	I2C2->TIMINGR |= (0xF << I2C_TIMINGR_SCLH_Pos);
 8001028:	4b0f      	ldr	r3, [pc, #60]	@ (8001068 <i2c_init+0x128>)
 800102a:	691b      	ldr	r3, [r3, #16]
 800102c:	4a0e      	ldr	r2, [pc, #56]	@ (8001068 <i2c_init+0x128>)
 800102e:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8001032:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SDADEL;
	I2C2->TIMINGR |= (0x2 << I2C_TIMINGR_SDADEL_Pos);
 8001034:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <i2c_init+0x128>)
 8001036:	691b      	ldr	r3, [r3, #16]
 8001038:	4a0b      	ldr	r2, [pc, #44]	@ (8001068 <i2c_init+0x128>)
 800103a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800103e:	6113      	str	r3, [r2, #16]

	//I2C2->TIMINGR &= ~I2C_TIMINGR_SCLDEL;
	I2C2->TIMINGR |= (0x4 << I2C_TIMINGR_SCLDEL_Pos);
 8001040:	4b09      	ldr	r3, [pc, #36]	@ (8001068 <i2c_init+0x128>)
 8001042:	691b      	ldr	r3, [r3, #16]
 8001044:	4a08      	ldr	r2, [pc, #32]	@ (8001068 <i2c_init+0x128>)
 8001046:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800104a:	6113      	str	r3, [r2, #16]




	// Enable I2C2 peripheral
	I2C2->CR1 |= I2C_CR1_PE; // Enable the I2C2 peripheral
 800104c:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <i2c_init+0x128>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a05      	ldr	r2, [pc, #20]	@ (8001068 <i2c_init+0x128>)
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	6013      	str	r3, [r2, #0]



}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	40021000 	.word	0x40021000
 8001068:	40005800 	.word	0x40005800
 800106c:	48000400 	.word	0x48000400

08001070 <i2c_transaction>:
uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len){
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	603a      	str	r2, [r7, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
 800107e:	460b      	mov	r3, r1
 8001080:	71bb      	strb	r3, [r7, #6]
 8001082:	4613      	mov	r3, r2
 8001084:	717b      	strb	r3, [r7, #5]

	while (I2C2->ISR & I2C_ISR_BUSY);
 8001086:	bf00      	nop
 8001088:	4b51      	ldr	r3, [pc, #324]	@ (80011d0 <i2c_transaction+0x160>)
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1f9      	bne.n	8001088 <i2c_transaction+0x18>



	I2C2->CR2 &= ~I2C_CR2_NBYTES;
 8001094:	4b4e      	ldr	r3, [pc, #312]	@ (80011d0 <i2c_transaction+0x160>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	4a4d      	ldr	r2, [pc, #308]	@ (80011d0 <i2c_transaction+0x160>)
 800109a:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 800109e:	6053      	str	r3, [r2, #4]
	I2C2->CR2 &= ~I2C_CR2_SADD;
 80010a0:	4b4b      	ldr	r3, [pc, #300]	@ (80011d0 <i2c_transaction+0x160>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	4a4a      	ldr	r2, [pc, #296]	@ (80011d0 <i2c_transaction+0x160>)
 80010a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80010aa:	f023 0303 	bic.w	r3, r3, #3
 80010ae:	6053      	str	r3, [r2, #4]
	I2C2->CR2 &= ~I2C_CR2_START;
 80010b0:	4b47      	ldr	r3, [pc, #284]	@ (80011d0 <i2c_transaction+0x160>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	4a46      	ldr	r2, [pc, #280]	@ (80011d0 <i2c_transaction+0x160>)
 80010b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80010ba:	6053      	str	r3, [r2, #4]


	if (dir == 0) {  // WRITE OPERATION
 80010bc:	79bb      	ldrb	r3, [r7, #6]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d13c      	bne.n	800113c <i2c_transaction+0xcc>


		//I2C2->CR2 = 0;
		I2C2->CR2 |= (address << 1);
 80010c2:	4b43      	ldr	r3, [pc, #268]	@ (80011d0 <i2c_transaction+0x160>)
 80010c4:	685a      	ldr	r2, [r3, #4]
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	4941      	ldr	r1, [pc, #260]	@ (80011d0 <i2c_transaction+0x160>)
 80010cc:	4313      	orrs	r3, r2
 80010ce:	604b      	str	r3, [r1, #4]
		I2C2->CR2 |= (0 << I2C_CR2_RD_WRN_Pos);
 80010d0:	4b3f      	ldr	r3, [pc, #252]	@ (80011d0 <i2c_transaction+0x160>)
 80010d2:	4a3f      	ldr	r2, [pc, #252]	@ (80011d0 <i2c_transaction+0x160>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= (len << I2C_CR2_NBYTES_Pos);
 80010d8:	4b3d      	ldr	r3, [pc, #244]	@ (80011d0 <i2c_transaction+0x160>)
 80010da:	685a      	ldr	r2, [r3, #4]
 80010dc:	797b      	ldrb	r3, [r7, #5]
 80010de:	041b      	lsls	r3, r3, #16
 80010e0:	493b      	ldr	r1, [pc, #236]	@ (80011d0 <i2c_transaction+0x160>)
 80010e2:	4313      	orrs	r3, r2
 80010e4:	604b      	str	r3, [r1, #4]

		I2C2->CR2 |= I2C_CR2_START;
 80010e6:	4b3a      	ldr	r3, [pc, #232]	@ (80011d0 <i2c_transaction+0x160>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	4a39      	ldr	r2, [pc, #228]	@ (80011d0 <i2c_transaction+0x160>)
 80010ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010f0:	6053      	str	r3, [r2, #4]

		for (uint8_t i = 0; i < len; i++) {
 80010f2:	2300      	movs	r3, #0
 80010f4:	73fb      	strb	r3, [r7, #15]
 80010f6:	e015      	b.n	8001124 <i2c_transaction+0xb4>

			while ((I2C2->ISR & I2C_ISR_NACKF) || (!(I2C2->ISR & I2C_ISR_TXIS)));  // Wait until TX buffer is empty
 80010f8:	bf00      	nop
 80010fa:	4b35      	ldr	r3, [pc, #212]	@ (80011d0 <i2c_transaction+0x160>)
 80010fc:	699b      	ldr	r3, [r3, #24]
 80010fe:	f003 0310 	and.w	r3, r3, #16
 8001102:	2b00      	cmp	r3, #0
 8001104:	d1f9      	bne.n	80010fa <i2c_transaction+0x8a>
 8001106:	4b32      	ldr	r3, [pc, #200]	@ (80011d0 <i2c_transaction+0x160>)
 8001108:	699b      	ldr	r3, [r3, #24]
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d0f3      	beq.n	80010fa <i2c_transaction+0x8a>

			I2C2->TXDR = data[i] & 0xFF;  // Send data byte
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	683a      	ldr	r2, [r7, #0]
 8001116:	4413      	add	r3, r2
 8001118:	781a      	ldrb	r2, [r3, #0]
 800111a:	4b2d      	ldr	r3, [pc, #180]	@ (80011d0 <i2c_transaction+0x160>)
 800111c:	629a      	str	r2, [r3, #40]	@ 0x28
		for (uint8_t i = 0; i < len; i++) {
 800111e:	7bfb      	ldrb	r3, [r7, #15]
 8001120:	3301      	adds	r3, #1
 8001122:	73fb      	strb	r3, [r7, #15]
 8001124:	7bfa      	ldrb	r2, [r7, #15]
 8001126:	797b      	ldrb	r3, [r7, #5]
 8001128:	429a      	cmp	r2, r3
 800112a:	d3e5      	bcc.n	80010f8 <i2c_transaction+0x88>
			//printf("data ith elem w %x \n", data[i]);
		}
		while (!(I2C2->ISR & I2C_ISR_TC));  // Wait until transfer is complete
 800112c:	bf00      	nop
 800112e:	4b28      	ldr	r3, [pc, #160]	@ (80011d0 <i2c_transaction+0x160>)
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001136:	2b00      	cmp	r3, #0
 8001138:	d0f9      	beq.n	800112e <i2c_transaction+0xbe>
 800113a:	e038      	b.n	80011ae <i2c_transaction+0x13e>

	else {  // READ OPERATION



		I2C2->CR2 |= (address << 1);
 800113c:	4b24      	ldr	r3, [pc, #144]	@ (80011d0 <i2c_transaction+0x160>)
 800113e:	685a      	ldr	r2, [r3, #4]
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	4922      	ldr	r1, [pc, #136]	@ (80011d0 <i2c_transaction+0x160>)
 8001146:	4313      	orrs	r3, r2
 8001148:	604b      	str	r3, [r1, #4]
		I2C2->CR2 |= (len << I2C_CR2_NBYTES_Pos);
 800114a:	4b21      	ldr	r3, [pc, #132]	@ (80011d0 <i2c_transaction+0x160>)
 800114c:	685a      	ldr	r2, [r3, #4]
 800114e:	797b      	ldrb	r3, [r7, #5]
 8001150:	041b      	lsls	r3, r3, #16
 8001152:	491f      	ldr	r1, [pc, #124]	@ (80011d0 <i2c_transaction+0x160>)
 8001154:	4313      	orrs	r3, r2
 8001156:	604b      	str	r3, [r1, #4]
		I2C2->CR2 |= (1 << I2C_CR2_RD_WRN_Pos);
 8001158:	4b1d      	ldr	r3, [pc, #116]	@ (80011d0 <i2c_transaction+0x160>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	4a1c      	ldr	r2, [pc, #112]	@ (80011d0 <i2c_transaction+0x160>)
 800115e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001162:	6053      	str	r3, [r2, #4]
		I2C2->CR2 |= I2C_CR2_START;
 8001164:	4b1a      	ldr	r3, [pc, #104]	@ (80011d0 <i2c_transaction+0x160>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	4a19      	ldr	r2, [pc, #100]	@ (80011d0 <i2c_transaction+0x160>)
 800116a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800116e:	6053      	str	r3, [r2, #4]

		for (uint8_t i = 0; i < len; i++) {
 8001170:	2300      	movs	r3, #0
 8001172:	73bb      	strb	r3, [r7, #14]
 8001174:	e010      	b.n	8001198 <i2c_transaction+0x128>
			while (!(I2C2->ISR & I2C_ISR_RXNE));  // Wait until RX buffer is full
 8001176:	bf00      	nop
 8001178:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <i2c_transaction+0x160>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	f003 0304 	and.w	r3, r3, #4
 8001180:	2b00      	cmp	r3, #0
 8001182:	d0f9      	beq.n	8001178 <i2c_transaction+0x108>
			data[i] = I2C2->RXDR & 0xFF;  // Read data byte
 8001184:	4b12      	ldr	r3, [pc, #72]	@ (80011d0 <i2c_transaction+0x160>)
 8001186:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001188:	7bbb      	ldrb	r3, [r7, #14]
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	4413      	add	r3, r2
 800118e:	b2ca      	uxtb	r2, r1
 8001190:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < len; i++) {
 8001192:	7bbb      	ldrb	r3, [r7, #14]
 8001194:	3301      	adds	r3, #1
 8001196:	73bb      	strb	r3, [r7, #14]
 8001198:	7bba      	ldrb	r2, [r7, #14]
 800119a:	797b      	ldrb	r3, [r7, #5]
 800119c:	429a      	cmp	r2, r3
 800119e:	d3ea      	bcc.n	8001176 <i2c_transaction+0x106>
			//printf("data ith elem r %x \n", data[i]);
		}
		while (!(I2C2->ISR & I2C_ISR_TC));  // Wait until transfer is complete
 80011a0:	bf00      	nop
 80011a2:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <i2c_transaction+0x160>)
 80011a4:	699b      	ldr	r3, [r3, #24]
 80011a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f9      	beq.n	80011a2 <i2c_transaction+0x132>

	}

	I2C2->CR2 |= I2C_CR2_STOP;
 80011ae:	4b08      	ldr	r3, [pc, #32]	@ (80011d0 <i2c_transaction+0x160>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	4a07      	ldr	r2, [pc, #28]	@ (80011d0 <i2c_transaction+0x160>)
 80011b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011b8:	6053      	str	r3, [r2, #4]
	I2C2->CR2 = 0x0000;
 80011ba:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <i2c_transaction+0x160>)
 80011bc:	2200      	movs	r2, #0
 80011be:	605a      	str	r2, [r3, #4]

	return 0;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3714      	adds	r7, #20
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	40005800 	.word	0x40005800

080011d4 <leds_init>:

/* Include memory map of our MCU */
#include <stm32l475xx.h>

void leds_init()
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
	/* Configure PA5 as an output by clearing all bits and setting the mode */

	//setting clock thing
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 80011d8:	4b32      	ldr	r3, [pc, #200]	@ (80012a4 <leds_init+0xd0>)
 80011da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011dc:	4a31      	ldr	r2, [pc, #196]	@ (80012a4 <leds_init+0xd0>)
 80011de:	f043 0301 	orr.w	r3, r3, #1
 80011e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 80011e4:	4b2f      	ldr	r3, [pc, #188]	@ (80012a4 <leds_init+0xd0>)
 80011e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e8:	4a2e      	ldr	r2, [pc, #184]	@ (80012a4 <leds_init+0xd0>)
 80011ea:	f043 0302 	orr.w	r3, r3, #2
 80011ee:	64d3      	str	r3, [r2, #76]	@ 0x4c

	GPIOA->MODER &= ~GPIO_MODER_MODE5;
 80011f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80011fa:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80011fe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE5_0;
 8001200:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800120a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800120e:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 8001210:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800121a:	f023 0320 	bic.w	r3, r3, #32
 800121e:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 8001220:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001224:	68db      	ldr	r3, [r3, #12]
 8001226:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800122a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800122e:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use very high speed mode */
	GPIOA->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED5_Pos);
 8001230:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800123a:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 800123e:	6093      	str	r3, [r2, #8]

	/* Turn off the LED */
	GPIOA->ODR &= ~GPIO_ODR_OD5;
 8001240:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800124a:	f023 0320 	bic.w	r3, r3, #32
 800124e:	6153      	str	r3, [r2, #20]



	GPIOB->MODER &= ~GPIO_MODER_MODE14;
 8001250:	4b15      	ldr	r3, [pc, #84]	@ (80012a8 <leds_init+0xd4>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a14      	ldr	r2, [pc, #80]	@ (80012a8 <leds_init+0xd4>)
 8001256:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800125a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODE14_0;
 800125c:	4b12      	ldr	r3, [pc, #72]	@ (80012a8 <leds_init+0xd4>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a11      	ldr	r2, [pc, #68]	@ (80012a8 <leds_init+0xd4>)
 8001262:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001266:	6013      	str	r3, [r2, #0]

	/* Configure the GPIO output as push pull (transistor for high and low) */
	GPIOB->OTYPER &= ~GPIO_OTYPER_OT14;
 8001268:	4b0f      	ldr	r3, [pc, #60]	@ (80012a8 <leds_init+0xd4>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	4a0e      	ldr	r2, [pc, #56]	@ (80012a8 <leds_init+0xd4>)
 800126e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001272:	6053      	str	r3, [r2, #4]

	/* Disable the internal pull-up and pull-down resistors */
	GPIOB->PUPDR &= GPIO_PUPDR_PUPD14;
 8001274:	4b0c      	ldr	r3, [pc, #48]	@ (80012a8 <leds_init+0xd4>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	4a0b      	ldr	r2, [pc, #44]	@ (80012a8 <leds_init+0xd4>)
 800127a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800127e:	60d3      	str	r3, [r2, #12]

	/* Configure the GPIO to use very high speed mode */
	GPIOB->OSPEEDR |= (0x3 << GPIO_OSPEEDR_OSPEED14_Pos);
 8001280:	4b09      	ldr	r3, [pc, #36]	@ (80012a8 <leds_init+0xd4>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	4a08      	ldr	r2, [pc, #32]	@ (80012a8 <leds_init+0xd4>)
 8001286:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 800128a:	6093      	str	r3, [r2, #8]

	/* Turn off the LED */
	GPIOB->ODR &= ~GPIO_ODR_OD14;
 800128c:	4b06      	ldr	r3, [pc, #24]	@ (80012a8 <leds_init+0xd4>)
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	4a05      	ldr	r2, [pc, #20]	@ (80012a8 <leds_init+0xd4>)
 8001292:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001296:	6153      	str	r3, [r2, #20]


}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40021000 	.word	0x40021000
 80012a8:	48000400 	.word	0x48000400

080012ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	db0b      	blt.n	80012d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	f003 021f 	and.w	r2, r3, #31
 80012c4:	4907      	ldr	r1, [pc, #28]	@ (80012e4 <__NVIC_EnableIRQ+0x38>)
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	095b      	lsrs	r3, r3, #5
 80012cc:	2001      	movs	r0, #1
 80012ce:	fa00 f202 	lsl.w	r2, r0, r2
 80012d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000e100 	.word	0xe000e100

080012e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	6039      	str	r1, [r7, #0]
 80012f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	db0a      	blt.n	8001312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	490c      	ldr	r1, [pc, #48]	@ (8001334 <__NVIC_SetPriority+0x4c>)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	0112      	lsls	r2, r2, #4
 8001308:	b2d2      	uxtb	r2, r2
 800130a:	440b      	add	r3, r1
 800130c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001310:	e00a      	b.n	8001328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4908      	ldr	r1, [pc, #32]	@ (8001338 <__NVIC_SetPriority+0x50>)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	f003 030f 	and.w	r3, r3, #15
 800131e:	3b04      	subs	r3, #4
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	440b      	add	r3, r1
 8001326:	761a      	strb	r2, [r3, #24]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000e100 	.word	0xe000e100
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <lptimer_init>:
 */

#include "lptimer.h"

void lptimer_init(LPTIM_TypeDef *timer)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
    // Enable LPTIM1 clock
    RCC->APB1ENR1 |= RCC_APB1ENR1_LPTIM1EN;
 8001344:	4b30      	ldr	r3, [pc, #192]	@ (8001408 <lptimer_init+0xcc>)
 8001346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001348:	4a2f      	ldr	r2, [pc, #188]	@ (8001408 <lptimer_init+0xcc>)
 800134a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800134e:	6593      	str	r3, [r2, #88]	@ 0x58
    lptimer_reset(timer);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f000 f85d 	bl	8001410 <lptimer_reset>

    // Enable the LSI clock (32 kHz internal oscillator)
    RCC->CSR |= RCC_CSR_LSION;
 8001356:	4b2c      	ldr	r3, [pc, #176]	@ (8001408 <lptimer_init+0xcc>)
 8001358:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800135c:	4a2a      	ldr	r2, [pc, #168]	@ (8001408 <lptimer_init+0xcc>)
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    while (!(RCC->CSR & RCC_CSR_LSIRDY));  // Wait for LSI to stabilize
 8001366:	bf00      	nop
 8001368:	4b27      	ldr	r3, [pc, #156]	@ (8001408 <lptimer_init+0xcc>)
 800136a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d0f8      	beq.n	8001368 <lptimer_init+0x2c>

    // Select LSI as the clock source for LPTIM1
    RCC->CCIPR &= ~RCC_CCIPR_LPTIM1SEL;  // Clear LPTIM1 clock source bits
 8001376:	4b24      	ldr	r3, [pc, #144]	@ (8001408 <lptimer_init+0xcc>)
 8001378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800137c:	4a22      	ldr	r2, [pc, #136]	@ (8001408 <lptimer_init+0xcc>)
 800137e:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8001382:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR |= (1 << RCC_CCIPR_LPTIM1SEL_Pos);  // Set LPTIM1 clock source to LSI (32 kHz)
 8001386:	4b20      	ldr	r3, [pc, #128]	@ (8001408 <lptimer_init+0xcc>)
 8001388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800138c:	4a1e      	ldr	r2, [pc, #120]	@ (8001408 <lptimer_init+0xcc>)
 800138e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001392:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    // Disable LPTIM1 before configuration
    timer->CR &= ~LPTIM_CR_ENABLE;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	691b      	ldr	r3, [r3, #16]
 800139a:	f023 0201 	bic.w	r2, r3, #1
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	611a      	str	r2, [r3, #16]

    // Configure LPTIM1 prescaler
    timer->CFGR &= ~LPTIM_CFGR_PRESC;  // Clear prescaler bits
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	68db      	ldr	r3, [r3, #12]
 80013a6:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	60da      	str	r2, [r3, #12]
    timer->CFGR |= (0b101 << LPTIM_CFGR_PRESC_Pos);  // Set prescaler to divide by 16 (32 kHz / 32 = 1 kHz)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	f443 6220 	orr.w	r2, r3, #2560	@ 0xa00
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	60da      	str	r2, [r3, #12]

    // Set the autoreload value for a 10-second period
    lptim_set_ms(10000);  // 5-second period
 80013ba:	f242 7010 	movw	r0, #10000	@ 0x2710
 80013be:	f000 f83b 	bl	8001438 <lptim_set_ms>

    // Clear all interrupt flags
    timer->ICR |= LPTIM_ICR_ARRMCF | LPTIM_ICR_CMPOKCF | LPTIM_ICR_EXTTRIGCF | LPTIM_ICR_CMPMCF | LPTIM_ICR_DOWNCF;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f043 024f 	orr.w	r2, r3, #79	@ 0x4f
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	605a      	str	r2, [r3, #4]

    // Enable the autoreload match interrupt
    timer->IER |= LPTIM_IER_ARRMIE;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f043 0202 	orr.w	r2, r3, #2
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	609a      	str	r2, [r3, #8]

    // Enable LPTIM1 interrupt in the NVIC
    NVIC_EnableIRQ(LPTIM1_IRQn);
 80013da:	2041      	movs	r0, #65	@ 0x41
 80013dc:	f7ff ff66 	bl	80012ac <__NVIC_EnableIRQ>
    NVIC_SetPriority(LPTIM1_IRQn, 0);
 80013e0:	2100      	movs	r1, #0
 80013e2:	2041      	movs	r0, #65	@ 0x41
 80013e4:	f7ff ff80 	bl	80012e8 <__NVIC_SetPriority>

    // Enable LPTIM1
    timer->CR |= LPTIM_CR_ENABLE;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	f043 0201 	orr.w	r2, r3, #1
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	611a      	str	r2, [r3, #16]


    // Start the timer in continuous mode
    LPTIM1->CR |= LPTIM_CR_CNTSTRT;
 80013f4:	4b05      	ldr	r3, [pc, #20]	@ (800140c <lptimer_init+0xd0>)
 80013f6:	691b      	ldr	r3, [r3, #16]
 80013f8:	4a04      	ldr	r2, [pc, #16]	@ (800140c <lptimer_init+0xd0>)
 80013fa:	f043 0304 	orr.w	r3, r3, #4
 80013fe:	6113      	str	r3, [r2, #16]
}
 8001400:	bf00      	nop
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40021000 	.word	0x40021000
 800140c:	40007c00 	.word	0x40007c00

08001410 <lptimer_reset>:
void lptimer_reset(LPTIM_TypeDef* timer) {
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	timer->CR &= ~LPTIM_CR_ENABLE;  //stop the timer
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	691b      	ldr	r3, [r3, #16]
 800141c:	f023 0201 	bic.w	r2, r3, #1
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	611a      	str	r2, [r3, #16]
	timer->CNT = 0x0000;  // Reset the counter to 0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
	...

08001438 <lptim_set_ms>:
void lptim_set_ms(uint32_t ms)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]

    // Clear any pending flags
    LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
 8001440:	4b07      	ldr	r3, [pc, #28]	@ (8001460 <lptim_set_ms+0x28>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	4a06      	ldr	r2, [pc, #24]	@ (8001460 <lptim_set_ms+0x28>)
 8001446:	f043 0302 	orr.w	r3, r3, #2
 800144a:	6053      	str	r3, [r2, #4]

    // Write to the ARR register
    LPTIM1->ARR = ms - 1;
 800144c:	4a04      	ldr	r2, [pc, #16]	@ (8001460 <lptim_set_ms+0x28>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	3b01      	subs	r3, #1
 8001452:	6193      	str	r3, [r2, #24]

}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	40007c00 	.word	0x40007c00

08001464 <lsm6dsl_init>:
#include "lsm6dsl.h"
#include "i2c.h"
#include <stdio.h>
#include <stm32l475xx.h>

void lsm6dsl_init() {
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0



	//write to CTRL_XL register
	uint8_t CTRL1_XL_read;
	uint8_t CTRL1_XL = 0x10;   //address of ctrlXL
 800146a:	2310      	movs	r3, #16
 800146c:	71fb      	strb	r3, [r7, #7]
	uint8_t CTRL1_XL_DATA[2] = {0x10, 0x60};
 800146e:	f246 0310 	movw	r3, #24592	@ 0x6010
 8001472:	80bb      	strh	r3, [r7, #4]
	i2c_transaction(0x6A, 0, CTRL1_XL_DATA, 2);  //write
 8001474:	1d3a      	adds	r2, r7, #4
 8001476:	2302      	movs	r3, #2
 8001478:	2100      	movs	r1, #0
 800147a:	206a      	movs	r0, #106	@ 0x6a
 800147c:	f7ff fdf8 	bl	8001070 <i2c_transaction>


	//writing to INT1 CTRL register in the LSM6DSR to configure register (address 0x6A, dir = 0, data= 0x0D01, len =8)
	//printf("works here too\n");
	uint8_t INT1_CTRL_read;
	uint8_t INT1_CTRL = 0x0D;
 8001480:	230d      	movs	r3, #13
 8001482:	71bb      	strb	r3, [r7, #6]
	uint8_t INT1_CTRL_DATA[2] = {0x0D, 0x01};
 8001484:	f240 130d 	movw	r3, #269	@ 0x10d
 8001488:	803b      	strh	r3, [r7, #0]
	i2c_transaction(0x6A, 0, INT1_CTRL_DATA, 2);
 800148a:	463a      	mov	r2, r7
 800148c:	2302      	movs	r3, #2
 800148e:	2100      	movs	r1, #0
 8001490:	206a      	movs	r0, #106	@ 0x6a
 8001492:	f7ff fded 	bl	8001070 <i2c_transaction>

	//printf("INT1_CTRL is %x \n", INT1_CTRL_read);
	//i2c_transaction(0x6A, 0, &INT1_CTRL, 1);

}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z){
 800149e:	b580      	push	{r7, lr}
 80014a0:	b088      	sub	sp, #32
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	60f8      	str	r0, [r7, #12]
 80014a6:	60b9      	str	r1, [r7, #8]
 80014a8:	607a      	str	r2, [r7, #4]

	//for x low and x high
	uint8_t reg_addyXL = 0x28;   //register address (x low)
 80014aa:	2328      	movs	r3, #40	@ 0x28
 80014ac:	77fb      	strb	r3, [r7, #31]
	uint8_t dataXL;   //declaring data array for the transaction function to read stuff into
	//repeat above for all register addresses

	i2c_transaction(0x6A, 0, &reg_addyXL, 1);
 80014ae:	f107 021f 	add.w	r2, r7, #31
 80014b2:	2301      	movs	r3, #1
 80014b4:	2100      	movs	r1, #0
 80014b6:	206a      	movs	r0, #106	@ 0x6a
 80014b8:	f7ff fdda 	bl	8001070 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataXL, 1);   //read in the 1 byte from x low
 80014bc:	f107 021e 	add.w	r2, r7, #30
 80014c0:	2301      	movs	r3, #1
 80014c2:	2101      	movs	r1, #1
 80014c4:	206a      	movs	r0, #106	@ 0x6a
 80014c6:	f7ff fdd3 	bl	8001070 <i2c_transaction>

	uint8_t reg_addyXH = 0x29;   //register address (x high)
 80014ca:	2329      	movs	r3, #41	@ 0x29
 80014cc:	777b      	strb	r3, [r7, #29]
	uint8_t dataXH;   //declaring data array for the transaction function to read stuff into


	i2c_transaction(0x6A, 0, &reg_addyXH, 1);
 80014ce:	f107 021d 	add.w	r2, r7, #29
 80014d2:	2301      	movs	r3, #1
 80014d4:	2100      	movs	r1, #0
 80014d6:	206a      	movs	r0, #106	@ 0x6a
 80014d8:	f7ff fdca 	bl	8001070 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataXH, 1);   //read in the 1 byte from x high
 80014dc:	f107 021c 	add.w	r2, r7, #28
 80014e0:	2301      	movs	r3, #1
 80014e2:	2101      	movs	r1, #1
 80014e4:	206a      	movs	r0, #106	@ 0x6a
 80014e6:	f7ff fdc3 	bl	8001070 <i2c_transaction>


	//for y low and y high

	uint8_t reg_addyYL = 0x2A;   //register address (y low)
 80014ea:	232a      	movs	r3, #42	@ 0x2a
 80014ec:	76fb      	strb	r3, [r7, #27]
	uint8_t dataYL;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyYL, 1);
 80014ee:	f107 021b 	add.w	r2, r7, #27
 80014f2:	2301      	movs	r3, #1
 80014f4:	2100      	movs	r1, #0
 80014f6:	206a      	movs	r0, #106	@ 0x6a
 80014f8:	f7ff fdba 	bl	8001070 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataYL, 1);   //read in the 1 byte from y low
 80014fc:	f107 021a 	add.w	r2, r7, #26
 8001500:	2301      	movs	r3, #1
 8001502:	2101      	movs	r1, #1
 8001504:	206a      	movs	r0, #106	@ 0x6a
 8001506:	f7ff fdb3 	bl	8001070 <i2c_transaction>


	uint8_t reg_addyYH = 0x2B;   //register address (y high)
 800150a:	232b      	movs	r3, #43	@ 0x2b
 800150c:	767b      	strb	r3, [r7, #25]
	uint8_t dataYH;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyYH, 1);
 800150e:	f107 0219 	add.w	r2, r7, #25
 8001512:	2301      	movs	r3, #1
 8001514:	2100      	movs	r1, #0
 8001516:	206a      	movs	r0, #106	@ 0x6a
 8001518:	f7ff fdaa 	bl	8001070 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataYH, 1);   //read in the 1 byte from y high
 800151c:	f107 0218 	add.w	r2, r7, #24
 8001520:	2301      	movs	r3, #1
 8001522:	2101      	movs	r1, #1
 8001524:	206a      	movs	r0, #106	@ 0x6a
 8001526:	f7ff fda3 	bl	8001070 <i2c_transaction>


	//for z low and z high
	uint8_t reg_addyZL = 0x2C;   //register address   (z low)
 800152a:	232c      	movs	r3, #44	@ 0x2c
 800152c:	75fb      	strb	r3, [r7, #23]
	uint8_t dataZL;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyZL, 1);
 800152e:	f107 0217 	add.w	r2, r7, #23
 8001532:	2301      	movs	r3, #1
 8001534:	2100      	movs	r1, #0
 8001536:	206a      	movs	r0, #106	@ 0x6a
 8001538:	f7ff fd9a 	bl	8001070 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataZL, 1);   //read in the 1 byte from z low
 800153c:	f107 0216 	add.w	r2, r7, #22
 8001540:	2301      	movs	r3, #1
 8001542:	2101      	movs	r1, #1
 8001544:	206a      	movs	r0, #106	@ 0x6a
 8001546:	f7ff fd93 	bl	8001070 <i2c_transaction>


	uint8_t reg_addyZH = 0x2D;   //register address (z high)
 800154a:	232d      	movs	r3, #45	@ 0x2d
 800154c:	757b      	strb	r3, [r7, #21]
	uint8_t dataZH;   //declaring data array for the transaction function to read stuff into

	i2c_transaction(0x6A, 0, &reg_addyZH, 1);
 800154e:	f107 0215 	add.w	r2, r7, #21
 8001552:	2301      	movs	r3, #1
 8001554:	2100      	movs	r1, #0
 8001556:	206a      	movs	r0, #106	@ 0x6a
 8001558:	f7ff fd8a 	bl	8001070 <i2c_transaction>
	i2c_transaction(0x6A, 1, &dataZH, 1);   //read in the 1 byte from z high
 800155c:	f107 0214 	add.w	r2, r7, #20
 8001560:	2301      	movs	r3, #1
 8001562:	2101      	movs	r1, #1
 8001564:	206a      	movs	r0, #106	@ 0x6a
 8001566:	f7ff fd83 	bl	8001070 <i2c_transaction>



	*x = (dataXH << 8 | dataXL);
 800156a:	7f3b      	ldrb	r3, [r7, #28]
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b21a      	sxth	r2, r3
 8001570:	7fbb      	ldrb	r3, [r7, #30]
 8001572:	b21b      	sxth	r3, r3
 8001574:	4313      	orrs	r3, r2
 8001576:	b21a      	sxth	r2, r3
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	801a      	strh	r2, [r3, #0]
	*y = (dataYH << 8 | dataYL);
 800157c:	7e3b      	ldrb	r3, [r7, #24]
 800157e:	021b      	lsls	r3, r3, #8
 8001580:	b21a      	sxth	r2, r3
 8001582:	7ebb      	ldrb	r3, [r7, #26]
 8001584:	b21b      	sxth	r3, r3
 8001586:	4313      	orrs	r3, r2
 8001588:	b21a      	sxth	r2, r3
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	801a      	strh	r2, [r3, #0]
	*z = (dataZH << 8 | dataZL);
 800158e:	7d3b      	ldrb	r3, [r7, #20]
 8001590:	021b      	lsls	r3, r3, #8
 8001592:	b21a      	sxth	r2, r3
 8001594:	7dbb      	ldrb	r3, [r7, #22]
 8001596:	b21b      	sxth	r3, r3
 8001598:	4313      	orrs	r3, r2
 800159a:	b21a      	sxth	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	801a      	strh	r2, [r3, #0]
}
 80015a0:	bf00      	nop
 80015a2:	3720      	adds	r7, #32
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80015b0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80015b4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d013      	beq.n	80015e8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80015c0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80015c4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80015c8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d00b      	beq.n	80015e8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80015d0:	e000      	b.n	80015d4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80015d2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80015d4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d0f9      	beq.n	80015d2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80015de:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	b2d2      	uxtb	r2, r2
 80015e6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80015e8:	687b      	ldr	r3, [r7, #4]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <_write>:
  * @brief  The application entry point.
  * @retval int
  */


int _write(int file, char *ptr, int len) {
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b086      	sub	sp, #24
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	60f8      	str	r0, [r7, #12]
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
	//ITM_SendChar('H');
    int i = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	617b      	str	r3, [r7, #20]
    for (i = 0; i < len; i++) {
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	e009      	b.n	8001620 <_write+0x2a>
        ITM_SendChar(*ptr++);
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	1c5a      	adds	r2, r3, #1
 8001610:	60ba      	str	r2, [r7, #8]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff ffc7 	bl	80015a8 <ITM_SendChar>
    for (i = 0; i < len; i++) {
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3301      	adds	r3, #1
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	429a      	cmp	r2, r3
 8001626:	dbf1      	blt.n	800160c <_write+0x16>
    }
    return len;
 8001628:	687b      	ldr	r3, [r7, #4]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3718      	adds	r7, #24
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <main>:

int main(void)
{
 8001634:	b590      	push	{r4, r7, lr}
 8001636:	b08d      	sub	sp, #52	@ 0x34
 8001638:	af02      	add	r7, sp, #8
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  leds_init();
 800163a:	f7ff fdcb 	bl	80011d4 <leds_init>
  HAL_Init();
 800163e:	f000 fc14 	bl	8001e6a <HAL_Init>

  //disable all clocks of all peripheals and enable only certain ones


//
  RCC->AHB1ENR = 0x00000000;
 8001642:	4b83      	ldr	r3, [pc, #524]	@ (8001850 <main+0x21c>)
 8001644:	2200      	movs	r2, #0
 8001646:	649a      	str	r2, [r3, #72]	@ 0x48
  RCC->AHB2ENR = 0x00000000;
 8001648:	4b81      	ldr	r3, [pc, #516]	@ (8001850 <main+0x21c>)
 800164a:	2200      	movs	r2, #0
 800164c:	64da      	str	r2, [r3, #76]	@ 0x4c
  RCC->AHB3ENR = 0x00000000;
 800164e:	4b80      	ldr	r3, [pc, #512]	@ (8001850 <main+0x21c>)
 8001650:	2200      	movs	r2, #0
 8001652:	651a      	str	r2, [r3, #80]	@ 0x50
  //RCC->APB1ENR1 = 0x00000000;
  //RCC->APB1ENR2 = 0x00000000;
  RCC->APB2ENR = 0x00000000;
 8001654:	4b7e      	ldr	r3, [pc, #504]	@ (8001850 <main+0x21c>)
 8001656:	2200      	movs	r2, #0
 8001658:	661a      	str	r2, [r3, #96]	@ 0x60
  //RCC->AHB1SMENR = 0x00000000;
  RCC->AHB2SMENR = 0x00000000;
 800165a:	4b7d      	ldr	r3, [pc, #500]	@ (8001850 <main+0x21c>)
 800165c:	2200      	movs	r2, #0
 800165e:	66da      	str	r2, [r3, #108]	@ 0x6c
  RCC->AHB3SMENR = 0x00000000;
 8001660:	4b7b      	ldr	r3, [pc, #492]	@ (8001850 <main+0x21c>)
 8001662:	2200      	movs	r2, #0
 8001664:	671a      	str	r2, [r3, #112]	@ 0x70
  RCC->APB2RSTR = 0x00000000;*/



  /* Configure the system clock */
  SystemClock_Config();
 8001666:	f000 f913 	bl	8001890 <SystemClock_Config>

  PWR->CR1 |= PWR_CR1_LPR;   //set LPR bit in CR1 register for low power run mode
 800166a:	4b7a      	ldr	r3, [pc, #488]	@ (8001854 <main+0x220>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a79      	ldr	r2, [pc, #484]	@ (8001854 <main+0x220>)
 8001670:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001674:	6013      	str	r3, [r2, #0]

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001676:	f000 f991 	bl	800199c <MX_GPIO_Init>
  MX_SPI3_Init();
 800167a:	f000 f951 	bl	8001920 <MX_SPI3_Init>

  //RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001684:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001688:	f000 ff7c 	bl	8002584 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800168c:	200a      	movs	r0, #10
 800168e:	f000 fc61 	bl	8001f54 <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 8001692:	2201      	movs	r2, #1
 8001694:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001698:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800169c:	f000 ff72 	bl	8002584 <HAL_GPIO_WritePin>

  ble_init();
 80016a0:	f7fe ffc2 	bl	8000628 <ble_init>



  HAL_Delay(10);
 80016a4:	200a      	movs	r0, #10
 80016a6:	f000 fc55 	bl	8001f54 <HAL_Delay>


  lptimer_init(LPTIM1);
 80016aa:	486b      	ldr	r0, [pc, #428]	@ (8001858 <main+0x224>)
 80016ac:	f7ff fe46 	bl	800133c <lptimer_init>
  i2c_init();
 80016b0:	f7ff fc46 	bl	8000f40 <i2c_init>
  lsm6dsl_init();
 80016b4:	f7ff fed6 	bl	8001464 <lsm6dsl_init>
  uint8_t nonDiscoverable = 0;// by default be nondiscoverable
 80016b8:	2300      	movs	r3, #0
 80016ba:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  setDiscoverability(0);   //make it nonDiscoverable
 80016be:	2000      	movs	r0, #0
 80016c0:	f7ff fc18 	bl	8000ef4 <setDiscoverability>
  int16_t prev_x = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	84fb      	strh	r3, [r7, #38]	@ 0x26
  int16_t prev_y = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
  int16_t prev_z = 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	847b      	strh	r3, [r7, #34]	@ 0x22
  printf("end of inits\n");
 80016d0:	4862      	ldr	r0, [pc, #392]	@ (800185c <main+0x228>)
 80016d2:	f002 fd33 	bl	800413c <puts>

	//put lost detection algorithm here
	//poll continuously the values of the output registers.

	if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80016d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d10b      	bne.n	80016f6 <main+0xc2>
 80016de:	2140      	movs	r1, #64	@ 0x40
 80016e0:	485f      	ldr	r0, [pc, #380]	@ (8001860 <main+0x22c>)
 80016e2:	f000 ff37 	bl	8002554 <HAL_GPIO_ReadPin>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d004      	beq.n	80016f6 <main+0xc2>
	catchBLE();
 80016ec:	f7ff f9cc 	bl	8000a88 <catchBLE>
	printf("it is here\n");
 80016f0:	485c      	ldr	r0, [pc, #368]	@ (8001864 <main+0x230>)
 80016f2:	f002 fd23 	bl	800413c <puts>
	// Loop forever
	}

	while(1) {
		if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80016f6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d108      	bne.n	8001710 <main+0xdc>
 80016fe:	2140      	movs	r1, #64	@ 0x40
 8001700:	4857      	ldr	r0, [pc, #348]	@ (8001860 <main+0x22c>)
 8001702:	f000 ff27 	bl	8002554 <HAL_GPIO_ReadPin>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <main+0xdc>
			catchBLE();
 800170c:	f7ff f9bc 	bl	8000a88 <catchBLE>
		}
		int16_t x;
		int16_t y;
		int16_t z;
		lsm6dsl_read_xyz(&x,&y,&z);
 8001710:	f107 021a 	add.w	r2, r7, #26
 8001714:	f107 011c 	add.w	r1, r7, #28
 8001718:	f107 031e 	add.w	r3, r7, #30
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff febe 	bl	800149e <lsm6dsl_read_xyz>
		if(!(prev_x == 0 && prev_y == 0 && prev_z == 0)) {
 8001722:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001726:	2b00      	cmp	r3, #0
 8001728:	d107      	bne.n	800173a <main+0x106>
 800172a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800172e:	2b00      	cmp	r3, #0
 8001730:	d103      	bne.n	800173a <main+0x106>
 8001732:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001736:	2b00      	cmp	r3, #0
 8001738:	d041      	beq.n	80017be <main+0x18a>
			if (abs(x - prev_x) >= threshold || abs(y - prev_y) >= threshold || abs(z - prev_z) >= threshold) {  //it is moving
 800173a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800173e:	461a      	mov	r2, r3
 8001740:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800174a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800174e:	4b46      	ldr	r3, [pc, #280]	@ (8001868 <main+0x234>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	da1b      	bge.n	800178e <main+0x15a>
 8001756:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800175a:	461a      	mov	r2, r3
 800175c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001766:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800176a:	4b3f      	ldr	r3, [pc, #252]	@ (8001868 <main+0x234>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	429a      	cmp	r2, r3
 8001770:	da0d      	bge.n	800178e <main+0x15a>
 8001772:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001776:	461a      	mov	r2, r3
 8001778:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001782:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001786:	4b38      	ldr	r3, [pc, #224]	@ (8001868 <main+0x234>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	db14      	blt.n	80017b8 <main+0x184>
				if(lostFlag == 1) {   //if lost, switch back to not lost and switch clock
 800178e:	4b37      	ldr	r3, [pc, #220]	@ (800186c <main+0x238>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d102      	bne.n	800179c <main+0x168>
					lostFlag = 0;
 8001796:	4b35      	ldr	r3, [pc, #212]	@ (800186c <main+0x238>)
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
					//SystemClock_Config();
					//TIM2->PSC = 999;
				}
				disconnectBLE();   //disconnect before setting discoverability to 0
 800179c:	f7ff fb52 	bl	8000e44 <disconnectBLE>
				setDiscoverability(0);    //make it nonDiscoverable
 80017a0:	2000      	movs	r0, #0
 80017a2:	f7ff fba7 	bl	8000ef4 <setDiscoverability>
				standbyBle();   //standbyBLE when it is in nonDIscoverable mode
 80017a6:	f7ff f859 	bl	800085c <standbyBle>
				startTimer = 0;   //stop the 1min timer since its not lost
 80017aa:	4b31      	ldr	r3, [pc, #196]	@ (8001870 <main+0x23c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
				counterup = 0;    //reset the lost timer
 80017b0:	4b30      	ldr	r3, [pc, #192]	@ (8001874 <main+0x240>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	e002      	b.n	80017be <main+0x18a>
			}
			else {  //it moved less than the threshold, so we say its lost
				startTimer = 1;
 80017b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001870 <main+0x23c>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	601a      	str	r2, [r3, #0]

			}
		}
		prev_x = x;   //set prev to be equal to the current x
 80017be:	8bfb      	ldrh	r3, [r7, #30]
 80017c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
		prev_y = y;
 80017c2:	8bbb      	ldrh	r3, [r7, #28]
 80017c4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		prev_z = z;
 80017c6:	8b7b      	ldrh	r3, [r7, #26]
 80017c8:	847b      	strh	r3, [r7, #34]	@ 0x22

		if(lostFlag) {   //if it is lost, set discoverable
 80017ca:	4b28      	ldr	r3, [pc, #160]	@ (800186c <main+0x238>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d014      	beq.n	80017fc <main+0x1c8>
			//printf("It's lost\n");
			setDiscoverability(1);
 80017d2:	2001      	movs	r0, #1
 80017d4:	f7ff fb8e 	bl	8000ef4 <setDiscoverability>
			//SystemClock_Config();
			//TIM2->PSC = 7999;
			//only turn on spi when we need it (when it is lost)
			//__HAL_RCC_SPI1_CLK_ENABLE();
			//__HAL_RCC_SPI2_CLK_ENABLE();
			__HAL_RCC_SPI3_CLK_ENABLE();
 80017d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001850 <main+0x21c>)
 80017da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017dc:	4a1c      	ldr	r2, [pc, #112]	@ (8001850 <main+0x21c>)
 80017de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80017e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001850 <main+0x21c>)
 80017e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	697b      	ldr	r3, [r7, #20]
			RCC->APB1SMENR1 |= RCC_APB1SMENR1_SPI3SMEN;
 80017f0:	4b17      	ldr	r3, [pc, #92]	@ (8001850 <main+0x21c>)
 80017f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80017f4:	4a16      	ldr	r2, [pc, #88]	@ (8001850 <main+0x21c>)
 80017f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017fa:	6793      	str	r3, [r2, #120]	@ 0x78

		}

		if(sendFlag) {
 80017fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001878 <main+0x244>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	2b00      	cmp	r3, #0
 8001804:	d01b      	beq.n	800183e <main+0x20a>
			// Send a string to the NORDIC UART service, remember to not include the newline
			unsigned char test_str[20] = "FMtag lost for";
 8001806:	4b1d      	ldr	r3, [pc, #116]	@ (800187c <main+0x248>)
 8001808:	463c      	mov	r4, r7
 800180a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800180c:	c407      	stmia	r4!, {r0, r1, r2}
 800180e:	8023      	strh	r3, [r4, #0]
 8001810:	3402      	adds	r4, #2
 8001812:	0c1b      	lsrs	r3, r3, #16
 8001814:	7023      	strb	r3, [r4, #0]
 8001816:	f107 030f 	add.w	r3, r7, #15
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	711a      	strb	r2, [r3, #4]
			snprintf(test_str, 20, "FMtag lost for %ds", numSeconds);
 8001820:	4b17      	ldr	r3, [pc, #92]	@ (8001880 <main+0x24c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4638      	mov	r0, r7
 8001826:	4a17      	ldr	r2, [pc, #92]	@ (8001884 <main+0x250>)
 8001828:	2114      	movs	r1, #20
 800182a:	f002 fc8f 	bl	800414c <sniprintf>
			updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, sizeof(test_str)-1, test_str);
 800182e:	463b      	mov	r3, r7
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	2313      	movs	r3, #19
 8001834:	2200      	movs	r2, #0
 8001836:	4914      	ldr	r1, [pc, #80]	@ (8001888 <main+0x254>)
 8001838:	4814      	ldr	r0, [pc, #80]	@ (800188c <main+0x258>)
 800183a:	f7ff faaf 	bl	8000d9c <updateCharValue>
		}

		sendFlag = 0;
 800183e:	4b0e      	ldr	r3, [pc, #56]	@ (8001878 <main+0x244>)
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
		//wait for interrupt instruction
		//suspend tick
		/*if(lostFlag == 0) {
			HAL_SuspendTick();
		}*/
		HAL_SuspendTick();
 8001844:	f000 fbaa 	bl	8001f9c <HAL_SuspendTick>
		__asm volatile ("wfi");
 8001848:	bf30      	wfi
		HAL_ResumeTick();
 800184a:	f000 fbb7 	bl	8001fbc <HAL_ResumeTick>
	while(1) {
 800184e:	e752      	b.n	80016f6 <main+0xc2>
 8001850:	40021000 	.word	0x40021000
 8001854:	40007000 	.word	0x40007000
 8001858:	40007c00 	.word	0x40007c00
 800185c:	08004e20 	.word	0x08004e20
 8001860:	48001000 	.word	0x48001000
 8001864:	08004e30 	.word	0x08004e30
 8001868:	2000015c 	.word	0x2000015c
 800186c:	20000304 	.word	0x20000304
 8001870:	20000308 	.word	0x20000308
 8001874:	20000300 	.word	0x20000300
 8001878:	20000310 	.word	0x20000310
 800187c:	08004e50 	.word	0x08004e50
 8001880:	2000030c 	.word	0x2000030c
 8001884:	08004e3c 	.word	0x08004e3c
 8001888:	200002f8 	.word	0x200002f8
 800188c:	200002f0 	.word	0x200002f0

08001890 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @attention This changes the System clock frequency, make sure you reflect that change in your timer
  * @retval None
  */
void SystemClock_Config(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b096      	sub	sp, #88	@ 0x58
 8001894:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001896:	f107 0314 	add.w	r3, r7, #20
 800189a:	2244      	movs	r2, #68	@ 0x44
 800189c:	2100      	movs	r1, #0
 800189e:	4618      	mov	r0, r3
 80018a0:	f002 fd60 	bl	8004364 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a4:	463b      	mov	r3, r7
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]
 80018ac:	609a      	str	r2, [r3, #8]
 80018ae:	60da      	str	r2, [r3, #12]
 80018b0:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80018b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80018b6:	f000 feaf 	bl	8002618 <HAL_PWREx_ControlVoltageScaling>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <SystemClock_Config+0x34>
	  {
		Error_Handler();
 80018c0:	f000 f904 	bl	8001acc <Error_Handler>
	  }

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80018c4:	2310      	movs	r3, #16
 80018c6:	617b      	str	r3, [r7, #20]
	  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018c8:	2301      	movs	r3, #1
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  RCC_OscInitStruct.MSICalibrationValue = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	633b      	str	r3, [r7, #48]	@ 0x30
	  // This lines changes system clock frequency
	  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;    //100khz
 80018d0:	2370      	movs	r3, #112	@ 0x70
 80018d2:	637b      	str	r3, [r7, #52]	@ 0x34


	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018d4:	2300      	movs	r3, #0
 80018d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	4618      	mov	r0, r3
 80018de:	f000 fef1 	bl	80026c4 <HAL_RCC_OscConfig>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <SystemClock_Config+0x5c>
	  {
		Error_Handler();
 80018e8:	f000 f8f0 	bl	8001acc <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ec:	230f      	movs	r3, #15
 80018ee:	603b      	str	r3, [r7, #0]
								  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80018f0:	2300      	movs	r3, #0
 80018f2:	607b      	str	r3, [r7, #4]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60bb      	str	r3, [r7, #8]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;   //scale down APB1 to lowest possible while still maintaining functionality
 80018f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018fc:	60fb      	str	r3, [r7, #12]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;   //scale down APB2 to lowest possible while still maintaining functionality
 80018fe:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001902:	613b      	str	r3, [r7, #16]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001904:	463b      	mov	r3, r7
 8001906:	2100      	movs	r1, #0
 8001908:	4618      	mov	r0, r3
 800190a:	f001 fab7 	bl	8002e7c <HAL_RCC_ClockConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <SystemClock_Config+0x88>
	  {
		Error_Handler();
 8001914:	f000 f8da 	bl	8001acc <Error_Handler>
	  }


}
 8001918:	bf00      	nop
 800191a:	3758      	adds	r7, #88	@ 0x58
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001924:	4b1b      	ldr	r3, [pc, #108]	@ (8001994 <MX_SPI3_Init+0x74>)
 8001926:	4a1c      	ldr	r2, [pc, #112]	@ (8001998 <MX_SPI3_Init+0x78>)
 8001928:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800192a:	4b1a      	ldr	r3, [pc, #104]	@ (8001994 <MX_SPI3_Init+0x74>)
 800192c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001930:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001932:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <MX_SPI3_Init+0x74>)
 8001934:	2200      	movs	r2, #0
 8001936:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001938:	4b16      	ldr	r3, [pc, #88]	@ (8001994 <MX_SPI3_Init+0x74>)
 800193a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800193e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001940:	4b14      	ldr	r3, [pc, #80]	@ (8001994 <MX_SPI3_Init+0x74>)
 8001942:	2200      	movs	r2, #0
 8001944:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001946:	4b13      	ldr	r3, [pc, #76]	@ (8001994 <MX_SPI3_Init+0x74>)
 8001948:	2200      	movs	r2, #0
 800194a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800194c:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <MX_SPI3_Init+0x74>)
 800194e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001952:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001954:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <MX_SPI3_Init+0x74>)
 8001956:	2200      	movs	r2, #0
 8001958:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800195a:	4b0e      	ldr	r3, [pc, #56]	@ (8001994 <MX_SPI3_Init+0x74>)
 800195c:	2200      	movs	r2, #0
 800195e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001960:	4b0c      	ldr	r3, [pc, #48]	@ (8001994 <MX_SPI3_Init+0x74>)
 8001962:	2200      	movs	r2, #0
 8001964:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001966:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <MX_SPI3_Init+0x74>)
 8001968:	2200      	movs	r2, #0
 800196a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800196c:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <MX_SPI3_Init+0x74>)
 800196e:	2207      	movs	r2, #7
 8001970:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <MX_SPI3_Init+0x74>)
 8001974:	2200      	movs	r2, #0
 8001976:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001978:	4b06      	ldr	r3, [pc, #24]	@ (8001994 <MX_SPI3_Init+0x74>)
 800197a:	2208      	movs	r2, #8
 800197c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800197e:	4805      	ldr	r0, [pc, #20]	@ (8001994 <MX_SPI3_Init+0x74>)
 8001980:	f001 fc68 	bl	8003254 <HAL_SPI_Init>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800198a:	f000 f89f 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000318 	.word	0x20000318
 8001998:	40003c00 	.word	0x40003c00

0800199c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08a      	sub	sp, #40	@ 0x28
 80019a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019b2:	4b43      	ldr	r3, [pc, #268]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b6:	4a42      	ldr	r2, [pc, #264]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019b8:	f043 0310 	orr.w	r3, r3, #16
 80019bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019be:	4b40      	ldr	r3, [pc, #256]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c2:	f003 0310 	and.w	r3, r3, #16
 80019c6:	613b      	str	r3, [r7, #16]
 80019c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ca:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ce:	4a3c      	ldr	r2, [pc, #240]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019d0:	f043 0301 	orr.w	r3, r3, #1
 80019d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019d6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e2:	4b37      	ldr	r3, [pc, #220]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e6:	4a36      	ldr	r2, [pc, #216]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019e8:	f043 0302 	orr.w	r3, r3, #2
 80019ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ee:	4b34      	ldr	r3, [pc, #208]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019fa:	4b31      	ldr	r3, [pc, #196]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fe:	4a30      	ldr	r2, [pc, #192]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 8001a00:	f043 0308 	orr.w	r3, r3, #8
 8001a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a06:	4b2e      	ldr	r3, [pc, #184]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0a:	f003 0308 	and.w	r3, r3, #8
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a12:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 8001a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a16:	4a2a      	ldr	r2, [pc, #168]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 8001a18:	f043 0304 	orr.w	r3, r3, #4
 8001a1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a1e:	4b28      	ldr	r3, [pc, #160]	@ (8001ac0 <MX_GPIO_Init+0x124>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a22:	f003 0304 	and.w	r3, r3, #4
 8001a26:	603b      	str	r3, [r7, #0]
 8001a28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	2120      	movs	r1, #32
 8001a2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a32:	f000 fda7 	bl	8002584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8001a36:	2201      	movs	r2, #1
 8001a38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a3c:	4821      	ldr	r0, [pc, #132]	@ (8001ac4 <MX_GPIO_Init+0x128>)
 8001a3e:	f000 fda1 	bl	8002584 <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 8001a42:	2201      	movs	r2, #1
 8001a44:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a4c:	f000 fd9a 	bl	8002584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 8001a50:	2340      	movs	r3, #64	@ 0x40
 8001a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a54:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4619      	mov	r1, r3
 8001a64:	4818      	ldr	r0, [pc, #96]	@ (8001ac8 <MX_GPIO_Init+0x12c>)
 8001a66:	f000 fbcb 	bl	8002200 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 8001a6a:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001a6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a70:	2301      	movs	r3, #1
 8001a72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7c:	f107 0314 	add.w	r3, r7, #20
 8001a80:	4619      	mov	r1, r3
 8001a82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a86:	f000 fbbb 	bl	8002200 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001a8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4808      	ldr	r0, [pc, #32]	@ (8001ac4 <MX_GPIO_Init+0x128>)
 8001aa4:	f000 fbac 	bl	8002200 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2100      	movs	r1, #0
 8001aac:	2017      	movs	r0, #23
 8001aae:	f000 fb70 	bl	8002192 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ab2:	2017      	movs	r0, #23
 8001ab4:	f000 fb89 	bl	80021ca <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ab8:	bf00      	nop
 8001aba:	3728      	adds	r7, #40	@ 0x28
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	48000c00 	.word	0x48000c00
 8001ac8:	48001000 	.word	0x48001000

08001acc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ad0:	b672      	cpsid	i
}
 8001ad2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <Error_Handler+0x8>

08001ad8 <LPTIM1_IRQHandler>:
//
//		numSeconds = (unsigned int)(floor((counterup-2)*5));
//	}
//}
void LPTIM1_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
    // Check if the autoreload match interrupt flag is set
    if (LPTIM1->ISR & LPTIM_ISR_ARRM) {
 8001adc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b50 <LPTIM1_IRQHandler+0x78>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d030      	beq.n	8001b4a <LPTIM1_IRQHandler+0x72>
        // Clear the autoreload match interrupt flag
        LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
 8001ae8:	4b19      	ldr	r3, [pc, #100]	@ (8001b50 <LPTIM1_IRQHandler+0x78>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	4a18      	ldr	r2, [pc, #96]	@ (8001b50 <LPTIM1_IRQHandler+0x78>)
 8001aee:	f043 0302 	orr.w	r3, r3, #2
 8001af2:	6053      	str	r3, [r2, #4]

        // Handle the timer logic
        if (startTimer == 1) {
 8001af4:	4b17      	ldr	r3, [pc, #92]	@ (8001b54 <LPTIM1_IRQHandler+0x7c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d104      	bne.n	8001b06 <LPTIM1_IRQHandler+0x2e>
            counterup++;
 8001afc:	4b16      	ldr	r3, [pc, #88]	@ (8001b58 <LPTIM1_IRQHandler+0x80>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	3301      	adds	r3, #1
 8001b02:	4a15      	ldr	r2, [pc, #84]	@ (8001b58 <LPTIM1_IRQHandler+0x80>)
 8001b04:	6013      	str	r3, [r2, #0]
        }
        if (counterup >= 2) {
 8001b06:	4b14      	ldr	r3, [pc, #80]	@ (8001b58 <LPTIM1_IRQHandler+0x80>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	dd1d      	ble.n	8001b4a <LPTIM1_IRQHandler+0x72>
            lostFlag = 1;
 8001b0e:	4b13      	ldr	r3, [pc, #76]	@ (8001b5c <LPTIM1_IRQHandler+0x84>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	601a      	str	r2, [r3, #0]
            if ((counterup % 2) == 0) {
 8001b14:	4b10      	ldr	r3, [pc, #64]	@ (8001b58 <LPTIM1_IRQHandler+0x80>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d102      	bne.n	8001b26 <LPTIM1_IRQHandler+0x4e>
                sendFlag = 1;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	@ (8001b60 <LPTIM1_IRQHandler+0x88>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	701a      	strb	r2, [r3, #0]
            }
            numSeconds = (unsigned int)(floor((counterup - 2) * 5));
 8001b26:	4b0c      	ldr	r3, [pc, #48]	@ (8001b58 <LPTIM1_IRQHandler+0x80>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	1e9a      	subs	r2, r3, #2
 8001b2c:	4613      	mov	r3, r2
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fcee 	bl	8000514 <__aeabi_i2d>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f7fe fd52 	bl	80005e8 <__aeabi_d2uiz>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4a07      	ldr	r2, [pc, #28]	@ (8001b64 <LPTIM1_IRQHandler+0x8c>)
 8001b48:	6013      	str	r3, [r2, #0]
        }
    }
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40007c00 	.word	0x40007c00
 8001b54:	20000308 	.word	0x20000308
 8001b58:	20000300 	.word	0x20000300
 8001b5c:	20000304 	.word	0x20000304
 8001b60:	20000310 	.word	0x20000310
 8001b64:	2000030c 	.word	0x2000030c

08001b68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bac <HAL_MspInit+0x44>)
 8001b70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b72:	4a0e      	ldr	r2, [pc, #56]	@ (8001bac <HAL_MspInit+0x44>)
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bac <HAL_MspInit+0x44>)
 8001b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b86:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <HAL_MspInit+0x44>)
 8001b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8a:	4a08      	ldr	r2, [pc, #32]	@ (8001bac <HAL_MspInit+0x44>)
 8001b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b92:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <HAL_MspInit+0x44>)
 8001b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b9a:	603b      	str	r3, [r7, #0]
 8001b9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	40021000 	.word	0x40021000

08001bb0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08a      	sub	sp, #40	@ 0x28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	f107 0314 	add.w	r3, r7, #20
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a17      	ldr	r2, [pc, #92]	@ (8001c2c <HAL_SPI_MspInit+0x7c>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d128      	bne.n	8001c24 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001bd2:	4b17      	ldr	r3, [pc, #92]	@ (8001c30 <HAL_SPI_MspInit+0x80>)
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd6:	4a16      	ldr	r2, [pc, #88]	@ (8001c30 <HAL_SPI_MspInit+0x80>)
 8001bd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bde:	4b14      	ldr	r3, [pc, #80]	@ (8001c30 <HAL_SPI_MspInit+0x80>)
 8001be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bea:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_SPI_MspInit+0x80>)
 8001bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bee:	4a10      	ldr	r2, [pc, #64]	@ (8001c30 <HAL_SPI_MspInit+0x80>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c30 <HAL_SPI_MspInit+0x80>)
 8001bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001c02:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c14:	2306      	movs	r3, #6
 8001c16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c18:	f107 0314 	add.w	r3, r7, #20
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <HAL_SPI_MspInit+0x84>)
 8001c20:	f000 faee 	bl	8002200 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001c24:	bf00      	nop
 8001c26:	3728      	adds	r7, #40	@ 0x28
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40003c00 	.word	0x40003c00
 8001c30:	40021000 	.word	0x40021000
 8001c34:	48000800 	.word	0x48000800

08001c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <NMI_Handler+0x4>

08001c40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <HardFault_Handler+0x4>

08001c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <MemManage_Handler+0x4>

08001c50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <BusFault_Handler+0x4>

08001c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <UsageFault_Handler+0x4>

08001c60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c8e:	f000 f941 	bl	8001f14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	@ (8001cac <EXTI9_5_IRQHandler+0x14>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 8001ca2:	2040      	movs	r0, #64	@ 0x40
 8001ca4:	f000 fc86 	bl	80025b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000314 	.word	0x20000314

08001cb0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	e00a      	b.n	8001cd8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cc2:	f3af 8000 	nop.w
 8001cc6:	4601      	mov	r1, r0
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	1c5a      	adds	r2, r3, #1
 8001ccc:	60ba      	str	r2, [r7, #8]
 8001cce:	b2ca      	uxtb	r2, r1
 8001cd0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	617b      	str	r3, [r7, #20]
 8001cd8:	697a      	ldr	r2, [r7, #20]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	dbf0      	blt.n	8001cc2 <_read+0x12>
	}

return len;
 8001ce0:	687b      	ldr	r3, [r7, #4]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001cf4:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <_sbrk+0x50>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d102      	bne.n	8001d02 <_sbrk+0x16>
		heap_end = &end;
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d3c <_sbrk+0x50>)
 8001cfe:	4a10      	ldr	r2, [pc, #64]	@ (8001d40 <_sbrk+0x54>)
 8001d00:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d02:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <_sbrk+0x50>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <_sbrk+0x50>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	4413      	add	r3, r2
 8001d10:	466a      	mov	r2, sp
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d907      	bls.n	8001d26 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001d16:	f002 fb83 	bl	8004420 <__errno>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	220c      	movs	r2, #12
 8001d1e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001d20:	f04f 33ff 	mov.w	r3, #4294967295
 8001d24:	e006      	b.n	8001d34 <_sbrk+0x48>
	}

	heap_end += incr;
 8001d26:	4b05      	ldr	r3, [pc, #20]	@ (8001d3c <_sbrk+0x50>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	4a03      	ldr	r2, [pc, #12]	@ (8001d3c <_sbrk+0x50>)
 8001d30:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d32:	68fb      	ldr	r3, [r7, #12]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	2000037c 	.word	0x2000037c
 8001d40:	200004d0 	.word	0x200004d0

08001d44 <_close>:

int _close(int file)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
	return -1;
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d6c:	605a      	str	r2, [r3, #4]
	return 0;
 8001d6e:	2300      	movs	r3, #0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <_isatty>:

int _isatty(int file)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
	return 1;
 8001d84:	2301      	movs	r3, #1
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d92:	b480      	push	{r7}
 8001d94:	b085      	sub	sp, #20
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	60f8      	str	r0, [r7, #12]
 8001d9a:	60b9      	str	r1, [r7, #8]
 8001d9c:	607a      	str	r2, [r7, #4]
	return 0;
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3714      	adds	r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001db0:	4b17      	ldr	r3, [pc, #92]	@ (8001e10 <SystemInit+0x64>)
 8001db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001db6:	4a16      	ldr	r2, [pc, #88]	@ (8001e10 <SystemInit+0x64>)
 8001db8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001dc0:	4b14      	ldr	r3, [pc, #80]	@ (8001e14 <SystemInit+0x68>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a13      	ldr	r2, [pc, #76]	@ (8001e14 <SystemInit+0x68>)
 8001dc6:	f043 0301 	orr.w	r3, r3, #1
 8001dca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <SystemInit+0x68>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001dd2:	4b10      	ldr	r3, [pc, #64]	@ (8001e14 <SystemInit+0x68>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8001e14 <SystemInit+0x68>)
 8001dd8:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001ddc:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001de0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001de2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <SystemInit+0x68>)
 8001de4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001de8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001dea:	4b0a      	ldr	r3, [pc, #40]	@ (8001e14 <SystemInit+0x68>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a09      	ldr	r2, [pc, #36]	@ (8001e14 <SystemInit+0x68>)
 8001df0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001df4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001df6:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <SystemInit+0x68>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001dfc:	4b04      	ldr	r3, [pc, #16]	@ (8001e10 <SystemInit+0x64>)
 8001dfe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e02:	609a      	str	r2, [r3, #8]
#endif
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	e000ed00 	.word	0xe000ed00
 8001e14:	40021000 	.word	0x40021000

08001e18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e1c:	f7ff ffc6 	bl	8001dac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e20:	480c      	ldr	r0, [pc, #48]	@ (8001e54 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e22:	490d      	ldr	r1, [pc, #52]	@ (8001e58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e24:	4a0d      	ldr	r2, [pc, #52]	@ (8001e5c <LoopForever+0xe>)
  movs r3, #0
 8001e26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e28:	e002      	b.n	8001e30 <LoopCopyDataInit>

08001e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e2e:	3304      	adds	r3, #4

08001e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e30:	18c4      	adds	r4, r0, r3
   cmp r4, r1
 8001e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e34:	d3f9      	bcc.n	8001e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e36:	4a0a      	ldr	r2, [pc, #40]	@ (8001e60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e38:	4c0a      	ldr	r4, [pc, #40]	@ (8001e64 <LoopForever+0x16>)
  movs r3, #0
 8001e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e3c:	e001      	b.n	8001e42 <LoopFillZerobss>

08001e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e40:	3204      	adds	r2, #4

08001e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e44:	d3fb      	bcc.n	8001e3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e46:	f002 faf1 	bl	800442c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e4a:	f7ff fbf3 	bl	8001634 <main>

08001e4e <LoopForever>:

LoopForever:
    b LoopForever
 8001e4e:	e7fe      	b.n	8001e4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e58:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8001e5c:	08004ee8 	.word	0x08004ee8
  ldr r2, =_sbss
 8001e60:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8001e64:	200004d0 	.word	0x200004d0

08001e68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e68:	e7fe      	b.n	8001e68 <ADC1_2_IRQHandler>

08001e6a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e74:	2003      	movs	r0, #3
 8001e76:	f000 f981 	bl	800217c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f000 f80e 	bl	8001e9c <HAL_InitTick>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d002      	beq.n	8001e8c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	71fb      	strb	r3, [r7, #7]
 8001e8a:	e001      	b.n	8001e90 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e8c:	f7ff fe6c 	bl	8001b68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e90:	79fb      	ldrb	r3, [r7, #7]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
	...

08001e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ea8:	4b17      	ldr	r3, [pc, #92]	@ (8001f08 <HAL_InitTick+0x6c>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d023      	beq.n	8001ef8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001eb0:	4b16      	ldr	r3, [pc, #88]	@ (8001f0c <HAL_InitTick+0x70>)
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	4b14      	ldr	r3, [pc, #80]	@ (8001f08 <HAL_InitTick+0x6c>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	4619      	mov	r1, r3
 8001eba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ebe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f000 f98d 	bl	80021e6 <HAL_SYSTICK_Config>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d10f      	bne.n	8001ef2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2b0f      	cmp	r3, #15
 8001ed6:	d809      	bhi.n	8001eec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	6879      	ldr	r1, [r7, #4]
 8001edc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ee0:	f000 f957 	bl	8002192 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ee4:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <HAL_InitTick+0x74>)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6013      	str	r3, [r2, #0]
 8001eea:	e007      	b.n	8001efc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	73fb      	strb	r3, [r7, #15]
 8001ef0:	e004      	b.n	8001efc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	73fb      	strb	r3, [r7, #15]
 8001ef6:	e001      	b.n	8001efc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000168 	.word	0x20000168
 8001f0c:	20000160 	.word	0x20000160
 8001f10:	20000164 	.word	0x20000164

08001f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <HAL_IncTick+0x20>)
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <HAL_IncTick+0x24>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4413      	add	r3, r2
 8001f24:	4a04      	ldr	r2, [pc, #16]	@ (8001f38 <HAL_IncTick+0x24>)
 8001f26:	6013      	str	r3, [r2, #0]
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	20000168 	.word	0x20000168
 8001f38:	20000380 	.word	0x20000380

08001f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f40:	4b03      	ldr	r3, [pc, #12]	@ (8001f50 <HAL_GetTick+0x14>)
 8001f42:	681b      	ldr	r3, [r3, #0]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	20000380 	.word	0x20000380

08001f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f5c:	f7ff ffee 	bl	8001f3c <HAL_GetTick>
 8001f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f6c:	d005      	beq.n	8001f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <HAL_Delay+0x44>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	461a      	mov	r2, r3
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4413      	add	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f7a:	bf00      	nop
 8001f7c:	f7ff ffde 	bl	8001f3c <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d8f7      	bhi.n	8001f7c <HAL_Delay+0x28>
  {
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	bf00      	nop
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	20000168 	.word	0x20000168

08001f9c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001fa0:	4b05      	ldr	r3, [pc, #20]	@ (8001fb8 <HAL_SuspendTick+0x1c>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a04      	ldr	r2, [pc, #16]	@ (8001fb8 <HAL_SuspendTick+0x1c>)
 8001fa6:	f023 0302 	bic.w	r3, r3, #2
 8001faa:	6013      	str	r3, [r2, #0]
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	e000e010 	.word	0xe000e010

08001fbc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <HAL_ResumeTick+0x1c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a04      	ldr	r2, [pc, #16]	@ (8001fd8 <HAL_ResumeTick+0x1c>)
 8001fc6:	f043 0302 	orr.w	r3, r3, #2
 8001fca:	6013      	str	r3, [r2, #0]
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	e000e010 	.word	0xe000e010

08001fdc <__NVIC_SetPriorityGrouping>:
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f003 0307 	and.w	r3, r3, #7
 8001fea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fec:	4b0c      	ldr	r3, [pc, #48]	@ (8002020 <__NVIC_SetPriorityGrouping+0x44>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ff2:	68ba      	ldr	r2, [r7, #8]
 8001ff4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002004:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002008:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800200c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800200e:	4a04      	ldr	r2, [pc, #16]	@ (8002020 <__NVIC_SetPriorityGrouping+0x44>)
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	60d3      	str	r3, [r2, #12]
}
 8002014:	bf00      	nop
 8002016:	3714      	adds	r7, #20
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	e000ed00 	.word	0xe000ed00

08002024 <__NVIC_GetPriorityGrouping>:
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002028:	4b04      	ldr	r3, [pc, #16]	@ (800203c <__NVIC_GetPriorityGrouping+0x18>)
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	0a1b      	lsrs	r3, r3, #8
 800202e:	f003 0307 	and.w	r3, r3, #7
}
 8002032:	4618      	mov	r0, r3
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	e000ed00 	.word	0xe000ed00

08002040 <__NVIC_EnableIRQ>:
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800204a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204e:	2b00      	cmp	r3, #0
 8002050:	db0b      	blt.n	800206a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002052:	79fb      	ldrb	r3, [r7, #7]
 8002054:	f003 021f 	and.w	r2, r3, #31
 8002058:	4907      	ldr	r1, [pc, #28]	@ (8002078 <__NVIC_EnableIRQ+0x38>)
 800205a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205e:	095b      	lsrs	r3, r3, #5
 8002060:	2001      	movs	r0, #1
 8002062:	fa00 f202 	lsl.w	r2, r0, r2
 8002066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800206a:	bf00      	nop
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	e000e100 	.word	0xe000e100

0800207c <__NVIC_SetPriority>:
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	6039      	str	r1, [r7, #0]
 8002086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208c:	2b00      	cmp	r3, #0
 800208e:	db0a      	blt.n	80020a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	b2da      	uxtb	r2, r3
 8002094:	490c      	ldr	r1, [pc, #48]	@ (80020c8 <__NVIC_SetPriority+0x4c>)
 8002096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209a:	0112      	lsls	r2, r2, #4
 800209c:	b2d2      	uxtb	r2, r2
 800209e:	440b      	add	r3, r1
 80020a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80020a4:	e00a      	b.n	80020bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	4908      	ldr	r1, [pc, #32]	@ (80020cc <__NVIC_SetPriority+0x50>)
 80020ac:	79fb      	ldrb	r3, [r7, #7]
 80020ae:	f003 030f 	and.w	r3, r3, #15
 80020b2:	3b04      	subs	r3, #4
 80020b4:	0112      	lsls	r2, r2, #4
 80020b6:	b2d2      	uxtb	r2, r2
 80020b8:	440b      	add	r3, r1
 80020ba:	761a      	strb	r2, [r3, #24]
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	e000e100 	.word	0xe000e100
 80020cc:	e000ed00 	.word	0xe000ed00

080020d0 <NVIC_EncodePriority>:
{
 80020d0:	b480      	push	{r7}
 80020d2:	b089      	sub	sp, #36	@ 0x24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f003 0307 	and.w	r3, r3, #7
 80020e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	f1c3 0307 	rsb	r3, r3, #7
 80020ea:	2b04      	cmp	r3, #4
 80020ec:	bf28      	it	cs
 80020ee:	2304      	movcs	r3, #4
 80020f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	3304      	adds	r3, #4
 80020f6:	2b06      	cmp	r3, #6
 80020f8:	d902      	bls.n	8002100 <NVIC_EncodePriority+0x30>
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	3b03      	subs	r3, #3
 80020fe:	e000      	b.n	8002102 <NVIC_EncodePriority+0x32>
 8002100:	2300      	movs	r3, #0
 8002102:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002104:	f04f 32ff 	mov.w	r2, #4294967295
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	43da      	mvns	r2, r3
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	401a      	ands	r2, r3
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002118:	f04f 31ff 	mov.w	r1, #4294967295
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	fa01 f303 	lsl.w	r3, r1, r3
 8002122:	43d9      	mvns	r1, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002128:	4313      	orrs	r3, r2
}
 800212a:	4618      	mov	r0, r3
 800212c:	3724      	adds	r7, #36	@ 0x24
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
	...

08002138 <SysTick_Config>:
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3b01      	subs	r3, #1
 8002144:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002148:	d301      	bcc.n	800214e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800214a:	2301      	movs	r3, #1
 800214c:	e00f      	b.n	800216e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800214e:	4a0a      	ldr	r2, [pc, #40]	@ (8002178 <SysTick_Config+0x40>)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3b01      	subs	r3, #1
 8002154:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002156:	210f      	movs	r1, #15
 8002158:	f04f 30ff 	mov.w	r0, #4294967295
 800215c:	f7ff ff8e 	bl	800207c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002160:	4b05      	ldr	r3, [pc, #20]	@ (8002178 <SysTick_Config+0x40>)
 8002162:	2200      	movs	r2, #0
 8002164:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002166:	4b04      	ldr	r3, [pc, #16]	@ (8002178 <SysTick_Config+0x40>)
 8002168:	2207      	movs	r2, #7
 800216a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	e000e010 	.word	0xe000e010

0800217c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7ff ff29 	bl	8001fdc <__NVIC_SetPriorityGrouping>
}
 800218a:	bf00      	nop
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b086      	sub	sp, #24
 8002196:	af00      	add	r7, sp, #0
 8002198:	4603      	mov	r3, r0
 800219a:	60b9      	str	r1, [r7, #8]
 800219c:	607a      	str	r2, [r7, #4]
 800219e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021a4:	f7ff ff3e 	bl	8002024 <__NVIC_GetPriorityGrouping>
 80021a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	68b9      	ldr	r1, [r7, #8]
 80021ae:	6978      	ldr	r0, [r7, #20]
 80021b0:	f7ff ff8e 	bl	80020d0 <NVIC_EncodePriority>
 80021b4:	4602      	mov	r2, r0
 80021b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ba:	4611      	mov	r1, r2
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff ff5d 	bl	800207c <__NVIC_SetPriority>
}
 80021c2:	bf00      	nop
 80021c4:	3718      	adds	r7, #24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b082      	sub	sp, #8
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	4603      	mov	r3, r0
 80021d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff ff31 	bl	8002040 <__NVIC_EnableIRQ>
}
 80021de:	bf00      	nop
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b082      	sub	sp, #8
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f7ff ffa2 	bl	8002138 <SysTick_Config>
 80021f4:	4603      	mov	r3, r0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
	...

08002200 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002200:	b480      	push	{r7}
 8002202:	b087      	sub	sp, #28
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800220e:	e17f      	b.n	8002510 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	2101      	movs	r1, #1
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	fa01 f303 	lsl.w	r3, r1, r3
 800221c:	4013      	ands	r3, r2
 800221e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2b00      	cmp	r3, #0
 8002224:	f000 8171 	beq.w	800250a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 0303 	and.w	r3, r3, #3
 8002230:	2b01      	cmp	r3, #1
 8002232:	d005      	beq.n	8002240 <HAL_GPIO_Init+0x40>
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	2b02      	cmp	r3, #2
 800223e:	d130      	bne.n	80022a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	2203      	movs	r2, #3
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	4013      	ands	r3, r2
 8002256:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	68da      	ldr	r2, [r3, #12]
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002276:	2201      	movs	r2, #1
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	fa02 f303 	lsl.w	r3, r2, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	4013      	ands	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	091b      	lsrs	r3, r3, #4
 800228c:	f003 0201 	and.w	r2, r3, #1
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	2b03      	cmp	r3, #3
 80022ac:	d118      	bne.n	80022e0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80022b4:	2201      	movs	r2, #1
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	4013      	ands	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	08db      	lsrs	r3, r3, #3
 80022ca:	f003 0201 	and.w	r2, r3, #1
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 0303 	and.w	r3, r3, #3
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d017      	beq.n	800231c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	2203      	movs	r2, #3
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	4013      	ands	r3, r2
 8002302:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	689a      	ldr	r2, [r3, #8]
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	4313      	orrs	r3, r2
 8002314:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0303 	and.w	r3, r3, #3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d123      	bne.n	8002370 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	08da      	lsrs	r2, r3, #3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3208      	adds	r2, #8
 8002330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002334:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	f003 0307 	and.w	r3, r3, #7
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	220f      	movs	r2, #15
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	4013      	ands	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	691a      	ldr	r2, [r3, #16]
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	4313      	orrs	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	08da      	lsrs	r2, r3, #3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	3208      	adds	r2, #8
 800236a:	6939      	ldr	r1, [r7, #16]
 800236c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	2203      	movs	r2, #3
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	43db      	mvns	r3, r3
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	4013      	ands	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 0203 	and.w	r2, r3, #3
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	4313      	orrs	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f000 80ac 	beq.w	800250a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b2:	4b5f      	ldr	r3, [pc, #380]	@ (8002530 <HAL_GPIO_Init+0x330>)
 80023b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023b6:	4a5e      	ldr	r2, [pc, #376]	@ (8002530 <HAL_GPIO_Init+0x330>)
 80023b8:	f043 0301 	orr.w	r3, r3, #1
 80023bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80023be:	4b5c      	ldr	r3, [pc, #368]	@ (8002530 <HAL_GPIO_Init+0x330>)
 80023c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023ca:	4a5a      	ldr	r2, [pc, #360]	@ (8002534 <HAL_GPIO_Init+0x334>)
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	089b      	lsrs	r3, r3, #2
 80023d0:	3302      	adds	r3, #2
 80023d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	220f      	movs	r2, #15
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43db      	mvns	r3, r3
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80023f4:	d025      	beq.n	8002442 <HAL_GPIO_Init+0x242>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a4f      	ldr	r2, [pc, #316]	@ (8002538 <HAL_GPIO_Init+0x338>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d01f      	beq.n	800243e <HAL_GPIO_Init+0x23e>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a4e      	ldr	r2, [pc, #312]	@ (800253c <HAL_GPIO_Init+0x33c>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d019      	beq.n	800243a <HAL_GPIO_Init+0x23a>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a4d      	ldr	r2, [pc, #308]	@ (8002540 <HAL_GPIO_Init+0x340>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d013      	beq.n	8002436 <HAL_GPIO_Init+0x236>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a4c      	ldr	r2, [pc, #304]	@ (8002544 <HAL_GPIO_Init+0x344>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d00d      	beq.n	8002432 <HAL_GPIO_Init+0x232>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a4b      	ldr	r2, [pc, #300]	@ (8002548 <HAL_GPIO_Init+0x348>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d007      	beq.n	800242e <HAL_GPIO_Init+0x22e>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a4a      	ldr	r2, [pc, #296]	@ (800254c <HAL_GPIO_Init+0x34c>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d101      	bne.n	800242a <HAL_GPIO_Init+0x22a>
 8002426:	2306      	movs	r3, #6
 8002428:	e00c      	b.n	8002444 <HAL_GPIO_Init+0x244>
 800242a:	2307      	movs	r3, #7
 800242c:	e00a      	b.n	8002444 <HAL_GPIO_Init+0x244>
 800242e:	2305      	movs	r3, #5
 8002430:	e008      	b.n	8002444 <HAL_GPIO_Init+0x244>
 8002432:	2304      	movs	r3, #4
 8002434:	e006      	b.n	8002444 <HAL_GPIO_Init+0x244>
 8002436:	2303      	movs	r3, #3
 8002438:	e004      	b.n	8002444 <HAL_GPIO_Init+0x244>
 800243a:	2302      	movs	r3, #2
 800243c:	e002      	b.n	8002444 <HAL_GPIO_Init+0x244>
 800243e:	2301      	movs	r3, #1
 8002440:	e000      	b.n	8002444 <HAL_GPIO_Init+0x244>
 8002442:	2300      	movs	r3, #0
 8002444:	697a      	ldr	r2, [r7, #20]
 8002446:	f002 0203 	and.w	r2, r2, #3
 800244a:	0092      	lsls	r2, r2, #2
 800244c:	4093      	lsls	r3, r2
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	4313      	orrs	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002454:	4937      	ldr	r1, [pc, #220]	@ (8002534 <HAL_GPIO_Init+0x334>)
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	089b      	lsrs	r3, r3, #2
 800245a:	3302      	adds	r3, #2
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002462:	4b3b      	ldr	r3, [pc, #236]	@ (8002550 <HAL_GPIO_Init+0x350>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	43db      	mvns	r3, r3
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4013      	ands	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4313      	orrs	r3, r2
 8002484:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002486:	4a32      	ldr	r2, [pc, #200]	@ (8002550 <HAL_GPIO_Init+0x350>)
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800248c:	4b30      	ldr	r3, [pc, #192]	@ (8002550 <HAL_GPIO_Init+0x350>)
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	43db      	mvns	r3, r3
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024b0:	4a27      	ldr	r2, [pc, #156]	@ (8002550 <HAL_GPIO_Init+0x350>)
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80024b6:	4b26      	ldr	r3, [pc, #152]	@ (8002550 <HAL_GPIO_Init+0x350>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	43db      	mvns	r3, r3
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	4013      	ands	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024da:	4a1d      	ldr	r2, [pc, #116]	@ (8002550 <HAL_GPIO_Init+0x350>)
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80024e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002550 <HAL_GPIO_Init+0x350>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	43db      	mvns	r3, r3
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	4013      	ands	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d003      	beq.n	8002504 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	4313      	orrs	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002504:	4a12      	ldr	r2, [pc, #72]	@ (8002550 <HAL_GPIO_Init+0x350>)
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	3301      	adds	r3, #1
 800250e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	fa22 f303 	lsr.w	r3, r2, r3
 800251a:	2b00      	cmp	r3, #0
 800251c:	f47f ae78 	bne.w	8002210 <HAL_GPIO_Init+0x10>
  }
}
 8002520:	bf00      	nop
 8002522:	bf00      	nop
 8002524:	371c      	adds	r7, #28
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	40021000 	.word	0x40021000
 8002534:	40010000 	.word	0x40010000
 8002538:	48000400 	.word	0x48000400
 800253c:	48000800 	.word	0x48000800
 8002540:	48000c00 	.word	0x48000c00
 8002544:	48001000 	.word	0x48001000
 8002548:	48001400 	.word	0x48001400
 800254c:	48001800 	.word	0x48001800
 8002550:	40010400 	.word	0x40010400

08002554 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	460b      	mov	r3, r1
 800255e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	691a      	ldr	r2, [r3, #16]
 8002564:	887b      	ldrh	r3, [r7, #2]
 8002566:	4013      	ands	r3, r2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d002      	beq.n	8002572 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800256c:	2301      	movs	r3, #1
 800256e:	73fb      	strb	r3, [r7, #15]
 8002570:	e001      	b.n	8002576 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002572:	2300      	movs	r3, #0
 8002574:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002576:	7bfb      	ldrb	r3, [r7, #15]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	807b      	strh	r3, [r7, #2]
 8002590:	4613      	mov	r3, r2
 8002592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002594:	787b      	ldrb	r3, [r7, #1]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800259a:	887a      	ldrh	r2, [r7, #2]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025a0:	e002      	b.n	80025a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025a2:	887a      	ldrh	r2, [r7, #2]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80025be:	4b08      	ldr	r3, [pc, #32]	@ (80025e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025c0:	695a      	ldr	r2, [r3, #20]
 80025c2:	88fb      	ldrh	r3, [r7, #6]
 80025c4:	4013      	ands	r3, r2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d006      	beq.n	80025d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025ca:	4a05      	ldr	r2, [pc, #20]	@ (80025e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025cc:	88fb      	ldrh	r3, [r7, #6]
 80025ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025d0:	88fb      	ldrh	r3, [r7, #6]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f000 f806 	bl	80025e4 <HAL_GPIO_EXTI_Callback>
  }
}
 80025d8:	bf00      	nop
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40010400 	.word	0x40010400

080025e4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
	...

080025fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002600:	4b04      	ldr	r3, [pc, #16]	@ (8002614 <HAL_PWREx_GetVoltageRange+0x18>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002608:	4618      	mov	r0, r3
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40007000 	.word	0x40007000

08002618 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002626:	d130      	bne.n	800268a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002628:	4b23      	ldr	r3, [pc, #140]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002634:	d038      	beq.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002636:	4b20      	ldr	r3, [pc, #128]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800263e:	4a1e      	ldr	r2, [pc, #120]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002640:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002644:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002646:	4b1d      	ldr	r3, [pc, #116]	@ (80026bc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2232      	movs	r2, #50	@ 0x32
 800264c:	fb02 f303 	mul.w	r3, r2, r3
 8002650:	4a1b      	ldr	r2, [pc, #108]	@ (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002652:	fba2 2303 	umull	r2, r3, r2, r3
 8002656:	0c9b      	lsrs	r3, r3, #18
 8002658:	3301      	adds	r3, #1
 800265a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800265c:	e002      	b.n	8002664 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	3b01      	subs	r3, #1
 8002662:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002664:	4b14      	ldr	r3, [pc, #80]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800266c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002670:	d102      	bne.n	8002678 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f2      	bne.n	800265e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002678:	4b0f      	ldr	r3, [pc, #60]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002684:	d110      	bne.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e00f      	b.n	80026aa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800268a:	4b0b      	ldr	r3, [pc, #44]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002692:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002696:	d007      	beq.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002698:	4b07      	ldr	r3, [pc, #28]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026a0:	4a05      	ldr	r2, [pc, #20]	@ (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026a6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40007000 	.word	0x40007000
 80026bc:	20000160 	.word	0x20000160
 80026c0:	431bde83 	.word	0x431bde83

080026c4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e3ca      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026d6:	4b97      	ldr	r3, [pc, #604]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f003 030c 	and.w	r3, r3, #12
 80026de:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026e0:	4b94      	ldr	r3, [pc, #592]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	f003 0303 	and.w	r3, r3, #3
 80026e8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f000 80e4 	beq.w	80028c0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d007      	beq.n	800270e <HAL_RCC_OscConfig+0x4a>
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	2b0c      	cmp	r3, #12
 8002702:	f040 808b 	bne.w	800281c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	2b01      	cmp	r3, #1
 800270a:	f040 8087 	bne.w	800281c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800270e:	4b89      	ldr	r3, [pc, #548]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d005      	beq.n	8002726 <HAL_RCC_OscConfig+0x62>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e3a2      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1a      	ldr	r2, [r3, #32]
 800272a:	4b82      	ldr	r3, [pc, #520]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d004      	beq.n	8002740 <HAL_RCC_OscConfig+0x7c>
 8002736:	4b7f      	ldr	r3, [pc, #508]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800273e:	e005      	b.n	800274c <HAL_RCC_OscConfig+0x88>
 8002740:	4b7c      	ldr	r3, [pc, #496]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002742:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002746:	091b      	lsrs	r3, r3, #4
 8002748:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800274c:	4293      	cmp	r3, r2
 800274e:	d223      	bcs.n	8002798 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4618      	mov	r0, r3
 8002756:	f000 fd1d 	bl	8003194 <RCC_SetFlashLatencyFromMSIRange>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e383      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002764:	4b73      	ldr	r3, [pc, #460]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a72      	ldr	r2, [pc, #456]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800276a:	f043 0308 	orr.w	r3, r3, #8
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	4b70      	ldr	r3, [pc, #448]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	496d      	ldr	r1, [pc, #436]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800277e:	4313      	orrs	r3, r2
 8002780:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002782:	4b6c      	ldr	r3, [pc, #432]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	4968      	ldr	r1, [pc, #416]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002792:	4313      	orrs	r3, r2
 8002794:	604b      	str	r3, [r1, #4]
 8002796:	e025      	b.n	80027e4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002798:	4b66      	ldr	r3, [pc, #408]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a65      	ldr	r2, [pc, #404]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800279e:	f043 0308 	orr.w	r3, r3, #8
 80027a2:	6013      	str	r3, [r2, #0]
 80027a4:	4b63      	ldr	r3, [pc, #396]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	4960      	ldr	r1, [pc, #384]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027b6:	4b5f      	ldr	r3, [pc, #380]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	021b      	lsls	r3, r3, #8
 80027c4:	495b      	ldr	r1, [pc, #364]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d109      	bne.n	80027e4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f000 fcdd 	bl	8003194 <RCC_SetFlashLatencyFromMSIRange>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e343      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027e4:	f000 fc4a 	bl	800307c <HAL_RCC_GetSysClockFreq>
 80027e8:	4602      	mov	r2, r0
 80027ea:	4b52      	ldr	r3, [pc, #328]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	091b      	lsrs	r3, r3, #4
 80027f0:	f003 030f 	and.w	r3, r3, #15
 80027f4:	4950      	ldr	r1, [pc, #320]	@ (8002938 <HAL_RCC_OscConfig+0x274>)
 80027f6:	5ccb      	ldrb	r3, [r1, r3]
 80027f8:	f003 031f 	and.w	r3, r3, #31
 80027fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002800:	4a4e      	ldr	r2, [pc, #312]	@ (800293c <HAL_RCC_OscConfig+0x278>)
 8002802:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002804:	4b4e      	ldr	r3, [pc, #312]	@ (8002940 <HAL_RCC_OscConfig+0x27c>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff fb47 	bl	8001e9c <HAL_InitTick>
 800280e:	4603      	mov	r3, r0
 8002810:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002812:	7bfb      	ldrb	r3, [r7, #15]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d052      	beq.n	80028be <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002818:	7bfb      	ldrb	r3, [r7, #15]
 800281a:	e327      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d032      	beq.n	800288a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002824:	4b43      	ldr	r3, [pc, #268]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a42      	ldr	r2, [pc, #264]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800282a:	f043 0301 	orr.w	r3, r3, #1
 800282e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002830:	f7ff fb84 	bl	8001f3c <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002838:	f7ff fb80 	bl	8001f3c <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e310      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800284a:	4b3a      	ldr	r3, [pc, #232]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0f0      	beq.n	8002838 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002856:	4b37      	ldr	r3, [pc, #220]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a36      	ldr	r2, [pc, #216]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800285c:	f043 0308 	orr.w	r3, r3, #8
 8002860:	6013      	str	r3, [r2, #0]
 8002862:	4b34      	ldr	r3, [pc, #208]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	4931      	ldr	r1, [pc, #196]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002870:	4313      	orrs	r3, r2
 8002872:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002874:	4b2f      	ldr	r3, [pc, #188]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	69db      	ldr	r3, [r3, #28]
 8002880:	021b      	lsls	r3, r3, #8
 8002882:	492c      	ldr	r1, [pc, #176]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002884:	4313      	orrs	r3, r2
 8002886:	604b      	str	r3, [r1, #4]
 8002888:	e01a      	b.n	80028c0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800288a:	4b2a      	ldr	r3, [pc, #168]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a29      	ldr	r2, [pc, #164]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002890:	f023 0301 	bic.w	r3, r3, #1
 8002894:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002896:	f7ff fb51 	bl	8001f3c <HAL_GetTick>
 800289a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800289c:	e008      	b.n	80028b0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800289e:	f7ff fb4d 	bl	8001f3c <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e2dd      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028b0:	4b20      	ldr	r3, [pc, #128]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1f0      	bne.n	800289e <HAL_RCC_OscConfig+0x1da>
 80028bc:	e000      	b.n	80028c0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028be:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d074      	beq.n	80029b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d005      	beq.n	80028de <HAL_RCC_OscConfig+0x21a>
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	2b0c      	cmp	r3, #12
 80028d6:	d10e      	bne.n	80028f6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	2b03      	cmp	r3, #3
 80028dc:	d10b      	bne.n	80028f6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028de:	4b15      	ldr	r3, [pc, #84]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d064      	beq.n	80029b4 <HAL_RCC_OscConfig+0x2f0>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d160      	bne.n	80029b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e2ba      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028fe:	d106      	bne.n	800290e <HAL_RCC_OscConfig+0x24a>
 8002900:	4b0c      	ldr	r3, [pc, #48]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a0b      	ldr	r2, [pc, #44]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002906:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800290a:	6013      	str	r3, [r2, #0]
 800290c:	e026      	b.n	800295c <HAL_RCC_OscConfig+0x298>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002916:	d115      	bne.n	8002944 <HAL_RCC_OscConfig+0x280>
 8002918:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a05      	ldr	r2, [pc, #20]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800291e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002922:	6013      	str	r3, [r2, #0]
 8002924:	4b03      	ldr	r3, [pc, #12]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a02      	ldr	r2, [pc, #8]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800292a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800292e:	6013      	str	r3, [r2, #0]
 8002930:	e014      	b.n	800295c <HAL_RCC_OscConfig+0x298>
 8002932:	bf00      	nop
 8002934:	40021000 	.word	0x40021000
 8002938:	08004e64 	.word	0x08004e64
 800293c:	20000160 	.word	0x20000160
 8002940:	20000164 	.word	0x20000164
 8002944:	4ba0      	ldr	r3, [pc, #640]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a9f      	ldr	r2, [pc, #636]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 800294a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800294e:	6013      	str	r3, [r2, #0]
 8002950:	4b9d      	ldr	r3, [pc, #628]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a9c      	ldr	r2, [pc, #624]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002956:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800295a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d013      	beq.n	800298c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002964:	f7ff faea 	bl	8001f3c <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800296c:	f7ff fae6 	bl	8001f3c <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b64      	cmp	r3, #100	@ 0x64
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e276      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800297e:	4b92      	ldr	r3, [pc, #584]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d0f0      	beq.n	800296c <HAL_RCC_OscConfig+0x2a8>
 800298a:	e014      	b.n	80029b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298c:	f7ff fad6 	bl	8001f3c <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002994:	f7ff fad2 	bl	8001f3c <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b64      	cmp	r3, #100	@ 0x64
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e262      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029a6:	4b88      	ldr	r3, [pc, #544]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x2d0>
 80029b2:	e000      	b.n	80029b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d060      	beq.n	8002a84 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	d005      	beq.n	80029d4 <HAL_RCC_OscConfig+0x310>
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	2b0c      	cmp	r3, #12
 80029cc:	d119      	bne.n	8002a02 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d116      	bne.n	8002a02 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029d4:	4b7c      	ldr	r3, [pc, #496]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <HAL_RCC_OscConfig+0x328>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d101      	bne.n	80029ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e23f      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ec:	4b76      	ldr	r3, [pc, #472]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	691b      	ldr	r3, [r3, #16]
 80029f8:	061b      	lsls	r3, r3, #24
 80029fa:	4973      	ldr	r1, [pc, #460]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a00:	e040      	b.n	8002a84 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d023      	beq.n	8002a52 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a0a:	4b6f      	ldr	r3, [pc, #444]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a6e      	ldr	r2, [pc, #440]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a16:	f7ff fa91 	bl	8001f3c <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a1e:	f7ff fa8d 	bl	8001f3c <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e21d      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a30:	4b65      	ldr	r3, [pc, #404]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0f0      	beq.n	8002a1e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3c:	4b62      	ldr	r3, [pc, #392]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	061b      	lsls	r3, r3, #24
 8002a4a:	495f      	ldr	r1, [pc, #380]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	604b      	str	r3, [r1, #4]
 8002a50:	e018      	b.n	8002a84 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a52:	4b5d      	ldr	r3, [pc, #372]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a5c      	ldr	r2, [pc, #368]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002a58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5e:	f7ff fa6d 	bl	8001f3c <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a66:	f7ff fa69 	bl	8001f3c <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e1f9      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a78:	4b53      	ldr	r3, [pc, #332]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1f0      	bne.n	8002a66 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0308 	and.w	r3, r3, #8
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d03c      	beq.n	8002b0a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01c      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a98:	4b4b      	ldr	r3, [pc, #300]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002a9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a9e:	4a4a      	ldr	r2, [pc, #296]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002aa0:	f043 0301 	orr.w	r3, r3, #1
 8002aa4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa8:	f7ff fa48 	bl	8001f3c <HAL_GetTick>
 8002aac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ab0:	f7ff fa44 	bl	8001f3c <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e1d4      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ac2:	4b41      	ldr	r3, [pc, #260]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0ef      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x3ec>
 8002ad0:	e01b      	b.n	8002b0a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ad2:	4b3d      	ldr	r3, [pc, #244]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002ad4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ad8:	4a3b      	ldr	r2, [pc, #236]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002ada:	f023 0301 	bic.w	r3, r3, #1
 8002ade:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae2:	f7ff fa2b 	bl	8001f3c <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aea:	f7ff fa27 	bl	8001f3c <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e1b7      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002afc:	4b32      	ldr	r3, [pc, #200]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1ef      	bne.n	8002aea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0304 	and.w	r3, r3, #4
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 80a6 	beq.w	8002c64 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b1c:	4b2a      	ldr	r3, [pc, #168]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10d      	bne.n	8002b44 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b28:	4b27      	ldr	r3, [pc, #156]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2c:	4a26      	ldr	r2, [pc, #152]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002b2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b32:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b34:	4b24      	ldr	r3, [pc, #144]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b3c:	60bb      	str	r3, [r7, #8]
 8002b3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b40:	2301      	movs	r3, #1
 8002b42:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b44:	4b21      	ldr	r3, [pc, #132]	@ (8002bcc <HAL_RCC_OscConfig+0x508>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d118      	bne.n	8002b82 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b50:	4b1e      	ldr	r3, [pc, #120]	@ (8002bcc <HAL_RCC_OscConfig+0x508>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a1d      	ldr	r2, [pc, #116]	@ (8002bcc <HAL_RCC_OscConfig+0x508>)
 8002b56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b5c:	f7ff f9ee 	bl	8001f3c <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b64:	f7ff f9ea 	bl	8001f3c <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e17a      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b76:	4b15      	ldr	r3, [pc, #84]	@ (8002bcc <HAL_RCC_OscConfig+0x508>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0f0      	beq.n	8002b64 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d108      	bne.n	8002b9c <HAL_RCC_OscConfig+0x4d8>
 8002b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b90:	4a0d      	ldr	r2, [pc, #52]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002b92:	f043 0301 	orr.w	r3, r3, #1
 8002b96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b9a:	e029      	b.n	8002bf0 <HAL_RCC_OscConfig+0x52c>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	2b05      	cmp	r3, #5
 8002ba2:	d115      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x50c>
 8002ba4:	4b08      	ldr	r3, [pc, #32]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002baa:	4a07      	ldr	r2, [pc, #28]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002bac:	f043 0304 	orr.w	r3, r3, #4
 8002bb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bb4:	4b04      	ldr	r3, [pc, #16]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bba:	4a03      	ldr	r2, [pc, #12]	@ (8002bc8 <HAL_RCC_OscConfig+0x504>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bc4:	e014      	b.n	8002bf0 <HAL_RCC_OscConfig+0x52c>
 8002bc6:	bf00      	nop
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40007000 	.word	0x40007000
 8002bd0:	4b9c      	ldr	r3, [pc, #624]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bd6:	4a9b      	ldr	r2, [pc, #620]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002bd8:	f023 0301 	bic.w	r3, r3, #1
 8002bdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002be0:	4b98      	ldr	r3, [pc, #608]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002be6:	4a97      	ldr	r2, [pc, #604]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002be8:	f023 0304 	bic.w	r3, r3, #4
 8002bec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d016      	beq.n	8002c26 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf8:	f7ff f9a0 	bl	8001f3c <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bfe:	e00a      	b.n	8002c16 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c00:	f7ff f99c 	bl	8001f3c <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e12a      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c16:	4b8b      	ldr	r3, [pc, #556]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d0ed      	beq.n	8002c00 <HAL_RCC_OscConfig+0x53c>
 8002c24:	e015      	b.n	8002c52 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c26:	f7ff f989 	bl	8001f3c <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c2c:	e00a      	b.n	8002c44 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c2e:	f7ff f985 	bl	8001f3c <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e113      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c44:	4b7f      	ldr	r3, [pc, #508]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1ed      	bne.n	8002c2e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c52:	7ffb      	ldrb	r3, [r7, #31]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d105      	bne.n	8002c64 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c58:	4b7a      	ldr	r3, [pc, #488]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5c:	4a79      	ldr	r2, [pc, #484]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002c5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c62:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f000 80fe 	beq.w	8002e6a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	f040 80d0 	bne.w	8002e18 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002c78:	4b72      	ldr	r3, [pc, #456]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f003 0203 	and.w	r2, r3, #3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d130      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c96:	3b01      	subs	r3, #1
 8002c98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d127      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ca8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d11f      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002cb8:	2a07      	cmp	r2, #7
 8002cba:	bf14      	ite	ne
 8002cbc:	2201      	movne	r2, #1
 8002cbe:	2200      	moveq	r2, #0
 8002cc0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d113      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cd0:	085b      	lsrs	r3, r3, #1
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d109      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce4:	085b      	lsrs	r3, r3, #1
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d06e      	beq.n	8002dcc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	2b0c      	cmp	r3, #12
 8002cf2:	d069      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002cf4:	4b53      	ldr	r3, [pc, #332]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d105      	bne.n	8002d0c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d00:	4b50      	ldr	r3, [pc, #320]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e0ad      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d10:	4b4c      	ldr	r3, [pc, #304]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a4b      	ldr	r2, [pc, #300]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d1a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d1c:	f7ff f90e 	bl	8001f3c <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d24:	f7ff f90a 	bl	8001f3c <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e09a      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d36:	4b43      	ldr	r3, [pc, #268]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1f0      	bne.n	8002d24 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d42:	4b40      	ldr	r3, [pc, #256]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	4b40      	ldr	r3, [pc, #256]	@ (8002e48 <HAL_RCC_OscConfig+0x784>)
 8002d48:	4013      	ands	r3, r2
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d52:	3a01      	subs	r2, #1
 8002d54:	0112      	lsls	r2, r2, #4
 8002d56:	4311      	orrs	r1, r2
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d5c:	0212      	lsls	r2, r2, #8
 8002d5e:	4311      	orrs	r1, r2
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d64:	0852      	lsrs	r2, r2, #1
 8002d66:	3a01      	subs	r2, #1
 8002d68:	0552      	lsls	r2, r2, #21
 8002d6a:	4311      	orrs	r1, r2
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d70:	0852      	lsrs	r2, r2, #1
 8002d72:	3a01      	subs	r2, #1
 8002d74:	0652      	lsls	r2, r2, #25
 8002d76:	4311      	orrs	r1, r2
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d7c:	0912      	lsrs	r2, r2, #4
 8002d7e:	0452      	lsls	r2, r2, #17
 8002d80:	430a      	orrs	r2, r1
 8002d82:	4930      	ldr	r1, [pc, #192]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d88:	4b2e      	ldr	r3, [pc, #184]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a2d      	ldr	r2, [pc, #180]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d92:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d94:	4b2b      	ldr	r3, [pc, #172]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4a2a      	ldr	r2, [pc, #168]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002d9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d9e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002da0:	f7ff f8cc 	bl	8001f3c <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da8:	f7ff f8c8 	bl	8001f3c <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e058      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dba:	4b22      	ldr	r3, [pc, #136]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0f0      	beq.n	8002da8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dc6:	e050      	b.n	8002e6a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e04f      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d148      	bne.n	8002e6a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002dd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a19      	ldr	r2, [pc, #100]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002dde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002de2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002de4:	4b17      	ldr	r3, [pc, #92]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	4a16      	ldr	r2, [pc, #88]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002dea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002df0:	f7ff f8a4 	bl	8001f3c <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df8:	f7ff f8a0 	bl	8001f3c <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e030      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d0f0      	beq.n	8002df8 <HAL_RCC_OscConfig+0x734>
 8002e16:	e028      	b.n	8002e6a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	2b0c      	cmp	r3, #12
 8002e1c:	d023      	beq.n	8002e66 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e1e:	4b09      	ldr	r3, [pc, #36]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a08      	ldr	r2, [pc, #32]	@ (8002e44 <HAL_RCC_OscConfig+0x780>)
 8002e24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2a:	f7ff f887 	bl	8001f3c <HAL_GetTick>
 8002e2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e30:	e00c      	b.n	8002e4c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e32:	f7ff f883 	bl	8001f3c <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d905      	bls.n	8002e4c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e013      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
 8002e44:	40021000 	.word	0x40021000
 8002e48:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e4c:	4b09      	ldr	r3, [pc, #36]	@ (8002e74 <HAL_RCC_OscConfig+0x7b0>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1ec      	bne.n	8002e32 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e58:	4b06      	ldr	r3, [pc, #24]	@ (8002e74 <HAL_RCC_OscConfig+0x7b0>)
 8002e5a:	68da      	ldr	r2, [r3, #12]
 8002e5c:	4905      	ldr	r1, [pc, #20]	@ (8002e74 <HAL_RCC_OscConfig+0x7b0>)
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_RCC_OscConfig+0x7b4>)
 8002e60:	4013      	ands	r3, r2
 8002e62:	60cb      	str	r3, [r1, #12]
 8002e64:	e001      	b.n	8002e6a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e000      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3720      	adds	r7, #32
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40021000 	.word	0x40021000
 8002e78:	feeefffc 	.word	0xfeeefffc

08002e7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d101      	bne.n	8002e90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e0e7      	b.n	8003060 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e90:	4b75      	ldr	r3, [pc, #468]	@ (8003068 <HAL_RCC_ClockConfig+0x1ec>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0307 	and.w	r3, r3, #7
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d910      	bls.n	8002ec0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e9e:	4b72      	ldr	r3, [pc, #456]	@ (8003068 <HAL_RCC_ClockConfig+0x1ec>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f023 0207 	bic.w	r2, r3, #7
 8002ea6:	4970      	ldr	r1, [pc, #448]	@ (8003068 <HAL_RCC_ClockConfig+0x1ec>)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eae:	4b6e      	ldr	r3, [pc, #440]	@ (8003068 <HAL_RCC_ClockConfig+0x1ec>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d001      	beq.n	8002ec0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0cf      	b.n	8003060 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d010      	beq.n	8002eee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	4b66      	ldr	r3, [pc, #408]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d908      	bls.n	8002eee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002edc:	4b63      	ldr	r3, [pc, #396]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	4960      	ldr	r1, [pc, #384]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d04c      	beq.n	8002f94 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	2b03      	cmp	r3, #3
 8002f00:	d107      	bne.n	8002f12 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f02:	4b5a      	ldr	r3, [pc, #360]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d121      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e0a6      	b.n	8003060 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d107      	bne.n	8002f2a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f1a:	4b54      	ldr	r3, [pc, #336]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d115      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e09a      	b.n	8003060 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d107      	bne.n	8002f42 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f32:	4b4e      	ldr	r3, [pc, #312]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d109      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e08e      	b.n	8003060 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f42:	4b4a      	ldr	r3, [pc, #296]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e086      	b.n	8003060 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f52:	4b46      	ldr	r3, [pc, #280]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f023 0203 	bic.w	r2, r3, #3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	4943      	ldr	r1, [pc, #268]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f64:	f7fe ffea 	bl	8001f3c <HAL_GetTick>
 8002f68:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f6a:	e00a      	b.n	8002f82 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f6c:	f7fe ffe6 	bl	8001f3c <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e06e      	b.n	8003060 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f82:	4b3a      	ldr	r3, [pc, #232]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 020c 	and.w	r2, r3, #12
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d1eb      	bne.n	8002f6c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d010      	beq.n	8002fc2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	4b31      	ldr	r3, [pc, #196]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d208      	bcs.n	8002fc2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb0:	4b2e      	ldr	r3, [pc, #184]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	492b      	ldr	r1, [pc, #172]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fc2:	4b29      	ldr	r3, [pc, #164]	@ (8003068 <HAL_RCC_ClockConfig+0x1ec>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0307 	and.w	r3, r3, #7
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d210      	bcs.n	8002ff2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fd0:	4b25      	ldr	r3, [pc, #148]	@ (8003068 <HAL_RCC_ClockConfig+0x1ec>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f023 0207 	bic.w	r2, r3, #7
 8002fd8:	4923      	ldr	r1, [pc, #140]	@ (8003068 <HAL_RCC_ClockConfig+0x1ec>)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe0:	4b21      	ldr	r3, [pc, #132]	@ (8003068 <HAL_RCC_ClockConfig+0x1ec>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0307 	and.w	r3, r3, #7
 8002fe8:	683a      	ldr	r2, [r7, #0]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d001      	beq.n	8002ff2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e036      	b.n	8003060 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0304 	and.w	r3, r3, #4
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d008      	beq.n	8003010 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ffe:	4b1b      	ldr	r3, [pc, #108]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	4918      	ldr	r1, [pc, #96]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 800300c:	4313      	orrs	r3, r2
 800300e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0308 	and.w	r3, r3, #8
 8003018:	2b00      	cmp	r3, #0
 800301a:	d009      	beq.n	8003030 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800301c:	4b13      	ldr	r3, [pc, #76]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	4910      	ldr	r1, [pc, #64]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 800302c:	4313      	orrs	r3, r2
 800302e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003030:	f000 f824 	bl	800307c <HAL_RCC_GetSysClockFreq>
 8003034:	4602      	mov	r2, r0
 8003036:	4b0d      	ldr	r3, [pc, #52]	@ (800306c <HAL_RCC_ClockConfig+0x1f0>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	091b      	lsrs	r3, r3, #4
 800303c:	f003 030f 	and.w	r3, r3, #15
 8003040:	490b      	ldr	r1, [pc, #44]	@ (8003070 <HAL_RCC_ClockConfig+0x1f4>)
 8003042:	5ccb      	ldrb	r3, [r1, r3]
 8003044:	f003 031f 	and.w	r3, r3, #31
 8003048:	fa22 f303 	lsr.w	r3, r2, r3
 800304c:	4a09      	ldr	r2, [pc, #36]	@ (8003074 <HAL_RCC_ClockConfig+0x1f8>)
 800304e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003050:	4b09      	ldr	r3, [pc, #36]	@ (8003078 <HAL_RCC_ClockConfig+0x1fc>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4618      	mov	r0, r3
 8003056:	f7fe ff21 	bl	8001e9c <HAL_InitTick>
 800305a:	4603      	mov	r3, r0
 800305c:	72fb      	strb	r3, [r7, #11]

  return status;
 800305e:	7afb      	ldrb	r3, [r7, #11]
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	40022000 	.word	0x40022000
 800306c:	40021000 	.word	0x40021000
 8003070:	08004e64 	.word	0x08004e64
 8003074:	20000160 	.word	0x20000160
 8003078:	20000164 	.word	0x20000164

0800307c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800307c:	b480      	push	{r7}
 800307e:	b089      	sub	sp, #36	@ 0x24
 8003080:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003082:	2300      	movs	r3, #0
 8003084:	61fb      	str	r3, [r7, #28]
 8003086:	2300      	movs	r3, #0
 8003088:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800308a:	4b3e      	ldr	r3, [pc, #248]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x108>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 030c 	and.w	r3, r3, #12
 8003092:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003094:	4b3b      	ldr	r3, [pc, #236]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x108>)
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	f003 0303 	and.w	r3, r3, #3
 800309c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d005      	beq.n	80030b0 <HAL_RCC_GetSysClockFreq+0x34>
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	2b0c      	cmp	r3, #12
 80030a8:	d121      	bne.n	80030ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d11e      	bne.n	80030ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80030b0:	4b34      	ldr	r3, [pc, #208]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x108>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0308 	and.w	r3, r3, #8
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d107      	bne.n	80030cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80030bc:	4b31      	ldr	r3, [pc, #196]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x108>)
 80030be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030c2:	0a1b      	lsrs	r3, r3, #8
 80030c4:	f003 030f 	and.w	r3, r3, #15
 80030c8:	61fb      	str	r3, [r7, #28]
 80030ca:	e005      	b.n	80030d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80030cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x108>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	091b      	lsrs	r3, r3, #4
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80030d8:	4a2b      	ldr	r2, [pc, #172]	@ (8003188 <HAL_RCC_GetSysClockFreq+0x10c>)
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10d      	bne.n	8003104 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030ec:	e00a      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	d102      	bne.n	80030fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80030f4:	4b25      	ldr	r3, [pc, #148]	@ (800318c <HAL_RCC_GetSysClockFreq+0x110>)
 80030f6:	61bb      	str	r3, [r7, #24]
 80030f8:	e004      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	2b08      	cmp	r3, #8
 80030fe:	d101      	bne.n	8003104 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003100:	4b23      	ldr	r3, [pc, #140]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x114>)
 8003102:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	2b0c      	cmp	r3, #12
 8003108:	d134      	bne.n	8003174 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800310a:	4b1e      	ldr	r3, [pc, #120]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x108>)
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	f003 0303 	and.w	r3, r3, #3
 8003112:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	2b02      	cmp	r3, #2
 8003118:	d003      	beq.n	8003122 <HAL_RCC_GetSysClockFreq+0xa6>
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b03      	cmp	r3, #3
 800311e:	d003      	beq.n	8003128 <HAL_RCC_GetSysClockFreq+0xac>
 8003120:	e005      	b.n	800312e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003122:	4b1a      	ldr	r3, [pc, #104]	@ (800318c <HAL_RCC_GetSysClockFreq+0x110>)
 8003124:	617b      	str	r3, [r7, #20]
      break;
 8003126:	e005      	b.n	8003134 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003128:	4b19      	ldr	r3, [pc, #100]	@ (8003190 <HAL_RCC_GetSysClockFreq+0x114>)
 800312a:	617b      	str	r3, [r7, #20]
      break;
 800312c:	e002      	b.n	8003134 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	617b      	str	r3, [r7, #20]
      break;
 8003132:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003134:	4b13      	ldr	r3, [pc, #76]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x108>)
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	091b      	lsrs	r3, r3, #4
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	3301      	adds	r3, #1
 8003140:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003142:	4b10      	ldr	r3, [pc, #64]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x108>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	0a1b      	lsrs	r3, r3, #8
 8003148:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	fb03 f202 	mul.w	r2, r3, r2
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	fbb2 f3f3 	udiv	r3, r2, r3
 8003158:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800315a:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x108>)
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	0e5b      	lsrs	r3, r3, #25
 8003160:	f003 0303 	and.w	r3, r3, #3
 8003164:	3301      	adds	r3, #1
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003172:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003174:	69bb      	ldr	r3, [r7, #24]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3724      	adds	r7, #36	@ 0x24
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	40021000 	.word	0x40021000
 8003188:	08004e74 	.word	0x08004e74
 800318c:	00f42400 	.word	0x00f42400
 8003190:	007a1200 	.word	0x007a1200

08003194 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800319c:	2300      	movs	r3, #0
 800319e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031a0:	4b2a      	ldr	r3, [pc, #168]	@ (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031ac:	f7ff fa26 	bl	80025fc <HAL_PWREx_GetVoltageRange>
 80031b0:	6178      	str	r0, [r7, #20]
 80031b2:	e014      	b.n	80031de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031b4:	4b25      	ldr	r3, [pc, #148]	@ (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b8:	4a24      	ldr	r2, [pc, #144]	@ (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031be:	6593      	str	r3, [r2, #88]	@ 0x58
 80031c0:	4b22      	ldr	r3, [pc, #136]	@ (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80031cc:	f7ff fa16 	bl	80025fc <HAL_PWREx_GetVoltageRange>
 80031d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80031d2:	4b1e      	ldr	r3, [pc, #120]	@ (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d6:	4a1d      	ldr	r2, [pc, #116]	@ (800324c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031e4:	d10b      	bne.n	80031fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2b80      	cmp	r3, #128	@ 0x80
 80031ea:	d919      	bls.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2ba0      	cmp	r3, #160	@ 0xa0
 80031f0:	d902      	bls.n	80031f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80031f2:	2302      	movs	r3, #2
 80031f4:	613b      	str	r3, [r7, #16]
 80031f6:	e013      	b.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031f8:	2301      	movs	r3, #1
 80031fa:	613b      	str	r3, [r7, #16]
 80031fc:	e010      	b.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2b80      	cmp	r3, #128	@ 0x80
 8003202:	d902      	bls.n	800320a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003204:	2303      	movs	r3, #3
 8003206:	613b      	str	r3, [r7, #16]
 8003208:	e00a      	b.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2b80      	cmp	r3, #128	@ 0x80
 800320e:	d102      	bne.n	8003216 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003210:	2302      	movs	r3, #2
 8003212:	613b      	str	r3, [r7, #16]
 8003214:	e004      	b.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b70      	cmp	r3, #112	@ 0x70
 800321a:	d101      	bne.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800321c:	2301      	movs	r3, #1
 800321e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003220:	4b0b      	ldr	r3, [pc, #44]	@ (8003250 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f023 0207 	bic.w	r2, r3, #7
 8003228:	4909      	ldr	r1, [pc, #36]	@ (8003250 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003230:	4b07      	ldr	r3, [pc, #28]	@ (8003250 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0307 	and.w	r3, r3, #7
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	429a      	cmp	r2, r3
 800323c:	d001      	beq.n	8003242 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e000      	b.n	8003244 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40021000 	.word	0x40021000
 8003250:	40022000 	.word	0x40022000

08003254 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e095      	b.n	8003392 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326a:	2b00      	cmp	r3, #0
 800326c:	d108      	bne.n	8003280 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003276:	d009      	beq.n	800328c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	61da      	str	r2, [r3, #28]
 800327e:	e005      	b.n	800328c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d106      	bne.n	80032ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7fe fc82 	bl	8001bb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2202      	movs	r2, #2
 80032b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032c2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80032cc:	d902      	bls.n	80032d4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80032ce:	2300      	movs	r3, #0
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	e002      	b.n	80032da <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80032d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032d8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80032e2:	d007      	beq.n	80032f4 <HAL_SPI_Init+0xa0>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80032ec:	d002      	beq.n	80032f4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003304:	431a      	orrs	r2, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	431a      	orrs	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	695b      	ldr	r3, [r3, #20]
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	431a      	orrs	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69db      	ldr	r3, [r3, #28]
 8003328:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800332c:	431a      	orrs	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003336:	ea42 0103 	orr.w	r1, r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800333e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	0c1b      	lsrs	r3, r3, #16
 8003350:	f003 0204 	and.w	r2, r3, #4
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003358:	f003 0310 	and.w	r3, r3, #16
 800335c:	431a      	orrs	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	431a      	orrs	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003370:	ea42 0103 	orr.w	r1, r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b088      	sub	sp, #32
 800339e:	af00      	add	r7, sp, #0
 80033a0:	60f8      	str	r0, [r7, #12]
 80033a2:	60b9      	str	r1, [r7, #8]
 80033a4:	603b      	str	r3, [r7, #0]
 80033a6:	4613      	mov	r3, r2
 80033a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d101      	bne.n	80033bc <HAL_SPI_Transmit+0x22>
 80033b8:	2302      	movs	r3, #2
 80033ba:	e15f      	b.n	800367c <HAL_SPI_Transmit+0x2e2>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033c4:	f7fe fdba 	bl	8001f3c <HAL_GetTick>
 80033c8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d002      	beq.n	80033e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80033da:	2302      	movs	r3, #2
 80033dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80033de:	e148      	b.n	8003672 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d002      	beq.n	80033ec <HAL_SPI_Transmit+0x52>
 80033e6:	88fb      	ldrh	r3, [r7, #6]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d102      	bne.n	80033f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80033f0:	e13f      	b.n	8003672 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2203      	movs	r2, #3
 80033f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	68ba      	ldr	r2, [r7, #8]
 8003404:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	88fa      	ldrh	r2, [r7, #6]
 800340a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	88fa      	ldrh	r2, [r7, #6]
 8003410:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2200      	movs	r2, #0
 8003416:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800343c:	d10f      	bne.n	800345e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800344c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800345c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003468:	2b40      	cmp	r3, #64	@ 0x40
 800346a:	d007      	beq.n	800347c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800347a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003484:	d94f      	bls.n	8003526 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d002      	beq.n	8003494 <HAL_SPI_Transmit+0xfa>
 800348e:	8afb      	ldrh	r3, [r7, #22]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d142      	bne.n	800351a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003498:	881a      	ldrh	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a4:	1c9a      	adds	r2, r3, #2
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034b8:	e02f      	b.n	800351a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d112      	bne.n	80034ee <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034cc:	881a      	ldrh	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d8:	1c9a      	adds	r2, r3, #2
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034ec:	e015      	b.n	800351a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034ee:	f7fe fd25 	bl	8001f3c <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d803      	bhi.n	8003506 <HAL_SPI_Transmit+0x16c>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003504:	d102      	bne.n	800350c <HAL_SPI_Transmit+0x172>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d106      	bne.n	800351a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003518:	e0ab      	b.n	8003672 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800351e:	b29b      	uxth	r3, r3
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1ca      	bne.n	80034ba <HAL_SPI_Transmit+0x120>
 8003524:	e080      	b.n	8003628 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d002      	beq.n	8003534 <HAL_SPI_Transmit+0x19a>
 800352e:	8afb      	ldrh	r3, [r7, #22]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d174      	bne.n	800361e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003538:	b29b      	uxth	r3, r3
 800353a:	2b01      	cmp	r3, #1
 800353c:	d912      	bls.n	8003564 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003542:	881a      	ldrh	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800354e:	1c9a      	adds	r2, r3, #2
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003558:	b29b      	uxth	r3, r3
 800355a:	3b02      	subs	r3, #2
 800355c:	b29a      	uxth	r2, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003562:	e05c      	b.n	800361e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	330c      	adds	r3, #12
 800356e:	7812      	ldrb	r2, [r2, #0]
 8003570:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800358a:	e048      	b.n	800361e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b02      	cmp	r3, #2
 8003598:	d12b      	bne.n	80035f2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800359e:	b29b      	uxth	r3, r3
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d912      	bls.n	80035ca <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a8:	881a      	ldrh	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b4:	1c9a      	adds	r2, r3, #2
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035be:	b29b      	uxth	r3, r3
 80035c0:	3b02      	subs	r3, #2
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035c8:	e029      	b.n	800361e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	330c      	adds	r3, #12
 80035d4:	7812      	ldrb	r2, [r2, #0]
 80035d6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	3b01      	subs	r3, #1
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035f0:	e015      	b.n	800361e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035f2:	f7fe fca3 	bl	8001f3c <HAL_GetTick>
 80035f6:	4602      	mov	r2, r0
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d803      	bhi.n	800360a <HAL_SPI_Transmit+0x270>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003608:	d102      	bne.n	8003610 <HAL_SPI_Transmit+0x276>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d106      	bne.n	800361e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800361c:	e029      	b.n	8003672 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003622:	b29b      	uxth	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1b1      	bne.n	800358c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	6839      	ldr	r1, [r7, #0]
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 fb69 	bl	8003d04 <SPI_EndRxTxTransaction>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d002      	beq.n	800363e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d10a      	bne.n	800365c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003646:	2300      	movs	r3, #0
 8003648:	613b      	str	r3, [r7, #16]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	613b      	str	r3, [r7, #16]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	613b      	str	r3, [r7, #16]
 800365a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003660:	2b00      	cmp	r3, #0
 8003662:	d002      	beq.n	800366a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	77fb      	strb	r3, [r7, #31]
 8003668:	e003      	b.n	8003672 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800367a:	7ffb      	ldrb	r3, [r7, #31]
}
 800367c:	4618      	mov	r0, r3
 800367e:	3720      	adds	r7, #32
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08a      	sub	sp, #40	@ 0x28
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
 8003690:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003692:	2301      	movs	r3, #1
 8003694:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d101      	bne.n	80036aa <HAL_SPI_TransmitReceive+0x26>
 80036a6:	2302      	movs	r3, #2
 80036a8:	e20a      	b.n	8003ac0 <HAL_SPI_TransmitReceive+0x43c>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036b2:	f7fe fc43 	bl	8001f3c <HAL_GetTick>
 80036b6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80036be:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80036c6:	887b      	ldrh	r3, [r7, #2]
 80036c8:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80036ca:	887b      	ldrh	r3, [r7, #2]
 80036cc:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80036ce:	7efb      	ldrb	r3, [r7, #27]
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d00e      	beq.n	80036f2 <HAL_SPI_TransmitReceive+0x6e>
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036da:	d106      	bne.n	80036ea <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d102      	bne.n	80036ea <HAL_SPI_TransmitReceive+0x66>
 80036e4:	7efb      	ldrb	r3, [r7, #27]
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d003      	beq.n	80036f2 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80036ea:	2302      	movs	r3, #2
 80036ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80036f0:	e1e0      	b.n	8003ab4 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <HAL_SPI_TransmitReceive+0x80>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d002      	beq.n	8003704 <HAL_SPI_TransmitReceive+0x80>
 80036fe:	887b      	ldrh	r3, [r7, #2]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d103      	bne.n	800370c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800370a:	e1d3      	b.n	8003ab4 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b04      	cmp	r3, #4
 8003716:	d003      	beq.n	8003720 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2205      	movs	r2, #5
 800371c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	887a      	ldrh	r2, [r7, #2]
 8003730:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	887a      	ldrh	r2, [r7, #2]
 8003738:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	887a      	ldrh	r2, [r7, #2]
 8003746:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	887a      	ldrh	r2, [r7, #2]
 800374c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003762:	d802      	bhi.n	800376a <HAL_SPI_TransmitReceive+0xe6>
 8003764:	8a3b      	ldrh	r3, [r7, #16]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d908      	bls.n	800377c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685a      	ldr	r2, [r3, #4]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003778:	605a      	str	r2, [r3, #4]
 800377a:	e007      	b.n	800378c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800378a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003796:	2b40      	cmp	r3, #64	@ 0x40
 8003798:	d007      	beq.n	80037aa <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037b2:	f240 8081 	bls.w	80038b8 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d002      	beq.n	80037c4 <HAL_SPI_TransmitReceive+0x140>
 80037be:	8a7b      	ldrh	r3, [r7, #18]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d16d      	bne.n	80038a0 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c8:	881a      	ldrh	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d4:	1c9a      	adds	r2, r3, #2
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037de:	b29b      	uxth	r3, r3
 80037e0:	3b01      	subs	r3, #1
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037e8:	e05a      	b.n	80038a0 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d11b      	bne.n	8003830 <HAL_SPI_TransmitReceive+0x1ac>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d016      	beq.n	8003830 <HAL_SPI_TransmitReceive+0x1ac>
 8003802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003804:	2b01      	cmp	r3, #1
 8003806:	d113      	bne.n	8003830 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800380c:	881a      	ldrh	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003818:	1c9a      	adds	r2, r3, #2
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003822:	b29b      	uxth	r3, r3
 8003824:	3b01      	subs	r3, #1
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b01      	cmp	r3, #1
 800383c:	d11c      	bne.n	8003878 <HAL_SPI_TransmitReceive+0x1f4>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003844:	b29b      	uxth	r3, r3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d016      	beq.n	8003878 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68da      	ldr	r2, [r3, #12]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003854:	b292      	uxth	r2, r2
 8003856:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385c:	1c9a      	adds	r2, r3, #2
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003868:	b29b      	uxth	r3, r3
 800386a:	3b01      	subs	r3, #1
 800386c:	b29a      	uxth	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003874:	2301      	movs	r3, #1
 8003876:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003878:	f7fe fb60 	bl	8001f3c <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003884:	429a      	cmp	r2, r3
 8003886:	d80b      	bhi.n	80038a0 <HAL_SPI_TransmitReceive+0x21c>
 8003888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800388a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388e:	d007      	beq.n	80038a0 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800389e:	e109      	b.n	8003ab4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d19f      	bne.n	80037ea <HAL_SPI_TransmitReceive+0x166>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d199      	bne.n	80037ea <HAL_SPI_TransmitReceive+0x166>
 80038b6:	e0e3      	b.n	8003a80 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d003      	beq.n	80038c8 <HAL_SPI_TransmitReceive+0x244>
 80038c0:	8a7b      	ldrh	r3, [r7, #18]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	f040 80cf 	bne.w	8003a66 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d912      	bls.n	80038f8 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d6:	881a      	ldrh	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038e2:	1c9a      	adds	r2, r3, #2
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	3b02      	subs	r3, #2
 80038f0:	b29a      	uxth	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038f6:	e0b6      	b.n	8003a66 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	330c      	adds	r3, #12
 8003902:	7812      	ldrb	r2, [r2, #0]
 8003904:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390a:	1c5a      	adds	r2, r3, #1
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003914:	b29b      	uxth	r3, r3
 8003916:	3b01      	subs	r3, #1
 8003918:	b29a      	uxth	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800391e:	e0a2      	b.n	8003a66 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	2b02      	cmp	r3, #2
 800392c:	d134      	bne.n	8003998 <HAL_SPI_TransmitReceive+0x314>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003932:	b29b      	uxth	r3, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	d02f      	beq.n	8003998 <HAL_SPI_TransmitReceive+0x314>
 8003938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393a:	2b01      	cmp	r3, #1
 800393c:	d12c      	bne.n	8003998 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003942:	b29b      	uxth	r3, r3
 8003944:	2b01      	cmp	r3, #1
 8003946:	d912      	bls.n	800396e <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394c:	881a      	ldrh	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003958:	1c9a      	adds	r2, r3, #2
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003962:	b29b      	uxth	r3, r3
 8003964:	3b02      	subs	r3, #2
 8003966:	b29a      	uxth	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800396c:	e012      	b.n	8003994 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	330c      	adds	r3, #12
 8003978:	7812      	ldrb	r2, [r2, #0]
 800397a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800398a:	b29b      	uxth	r3, r3
 800398c:	3b01      	subs	r3, #1
 800398e:	b29a      	uxth	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003994:	2300      	movs	r3, #0
 8003996:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d148      	bne.n	8003a38 <HAL_SPI_TransmitReceive+0x3b4>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d042      	beq.n	8003a38 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d923      	bls.n	8003a06 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68da      	ldr	r2, [r3, #12]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c8:	b292      	uxth	r2, r2
 80039ca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d0:	1c9a      	adds	r2, r3, #2
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039dc:	b29b      	uxth	r3, r3
 80039de:	3b02      	subs	r3, #2
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d81f      	bhi.n	8003a34 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a02:	605a      	str	r2, [r3, #4]
 8003a04:	e016      	b.n	8003a34 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f103 020c 	add.w	r2, r3, #12
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a12:	7812      	ldrb	r2, [r2, #0]
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a34:	2301      	movs	r3, #1
 8003a36:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003a38:	f7fe fa80 	bl	8001f3c <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d803      	bhi.n	8003a50 <HAL_SPI_TransmitReceive+0x3cc>
 8003a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4e:	d102      	bne.n	8003a56 <HAL_SPI_TransmitReceive+0x3d2>
 8003a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d107      	bne.n	8003a66 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003a64:	e026      	b.n	8003ab4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f47f af57 	bne.w	8003920 <HAL_SPI_TransmitReceive+0x29c>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f47f af50 	bne.w	8003920 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a80:	69fa      	ldr	r2, [r7, #28]
 8003a82:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 f93d 	bl	8003d04 <SPI_EndRxTxTransaction>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d005      	beq.n	8003a9c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2220      	movs	r2, #32
 8003a9a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d003      	beq.n	8003aac <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aaa:	e003      	b.n	8003ab4 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003abc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3728      	adds	r7, #40	@ 0x28
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b088      	sub	sp, #32
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	603b      	str	r3, [r7, #0]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ad8:	f7fe fa30 	bl	8001f3c <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ae8:	f7fe fa28 	bl	8001f3c <HAL_GetTick>
 8003aec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003aee:	4b39      	ldr	r3, [pc, #228]	@ (8003bd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	015b      	lsls	r3, r3, #5
 8003af4:	0d1b      	lsrs	r3, r3, #20
 8003af6:	69fa      	ldr	r2, [r7, #28]
 8003af8:	fb02 f303 	mul.w	r3, r2, r3
 8003afc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003afe:	e054      	b.n	8003baa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b06:	d050      	beq.n	8003baa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b08:	f7fe fa18 	bl	8001f3c <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	69fa      	ldr	r2, [r7, #28]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d902      	bls.n	8003b1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d13d      	bne.n	8003b9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	685a      	ldr	r2, [r3, #4]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b36:	d111      	bne.n	8003b5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b40:	d004      	beq.n	8003b4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b4a:	d107      	bne.n	8003b5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b64:	d10f      	bne.n	8003b86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b74:	601a      	str	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e017      	b.n	8003bca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	689a      	ldr	r2, [r3, #8]
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	68ba      	ldr	r2, [r7, #8]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	bf0c      	ite	eq
 8003bba:	2301      	moveq	r3, #1
 8003bbc:	2300      	movne	r3, #0
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	79fb      	ldrb	r3, [r7, #7]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d19b      	bne.n	8003b00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3720      	adds	r7, #32
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	20000160 	.word	0x20000160

08003bd8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b08a      	sub	sp, #40	@ 0x28
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
 8003be4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003be6:	2300      	movs	r3, #0
 8003be8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003bea:	f7fe f9a7 	bl	8001f3c <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf2:	1a9b      	subs	r3, r3, r2
 8003bf4:	683a      	ldr	r2, [r7, #0]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003bfa:	f7fe f99f 	bl	8001f3c <HAL_GetTick>
 8003bfe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	330c      	adds	r3, #12
 8003c06:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003c08:	4b3d      	ldr	r3, [pc, #244]	@ (8003d00 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	4413      	add	r3, r2
 8003c12:	00da      	lsls	r2, r3, #3
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	0d1b      	lsrs	r3, r3, #20
 8003c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c1a:	fb02 f303 	mul.w	r3, r2, r3
 8003c1e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003c20:	e060      	b.n	8003ce4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003c28:	d107      	bne.n	8003c3a <SPI_WaitFifoStateUntilTimeout+0x62>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d104      	bne.n	8003c3a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003c38:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c40:	d050      	beq.n	8003ce4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c42:	f7fe f97b 	bl	8001f3c <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	6a3b      	ldr	r3, [r7, #32]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d902      	bls.n	8003c58 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d13d      	bne.n	8003cd4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003c66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c70:	d111      	bne.n	8003c96 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c7a:	d004      	beq.n	8003c86 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c84:	d107      	bne.n	8003c96 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c9e:	d10f      	bne.n	8003cc0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cbe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e010      	b.n	8003cf6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d101      	bne.n	8003cde <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689a      	ldr	r2, [r3, #8]
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	4013      	ands	r3, r2
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d196      	bne.n	8003c22 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3728      	adds	r7, #40	@ 0x28
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	20000160 	.word	0x20000160

08003d04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af02      	add	r7, sp, #8
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f7ff ff5b 	bl	8003bd8 <SPI_WaitFifoStateUntilTimeout>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d007      	beq.n	8003d38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d2c:	f043 0220 	orr.w	r2, r3, #32
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e027      	b.n	8003d88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	2180      	movs	r1, #128	@ 0x80
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f7ff fec0 	bl	8003ac8 <SPI_WaitFlagStateUntilTimeout>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d007      	beq.n	8003d5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d52:	f043 0220 	orr.w	r2, r3, #32
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e014      	b.n	8003d88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f7ff ff34 	bl	8003bd8 <SPI_WaitFifoStateUntilTimeout>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d007      	beq.n	8003d86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d7a:	f043 0220 	orr.w	r2, r3, #32
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e000      	b.n	8003d88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <malloc>:
 8003d90:	4b02      	ldr	r3, [pc, #8]	@ (8003d9c <malloc+0xc>)
 8003d92:	4601      	mov	r1, r0
 8003d94:	6818      	ldr	r0, [r3, #0]
 8003d96:	f000 b82d 	b.w	8003df4 <_malloc_r>
 8003d9a:	bf00      	nop
 8003d9c:	20000178 	.word	0x20000178

08003da0 <free>:
 8003da0:	4b02      	ldr	r3, [pc, #8]	@ (8003dac <free+0xc>)
 8003da2:	4601      	mov	r1, r0
 8003da4:	6818      	ldr	r0, [r3, #0]
 8003da6:	f000 bb77 	b.w	8004498 <_free_r>
 8003daa:	bf00      	nop
 8003dac:	20000178 	.word	0x20000178

08003db0 <sbrk_aligned>:
 8003db0:	b570      	push	{r4, r5, r6, lr}
 8003db2:	4e0f      	ldr	r6, [pc, #60]	@ (8003df0 <sbrk_aligned+0x40>)
 8003db4:	460c      	mov	r4, r1
 8003db6:	6831      	ldr	r1, [r6, #0]
 8003db8:	4605      	mov	r5, r0
 8003dba:	b911      	cbnz	r1, 8003dc2 <sbrk_aligned+0x12>
 8003dbc:	f000 fb0e 	bl	80043dc <_sbrk_r>
 8003dc0:	6030      	str	r0, [r6, #0]
 8003dc2:	4621      	mov	r1, r4
 8003dc4:	4628      	mov	r0, r5
 8003dc6:	f000 fb09 	bl	80043dc <_sbrk_r>
 8003dca:	1c43      	adds	r3, r0, #1
 8003dcc:	d103      	bne.n	8003dd6 <sbrk_aligned+0x26>
 8003dce:	f04f 34ff 	mov.w	r4, #4294967295
 8003dd2:	4620      	mov	r0, r4
 8003dd4:	bd70      	pop	{r4, r5, r6, pc}
 8003dd6:	1cc4      	adds	r4, r0, #3
 8003dd8:	f024 0403 	bic.w	r4, r4, #3
 8003ddc:	42a0      	cmp	r0, r4
 8003dde:	d0f8      	beq.n	8003dd2 <sbrk_aligned+0x22>
 8003de0:	1a21      	subs	r1, r4, r0
 8003de2:	4628      	mov	r0, r5
 8003de4:	f000 fafa 	bl	80043dc <_sbrk_r>
 8003de8:	3001      	adds	r0, #1
 8003dea:	d1f2      	bne.n	8003dd2 <sbrk_aligned+0x22>
 8003dec:	e7ef      	b.n	8003dce <sbrk_aligned+0x1e>
 8003dee:	bf00      	nop
 8003df0:	20000384 	.word	0x20000384

08003df4 <_malloc_r>:
 8003df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003df8:	1ccd      	adds	r5, r1, #3
 8003dfa:	f025 0503 	bic.w	r5, r5, #3
 8003dfe:	3508      	adds	r5, #8
 8003e00:	2d0c      	cmp	r5, #12
 8003e02:	bf38      	it	cc
 8003e04:	250c      	movcc	r5, #12
 8003e06:	2d00      	cmp	r5, #0
 8003e08:	4606      	mov	r6, r0
 8003e0a:	db01      	blt.n	8003e10 <_malloc_r+0x1c>
 8003e0c:	42a9      	cmp	r1, r5
 8003e0e:	d904      	bls.n	8003e1a <_malloc_r+0x26>
 8003e10:	230c      	movs	r3, #12
 8003e12:	6033      	str	r3, [r6, #0]
 8003e14:	2000      	movs	r0, #0
 8003e16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003ef0 <_malloc_r+0xfc>
 8003e1e:	f000 f869 	bl	8003ef4 <__malloc_lock>
 8003e22:	f8d8 3000 	ldr.w	r3, [r8]
 8003e26:	461c      	mov	r4, r3
 8003e28:	bb44      	cbnz	r4, 8003e7c <_malloc_r+0x88>
 8003e2a:	4629      	mov	r1, r5
 8003e2c:	4630      	mov	r0, r6
 8003e2e:	f7ff ffbf 	bl	8003db0 <sbrk_aligned>
 8003e32:	1c43      	adds	r3, r0, #1
 8003e34:	4604      	mov	r4, r0
 8003e36:	d158      	bne.n	8003eea <_malloc_r+0xf6>
 8003e38:	f8d8 4000 	ldr.w	r4, [r8]
 8003e3c:	4627      	mov	r7, r4
 8003e3e:	2f00      	cmp	r7, #0
 8003e40:	d143      	bne.n	8003eca <_malloc_r+0xd6>
 8003e42:	2c00      	cmp	r4, #0
 8003e44:	d04b      	beq.n	8003ede <_malloc_r+0xea>
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	4639      	mov	r1, r7
 8003e4a:	4630      	mov	r0, r6
 8003e4c:	eb04 0903 	add.w	r9, r4, r3
 8003e50:	f000 fac4 	bl	80043dc <_sbrk_r>
 8003e54:	4581      	cmp	r9, r0
 8003e56:	d142      	bne.n	8003ede <_malloc_r+0xea>
 8003e58:	6821      	ldr	r1, [r4, #0]
 8003e5a:	1a6d      	subs	r5, r5, r1
 8003e5c:	4629      	mov	r1, r5
 8003e5e:	4630      	mov	r0, r6
 8003e60:	f7ff ffa6 	bl	8003db0 <sbrk_aligned>
 8003e64:	3001      	adds	r0, #1
 8003e66:	d03a      	beq.n	8003ede <_malloc_r+0xea>
 8003e68:	6823      	ldr	r3, [r4, #0]
 8003e6a:	442b      	add	r3, r5
 8003e6c:	6023      	str	r3, [r4, #0]
 8003e6e:	f8d8 3000 	ldr.w	r3, [r8]
 8003e72:	685a      	ldr	r2, [r3, #4]
 8003e74:	bb62      	cbnz	r2, 8003ed0 <_malloc_r+0xdc>
 8003e76:	f8c8 7000 	str.w	r7, [r8]
 8003e7a:	e00f      	b.n	8003e9c <_malloc_r+0xa8>
 8003e7c:	6822      	ldr	r2, [r4, #0]
 8003e7e:	1b52      	subs	r2, r2, r5
 8003e80:	d420      	bmi.n	8003ec4 <_malloc_r+0xd0>
 8003e82:	2a0b      	cmp	r2, #11
 8003e84:	d917      	bls.n	8003eb6 <_malloc_r+0xc2>
 8003e86:	1961      	adds	r1, r4, r5
 8003e88:	42a3      	cmp	r3, r4
 8003e8a:	6025      	str	r5, [r4, #0]
 8003e8c:	bf18      	it	ne
 8003e8e:	6059      	strne	r1, [r3, #4]
 8003e90:	6863      	ldr	r3, [r4, #4]
 8003e92:	bf08      	it	eq
 8003e94:	f8c8 1000 	streq.w	r1, [r8]
 8003e98:	5162      	str	r2, [r4, r5]
 8003e9a:	604b      	str	r3, [r1, #4]
 8003e9c:	4630      	mov	r0, r6
 8003e9e:	f000 f82f 	bl	8003f00 <__malloc_unlock>
 8003ea2:	f104 000b 	add.w	r0, r4, #11
 8003ea6:	1d23      	adds	r3, r4, #4
 8003ea8:	f020 0007 	bic.w	r0, r0, #7
 8003eac:	1ac2      	subs	r2, r0, r3
 8003eae:	bf1c      	itt	ne
 8003eb0:	1a1b      	subne	r3, r3, r0
 8003eb2:	50a3      	strne	r3, [r4, r2]
 8003eb4:	e7af      	b.n	8003e16 <_malloc_r+0x22>
 8003eb6:	6862      	ldr	r2, [r4, #4]
 8003eb8:	42a3      	cmp	r3, r4
 8003eba:	bf0c      	ite	eq
 8003ebc:	f8c8 2000 	streq.w	r2, [r8]
 8003ec0:	605a      	strne	r2, [r3, #4]
 8003ec2:	e7eb      	b.n	8003e9c <_malloc_r+0xa8>
 8003ec4:	4623      	mov	r3, r4
 8003ec6:	6864      	ldr	r4, [r4, #4]
 8003ec8:	e7ae      	b.n	8003e28 <_malloc_r+0x34>
 8003eca:	463c      	mov	r4, r7
 8003ecc:	687f      	ldr	r7, [r7, #4]
 8003ece:	e7b6      	b.n	8003e3e <_malloc_r+0x4a>
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	42a3      	cmp	r3, r4
 8003ed6:	d1fb      	bne.n	8003ed0 <_malloc_r+0xdc>
 8003ed8:	2300      	movs	r3, #0
 8003eda:	6053      	str	r3, [r2, #4]
 8003edc:	e7de      	b.n	8003e9c <_malloc_r+0xa8>
 8003ede:	230c      	movs	r3, #12
 8003ee0:	6033      	str	r3, [r6, #0]
 8003ee2:	4630      	mov	r0, r6
 8003ee4:	f000 f80c 	bl	8003f00 <__malloc_unlock>
 8003ee8:	e794      	b.n	8003e14 <_malloc_r+0x20>
 8003eea:	6005      	str	r5, [r0, #0]
 8003eec:	e7d6      	b.n	8003e9c <_malloc_r+0xa8>
 8003eee:	bf00      	nop
 8003ef0:	20000388 	.word	0x20000388

08003ef4 <__malloc_lock>:
 8003ef4:	4801      	ldr	r0, [pc, #4]	@ (8003efc <__malloc_lock+0x8>)
 8003ef6:	f000 babe 	b.w	8004476 <__retarget_lock_acquire_recursive>
 8003efa:	bf00      	nop
 8003efc:	200004cc 	.word	0x200004cc

08003f00 <__malloc_unlock>:
 8003f00:	4801      	ldr	r0, [pc, #4]	@ (8003f08 <__malloc_unlock+0x8>)
 8003f02:	f000 bab9 	b.w	8004478 <__retarget_lock_release_recursive>
 8003f06:	bf00      	nop
 8003f08:	200004cc 	.word	0x200004cc

08003f0c <std>:
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	b510      	push	{r4, lr}
 8003f10:	4604      	mov	r4, r0
 8003f12:	e9c0 3300 	strd	r3, r3, [r0]
 8003f16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f1a:	6083      	str	r3, [r0, #8]
 8003f1c:	8181      	strh	r1, [r0, #12]
 8003f1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003f20:	81c2      	strh	r2, [r0, #14]
 8003f22:	6183      	str	r3, [r0, #24]
 8003f24:	4619      	mov	r1, r3
 8003f26:	2208      	movs	r2, #8
 8003f28:	305c      	adds	r0, #92	@ 0x5c
 8003f2a:	f000 fa1b 	bl	8004364 <memset>
 8003f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f64 <std+0x58>)
 8003f30:	6263      	str	r3, [r4, #36]	@ 0x24
 8003f32:	4b0d      	ldr	r3, [pc, #52]	@ (8003f68 <std+0x5c>)
 8003f34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003f36:	4b0d      	ldr	r3, [pc, #52]	@ (8003f6c <std+0x60>)
 8003f38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f70 <std+0x64>)
 8003f3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f74 <std+0x68>)
 8003f40:	6224      	str	r4, [r4, #32]
 8003f42:	429c      	cmp	r4, r3
 8003f44:	d006      	beq.n	8003f54 <std+0x48>
 8003f46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003f4a:	4294      	cmp	r4, r2
 8003f4c:	d002      	beq.n	8003f54 <std+0x48>
 8003f4e:	33d0      	adds	r3, #208	@ 0xd0
 8003f50:	429c      	cmp	r4, r3
 8003f52:	d105      	bne.n	8003f60 <std+0x54>
 8003f54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003f58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f5c:	f000 ba8a 	b.w	8004474 <__retarget_lock_init_recursive>
 8003f60:	bd10      	pop	{r4, pc}
 8003f62:	bf00      	nop
 8003f64:	080041b5 	.word	0x080041b5
 8003f68:	080041d7 	.word	0x080041d7
 8003f6c:	0800420f 	.word	0x0800420f
 8003f70:	08004233 	.word	0x08004233
 8003f74:	2000038c 	.word	0x2000038c

08003f78 <stdio_exit_handler>:
 8003f78:	4a02      	ldr	r2, [pc, #8]	@ (8003f84 <stdio_exit_handler+0xc>)
 8003f7a:	4903      	ldr	r1, [pc, #12]	@ (8003f88 <stdio_exit_handler+0x10>)
 8003f7c:	4803      	ldr	r0, [pc, #12]	@ (8003f8c <stdio_exit_handler+0x14>)
 8003f7e:	f000 b869 	b.w	8004054 <_fwalk_sglue>
 8003f82:	bf00      	nop
 8003f84:	2000016c 	.word	0x2000016c
 8003f88:	08004c01 	.word	0x08004c01
 8003f8c:	2000017c 	.word	0x2000017c

08003f90 <cleanup_stdio>:
 8003f90:	6841      	ldr	r1, [r0, #4]
 8003f92:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <cleanup_stdio+0x34>)
 8003f94:	4299      	cmp	r1, r3
 8003f96:	b510      	push	{r4, lr}
 8003f98:	4604      	mov	r4, r0
 8003f9a:	d001      	beq.n	8003fa0 <cleanup_stdio+0x10>
 8003f9c:	f000 fe30 	bl	8004c00 <_fflush_r>
 8003fa0:	68a1      	ldr	r1, [r4, #8]
 8003fa2:	4b09      	ldr	r3, [pc, #36]	@ (8003fc8 <cleanup_stdio+0x38>)
 8003fa4:	4299      	cmp	r1, r3
 8003fa6:	d002      	beq.n	8003fae <cleanup_stdio+0x1e>
 8003fa8:	4620      	mov	r0, r4
 8003faa:	f000 fe29 	bl	8004c00 <_fflush_r>
 8003fae:	68e1      	ldr	r1, [r4, #12]
 8003fb0:	4b06      	ldr	r3, [pc, #24]	@ (8003fcc <cleanup_stdio+0x3c>)
 8003fb2:	4299      	cmp	r1, r3
 8003fb4:	d004      	beq.n	8003fc0 <cleanup_stdio+0x30>
 8003fb6:	4620      	mov	r0, r4
 8003fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fbc:	f000 be20 	b.w	8004c00 <_fflush_r>
 8003fc0:	bd10      	pop	{r4, pc}
 8003fc2:	bf00      	nop
 8003fc4:	2000038c 	.word	0x2000038c
 8003fc8:	200003f4 	.word	0x200003f4
 8003fcc:	2000045c 	.word	0x2000045c

08003fd0 <global_stdio_init.part.0>:
 8003fd0:	b510      	push	{r4, lr}
 8003fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8004000 <global_stdio_init.part.0+0x30>)
 8003fd4:	4c0b      	ldr	r4, [pc, #44]	@ (8004004 <global_stdio_init.part.0+0x34>)
 8003fd6:	4a0c      	ldr	r2, [pc, #48]	@ (8004008 <global_stdio_init.part.0+0x38>)
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	4620      	mov	r0, r4
 8003fdc:	2200      	movs	r2, #0
 8003fde:	2104      	movs	r1, #4
 8003fe0:	f7ff ff94 	bl	8003f0c <std>
 8003fe4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003fe8:	2201      	movs	r2, #1
 8003fea:	2109      	movs	r1, #9
 8003fec:	f7ff ff8e 	bl	8003f0c <std>
 8003ff0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003ff4:	2202      	movs	r2, #2
 8003ff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ffa:	2112      	movs	r1, #18
 8003ffc:	f7ff bf86 	b.w	8003f0c <std>
 8004000:	200004c4 	.word	0x200004c4
 8004004:	2000038c 	.word	0x2000038c
 8004008:	08003f79 	.word	0x08003f79

0800400c <__sfp_lock_acquire>:
 800400c:	4801      	ldr	r0, [pc, #4]	@ (8004014 <__sfp_lock_acquire+0x8>)
 800400e:	f000 ba32 	b.w	8004476 <__retarget_lock_acquire_recursive>
 8004012:	bf00      	nop
 8004014:	200004cd 	.word	0x200004cd

08004018 <__sfp_lock_release>:
 8004018:	4801      	ldr	r0, [pc, #4]	@ (8004020 <__sfp_lock_release+0x8>)
 800401a:	f000 ba2d 	b.w	8004478 <__retarget_lock_release_recursive>
 800401e:	bf00      	nop
 8004020:	200004cd 	.word	0x200004cd

08004024 <__sinit>:
 8004024:	b510      	push	{r4, lr}
 8004026:	4604      	mov	r4, r0
 8004028:	f7ff fff0 	bl	800400c <__sfp_lock_acquire>
 800402c:	6a23      	ldr	r3, [r4, #32]
 800402e:	b11b      	cbz	r3, 8004038 <__sinit+0x14>
 8004030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004034:	f7ff bff0 	b.w	8004018 <__sfp_lock_release>
 8004038:	4b04      	ldr	r3, [pc, #16]	@ (800404c <__sinit+0x28>)
 800403a:	6223      	str	r3, [r4, #32]
 800403c:	4b04      	ldr	r3, [pc, #16]	@ (8004050 <__sinit+0x2c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1f5      	bne.n	8004030 <__sinit+0xc>
 8004044:	f7ff ffc4 	bl	8003fd0 <global_stdio_init.part.0>
 8004048:	e7f2      	b.n	8004030 <__sinit+0xc>
 800404a:	bf00      	nop
 800404c:	08003f91 	.word	0x08003f91
 8004050:	200004c4 	.word	0x200004c4

08004054 <_fwalk_sglue>:
 8004054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004058:	4607      	mov	r7, r0
 800405a:	4688      	mov	r8, r1
 800405c:	4614      	mov	r4, r2
 800405e:	2600      	movs	r6, #0
 8004060:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004064:	f1b9 0901 	subs.w	r9, r9, #1
 8004068:	d505      	bpl.n	8004076 <_fwalk_sglue+0x22>
 800406a:	6824      	ldr	r4, [r4, #0]
 800406c:	2c00      	cmp	r4, #0
 800406e:	d1f7      	bne.n	8004060 <_fwalk_sglue+0xc>
 8004070:	4630      	mov	r0, r6
 8004072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004076:	89ab      	ldrh	r3, [r5, #12]
 8004078:	2b01      	cmp	r3, #1
 800407a:	d907      	bls.n	800408c <_fwalk_sglue+0x38>
 800407c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004080:	3301      	adds	r3, #1
 8004082:	d003      	beq.n	800408c <_fwalk_sglue+0x38>
 8004084:	4629      	mov	r1, r5
 8004086:	4638      	mov	r0, r7
 8004088:	47c0      	blx	r8
 800408a:	4306      	orrs	r6, r0
 800408c:	3568      	adds	r5, #104	@ 0x68
 800408e:	e7e9      	b.n	8004064 <_fwalk_sglue+0x10>

08004090 <_puts_r>:
 8004090:	6a03      	ldr	r3, [r0, #32]
 8004092:	b570      	push	{r4, r5, r6, lr}
 8004094:	6884      	ldr	r4, [r0, #8]
 8004096:	4605      	mov	r5, r0
 8004098:	460e      	mov	r6, r1
 800409a:	b90b      	cbnz	r3, 80040a0 <_puts_r+0x10>
 800409c:	f7ff ffc2 	bl	8004024 <__sinit>
 80040a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80040a2:	07db      	lsls	r3, r3, #31
 80040a4:	d405      	bmi.n	80040b2 <_puts_r+0x22>
 80040a6:	89a3      	ldrh	r3, [r4, #12]
 80040a8:	0598      	lsls	r0, r3, #22
 80040aa:	d402      	bmi.n	80040b2 <_puts_r+0x22>
 80040ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80040ae:	f000 f9e2 	bl	8004476 <__retarget_lock_acquire_recursive>
 80040b2:	89a3      	ldrh	r3, [r4, #12]
 80040b4:	0719      	lsls	r1, r3, #28
 80040b6:	d502      	bpl.n	80040be <_puts_r+0x2e>
 80040b8:	6923      	ldr	r3, [r4, #16]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d135      	bne.n	800412a <_puts_r+0x9a>
 80040be:	4621      	mov	r1, r4
 80040c0:	4628      	mov	r0, r5
 80040c2:	f000 f8f9 	bl	80042b8 <__swsetup_r>
 80040c6:	b380      	cbz	r0, 800412a <_puts_r+0x9a>
 80040c8:	f04f 35ff 	mov.w	r5, #4294967295
 80040cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80040ce:	07da      	lsls	r2, r3, #31
 80040d0:	d405      	bmi.n	80040de <_puts_r+0x4e>
 80040d2:	89a3      	ldrh	r3, [r4, #12]
 80040d4:	059b      	lsls	r3, r3, #22
 80040d6:	d402      	bmi.n	80040de <_puts_r+0x4e>
 80040d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80040da:	f000 f9cd 	bl	8004478 <__retarget_lock_release_recursive>
 80040de:	4628      	mov	r0, r5
 80040e0:	bd70      	pop	{r4, r5, r6, pc}
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	da04      	bge.n	80040f0 <_puts_r+0x60>
 80040e6:	69a2      	ldr	r2, [r4, #24]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	dc17      	bgt.n	800411c <_puts_r+0x8c>
 80040ec:	290a      	cmp	r1, #10
 80040ee:	d015      	beq.n	800411c <_puts_r+0x8c>
 80040f0:	6823      	ldr	r3, [r4, #0]
 80040f2:	1c5a      	adds	r2, r3, #1
 80040f4:	6022      	str	r2, [r4, #0]
 80040f6:	7019      	strb	r1, [r3, #0]
 80040f8:	68a3      	ldr	r3, [r4, #8]
 80040fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80040fe:	3b01      	subs	r3, #1
 8004100:	60a3      	str	r3, [r4, #8]
 8004102:	2900      	cmp	r1, #0
 8004104:	d1ed      	bne.n	80040e2 <_puts_r+0x52>
 8004106:	2b00      	cmp	r3, #0
 8004108:	da11      	bge.n	800412e <_puts_r+0x9e>
 800410a:	4622      	mov	r2, r4
 800410c:	210a      	movs	r1, #10
 800410e:	4628      	mov	r0, r5
 8004110:	f000 f893 	bl	800423a <__swbuf_r>
 8004114:	3001      	adds	r0, #1
 8004116:	d0d7      	beq.n	80040c8 <_puts_r+0x38>
 8004118:	250a      	movs	r5, #10
 800411a:	e7d7      	b.n	80040cc <_puts_r+0x3c>
 800411c:	4622      	mov	r2, r4
 800411e:	4628      	mov	r0, r5
 8004120:	f000 f88b 	bl	800423a <__swbuf_r>
 8004124:	3001      	adds	r0, #1
 8004126:	d1e7      	bne.n	80040f8 <_puts_r+0x68>
 8004128:	e7ce      	b.n	80040c8 <_puts_r+0x38>
 800412a:	3e01      	subs	r6, #1
 800412c:	e7e4      	b.n	80040f8 <_puts_r+0x68>
 800412e:	6823      	ldr	r3, [r4, #0]
 8004130:	1c5a      	adds	r2, r3, #1
 8004132:	6022      	str	r2, [r4, #0]
 8004134:	220a      	movs	r2, #10
 8004136:	701a      	strb	r2, [r3, #0]
 8004138:	e7ee      	b.n	8004118 <_puts_r+0x88>
	...

0800413c <puts>:
 800413c:	4b02      	ldr	r3, [pc, #8]	@ (8004148 <puts+0xc>)
 800413e:	4601      	mov	r1, r0
 8004140:	6818      	ldr	r0, [r3, #0]
 8004142:	f7ff bfa5 	b.w	8004090 <_puts_r>
 8004146:	bf00      	nop
 8004148:	20000178 	.word	0x20000178

0800414c <sniprintf>:
 800414c:	b40c      	push	{r2, r3}
 800414e:	b530      	push	{r4, r5, lr}
 8004150:	4b17      	ldr	r3, [pc, #92]	@ (80041b0 <sniprintf+0x64>)
 8004152:	1e0c      	subs	r4, r1, #0
 8004154:	681d      	ldr	r5, [r3, #0]
 8004156:	b09d      	sub	sp, #116	@ 0x74
 8004158:	da08      	bge.n	800416c <sniprintf+0x20>
 800415a:	238b      	movs	r3, #139	@ 0x8b
 800415c:	602b      	str	r3, [r5, #0]
 800415e:	f04f 30ff 	mov.w	r0, #4294967295
 8004162:	b01d      	add	sp, #116	@ 0x74
 8004164:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004168:	b002      	add	sp, #8
 800416a:	4770      	bx	lr
 800416c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004170:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004174:	bf14      	ite	ne
 8004176:	f104 33ff 	addne.w	r3, r4, #4294967295
 800417a:	4623      	moveq	r3, r4
 800417c:	9304      	str	r3, [sp, #16]
 800417e:	9307      	str	r3, [sp, #28]
 8004180:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004184:	9002      	str	r0, [sp, #8]
 8004186:	9006      	str	r0, [sp, #24]
 8004188:	f8ad 3016 	strh.w	r3, [sp, #22]
 800418c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800418e:	ab21      	add	r3, sp, #132	@ 0x84
 8004190:	a902      	add	r1, sp, #8
 8004192:	4628      	mov	r0, r5
 8004194:	9301      	str	r3, [sp, #4]
 8004196:	f000 fa25 	bl	80045e4 <_svfiprintf_r>
 800419a:	1c43      	adds	r3, r0, #1
 800419c:	bfbc      	itt	lt
 800419e:	238b      	movlt	r3, #139	@ 0x8b
 80041a0:	602b      	strlt	r3, [r5, #0]
 80041a2:	2c00      	cmp	r4, #0
 80041a4:	d0dd      	beq.n	8004162 <sniprintf+0x16>
 80041a6:	9b02      	ldr	r3, [sp, #8]
 80041a8:	2200      	movs	r2, #0
 80041aa:	701a      	strb	r2, [r3, #0]
 80041ac:	e7d9      	b.n	8004162 <sniprintf+0x16>
 80041ae:	bf00      	nop
 80041b0:	20000178 	.word	0x20000178

080041b4 <__sread>:
 80041b4:	b510      	push	{r4, lr}
 80041b6:	460c      	mov	r4, r1
 80041b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041bc:	f000 f8fc 	bl	80043b8 <_read_r>
 80041c0:	2800      	cmp	r0, #0
 80041c2:	bfab      	itete	ge
 80041c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80041c6:	89a3      	ldrhlt	r3, [r4, #12]
 80041c8:	181b      	addge	r3, r3, r0
 80041ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80041ce:	bfac      	ite	ge
 80041d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80041d2:	81a3      	strhlt	r3, [r4, #12]
 80041d4:	bd10      	pop	{r4, pc}

080041d6 <__swrite>:
 80041d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041da:	461f      	mov	r7, r3
 80041dc:	898b      	ldrh	r3, [r1, #12]
 80041de:	05db      	lsls	r3, r3, #23
 80041e0:	4605      	mov	r5, r0
 80041e2:	460c      	mov	r4, r1
 80041e4:	4616      	mov	r6, r2
 80041e6:	d505      	bpl.n	80041f4 <__swrite+0x1e>
 80041e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041ec:	2302      	movs	r3, #2
 80041ee:	2200      	movs	r2, #0
 80041f0:	f000 f8d0 	bl	8004394 <_lseek_r>
 80041f4:	89a3      	ldrh	r3, [r4, #12]
 80041f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041fe:	81a3      	strh	r3, [r4, #12]
 8004200:	4632      	mov	r2, r6
 8004202:	463b      	mov	r3, r7
 8004204:	4628      	mov	r0, r5
 8004206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800420a:	f000 b8f7 	b.w	80043fc <_write_r>

0800420e <__sseek>:
 800420e:	b510      	push	{r4, lr}
 8004210:	460c      	mov	r4, r1
 8004212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004216:	f000 f8bd 	bl	8004394 <_lseek_r>
 800421a:	1c43      	adds	r3, r0, #1
 800421c:	89a3      	ldrh	r3, [r4, #12]
 800421e:	bf15      	itete	ne
 8004220:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004222:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004226:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800422a:	81a3      	strheq	r3, [r4, #12]
 800422c:	bf18      	it	ne
 800422e:	81a3      	strhne	r3, [r4, #12]
 8004230:	bd10      	pop	{r4, pc}

08004232 <__sclose>:
 8004232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004236:	f000 b89d 	b.w	8004374 <_close_r>

0800423a <__swbuf_r>:
 800423a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800423c:	460e      	mov	r6, r1
 800423e:	4614      	mov	r4, r2
 8004240:	4605      	mov	r5, r0
 8004242:	b118      	cbz	r0, 800424c <__swbuf_r+0x12>
 8004244:	6a03      	ldr	r3, [r0, #32]
 8004246:	b90b      	cbnz	r3, 800424c <__swbuf_r+0x12>
 8004248:	f7ff feec 	bl	8004024 <__sinit>
 800424c:	69a3      	ldr	r3, [r4, #24]
 800424e:	60a3      	str	r3, [r4, #8]
 8004250:	89a3      	ldrh	r3, [r4, #12]
 8004252:	071a      	lsls	r2, r3, #28
 8004254:	d501      	bpl.n	800425a <__swbuf_r+0x20>
 8004256:	6923      	ldr	r3, [r4, #16]
 8004258:	b943      	cbnz	r3, 800426c <__swbuf_r+0x32>
 800425a:	4621      	mov	r1, r4
 800425c:	4628      	mov	r0, r5
 800425e:	f000 f82b 	bl	80042b8 <__swsetup_r>
 8004262:	b118      	cbz	r0, 800426c <__swbuf_r+0x32>
 8004264:	f04f 37ff 	mov.w	r7, #4294967295
 8004268:	4638      	mov	r0, r7
 800426a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800426c:	6823      	ldr	r3, [r4, #0]
 800426e:	6922      	ldr	r2, [r4, #16]
 8004270:	1a98      	subs	r0, r3, r2
 8004272:	6963      	ldr	r3, [r4, #20]
 8004274:	b2f6      	uxtb	r6, r6
 8004276:	4283      	cmp	r3, r0
 8004278:	4637      	mov	r7, r6
 800427a:	dc05      	bgt.n	8004288 <__swbuf_r+0x4e>
 800427c:	4621      	mov	r1, r4
 800427e:	4628      	mov	r0, r5
 8004280:	f000 fcbe 	bl	8004c00 <_fflush_r>
 8004284:	2800      	cmp	r0, #0
 8004286:	d1ed      	bne.n	8004264 <__swbuf_r+0x2a>
 8004288:	68a3      	ldr	r3, [r4, #8]
 800428a:	3b01      	subs	r3, #1
 800428c:	60a3      	str	r3, [r4, #8]
 800428e:	6823      	ldr	r3, [r4, #0]
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	6022      	str	r2, [r4, #0]
 8004294:	701e      	strb	r6, [r3, #0]
 8004296:	6962      	ldr	r2, [r4, #20]
 8004298:	1c43      	adds	r3, r0, #1
 800429a:	429a      	cmp	r2, r3
 800429c:	d004      	beq.n	80042a8 <__swbuf_r+0x6e>
 800429e:	89a3      	ldrh	r3, [r4, #12]
 80042a0:	07db      	lsls	r3, r3, #31
 80042a2:	d5e1      	bpl.n	8004268 <__swbuf_r+0x2e>
 80042a4:	2e0a      	cmp	r6, #10
 80042a6:	d1df      	bne.n	8004268 <__swbuf_r+0x2e>
 80042a8:	4621      	mov	r1, r4
 80042aa:	4628      	mov	r0, r5
 80042ac:	f000 fca8 	bl	8004c00 <_fflush_r>
 80042b0:	2800      	cmp	r0, #0
 80042b2:	d0d9      	beq.n	8004268 <__swbuf_r+0x2e>
 80042b4:	e7d6      	b.n	8004264 <__swbuf_r+0x2a>
	...

080042b8 <__swsetup_r>:
 80042b8:	b538      	push	{r3, r4, r5, lr}
 80042ba:	4b29      	ldr	r3, [pc, #164]	@ (8004360 <__swsetup_r+0xa8>)
 80042bc:	4605      	mov	r5, r0
 80042be:	6818      	ldr	r0, [r3, #0]
 80042c0:	460c      	mov	r4, r1
 80042c2:	b118      	cbz	r0, 80042cc <__swsetup_r+0x14>
 80042c4:	6a03      	ldr	r3, [r0, #32]
 80042c6:	b90b      	cbnz	r3, 80042cc <__swsetup_r+0x14>
 80042c8:	f7ff feac 	bl	8004024 <__sinit>
 80042cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042d0:	0719      	lsls	r1, r3, #28
 80042d2:	d422      	bmi.n	800431a <__swsetup_r+0x62>
 80042d4:	06da      	lsls	r2, r3, #27
 80042d6:	d407      	bmi.n	80042e8 <__swsetup_r+0x30>
 80042d8:	2209      	movs	r2, #9
 80042da:	602a      	str	r2, [r5, #0]
 80042dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042e0:	81a3      	strh	r3, [r4, #12]
 80042e2:	f04f 30ff 	mov.w	r0, #4294967295
 80042e6:	e033      	b.n	8004350 <__swsetup_r+0x98>
 80042e8:	0758      	lsls	r0, r3, #29
 80042ea:	d512      	bpl.n	8004312 <__swsetup_r+0x5a>
 80042ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042ee:	b141      	cbz	r1, 8004302 <__swsetup_r+0x4a>
 80042f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80042f4:	4299      	cmp	r1, r3
 80042f6:	d002      	beq.n	80042fe <__swsetup_r+0x46>
 80042f8:	4628      	mov	r0, r5
 80042fa:	f000 f8cd 	bl	8004498 <_free_r>
 80042fe:	2300      	movs	r3, #0
 8004300:	6363      	str	r3, [r4, #52]	@ 0x34
 8004302:	89a3      	ldrh	r3, [r4, #12]
 8004304:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004308:	81a3      	strh	r3, [r4, #12]
 800430a:	2300      	movs	r3, #0
 800430c:	6063      	str	r3, [r4, #4]
 800430e:	6923      	ldr	r3, [r4, #16]
 8004310:	6023      	str	r3, [r4, #0]
 8004312:	89a3      	ldrh	r3, [r4, #12]
 8004314:	f043 0308 	orr.w	r3, r3, #8
 8004318:	81a3      	strh	r3, [r4, #12]
 800431a:	6923      	ldr	r3, [r4, #16]
 800431c:	b94b      	cbnz	r3, 8004332 <__swsetup_r+0x7a>
 800431e:	89a3      	ldrh	r3, [r4, #12]
 8004320:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004324:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004328:	d003      	beq.n	8004332 <__swsetup_r+0x7a>
 800432a:	4621      	mov	r1, r4
 800432c:	4628      	mov	r0, r5
 800432e:	f000 fcb5 	bl	8004c9c <__smakebuf_r>
 8004332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004336:	f013 0201 	ands.w	r2, r3, #1
 800433a:	d00a      	beq.n	8004352 <__swsetup_r+0x9a>
 800433c:	2200      	movs	r2, #0
 800433e:	60a2      	str	r2, [r4, #8]
 8004340:	6962      	ldr	r2, [r4, #20]
 8004342:	4252      	negs	r2, r2
 8004344:	61a2      	str	r2, [r4, #24]
 8004346:	6922      	ldr	r2, [r4, #16]
 8004348:	b942      	cbnz	r2, 800435c <__swsetup_r+0xa4>
 800434a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800434e:	d1c5      	bne.n	80042dc <__swsetup_r+0x24>
 8004350:	bd38      	pop	{r3, r4, r5, pc}
 8004352:	0799      	lsls	r1, r3, #30
 8004354:	bf58      	it	pl
 8004356:	6962      	ldrpl	r2, [r4, #20]
 8004358:	60a2      	str	r2, [r4, #8]
 800435a:	e7f4      	b.n	8004346 <__swsetup_r+0x8e>
 800435c:	2000      	movs	r0, #0
 800435e:	e7f7      	b.n	8004350 <__swsetup_r+0x98>
 8004360:	20000178 	.word	0x20000178

08004364 <memset>:
 8004364:	4402      	add	r2, r0
 8004366:	4603      	mov	r3, r0
 8004368:	4293      	cmp	r3, r2
 800436a:	d100      	bne.n	800436e <memset+0xa>
 800436c:	4770      	bx	lr
 800436e:	f803 1b01 	strb.w	r1, [r3], #1
 8004372:	e7f9      	b.n	8004368 <memset+0x4>

08004374 <_close_r>:
 8004374:	b538      	push	{r3, r4, r5, lr}
 8004376:	4d06      	ldr	r5, [pc, #24]	@ (8004390 <_close_r+0x1c>)
 8004378:	2300      	movs	r3, #0
 800437a:	4604      	mov	r4, r0
 800437c:	4608      	mov	r0, r1
 800437e:	602b      	str	r3, [r5, #0]
 8004380:	f7fd fce0 	bl	8001d44 <_close>
 8004384:	1c43      	adds	r3, r0, #1
 8004386:	d102      	bne.n	800438e <_close_r+0x1a>
 8004388:	682b      	ldr	r3, [r5, #0]
 800438a:	b103      	cbz	r3, 800438e <_close_r+0x1a>
 800438c:	6023      	str	r3, [r4, #0]
 800438e:	bd38      	pop	{r3, r4, r5, pc}
 8004390:	200004c8 	.word	0x200004c8

08004394 <_lseek_r>:
 8004394:	b538      	push	{r3, r4, r5, lr}
 8004396:	4d07      	ldr	r5, [pc, #28]	@ (80043b4 <_lseek_r+0x20>)
 8004398:	4604      	mov	r4, r0
 800439a:	4608      	mov	r0, r1
 800439c:	4611      	mov	r1, r2
 800439e:	2200      	movs	r2, #0
 80043a0:	602a      	str	r2, [r5, #0]
 80043a2:	461a      	mov	r2, r3
 80043a4:	f7fd fcf5 	bl	8001d92 <_lseek>
 80043a8:	1c43      	adds	r3, r0, #1
 80043aa:	d102      	bne.n	80043b2 <_lseek_r+0x1e>
 80043ac:	682b      	ldr	r3, [r5, #0]
 80043ae:	b103      	cbz	r3, 80043b2 <_lseek_r+0x1e>
 80043b0:	6023      	str	r3, [r4, #0]
 80043b2:	bd38      	pop	{r3, r4, r5, pc}
 80043b4:	200004c8 	.word	0x200004c8

080043b8 <_read_r>:
 80043b8:	b538      	push	{r3, r4, r5, lr}
 80043ba:	4d07      	ldr	r5, [pc, #28]	@ (80043d8 <_read_r+0x20>)
 80043bc:	4604      	mov	r4, r0
 80043be:	4608      	mov	r0, r1
 80043c0:	4611      	mov	r1, r2
 80043c2:	2200      	movs	r2, #0
 80043c4:	602a      	str	r2, [r5, #0]
 80043c6:	461a      	mov	r2, r3
 80043c8:	f7fd fc72 	bl	8001cb0 <_read>
 80043cc:	1c43      	adds	r3, r0, #1
 80043ce:	d102      	bne.n	80043d6 <_read_r+0x1e>
 80043d0:	682b      	ldr	r3, [r5, #0]
 80043d2:	b103      	cbz	r3, 80043d6 <_read_r+0x1e>
 80043d4:	6023      	str	r3, [r4, #0]
 80043d6:	bd38      	pop	{r3, r4, r5, pc}
 80043d8:	200004c8 	.word	0x200004c8

080043dc <_sbrk_r>:
 80043dc:	b538      	push	{r3, r4, r5, lr}
 80043de:	4d06      	ldr	r5, [pc, #24]	@ (80043f8 <_sbrk_r+0x1c>)
 80043e0:	2300      	movs	r3, #0
 80043e2:	4604      	mov	r4, r0
 80043e4:	4608      	mov	r0, r1
 80043e6:	602b      	str	r3, [r5, #0]
 80043e8:	f7fd fc80 	bl	8001cec <_sbrk>
 80043ec:	1c43      	adds	r3, r0, #1
 80043ee:	d102      	bne.n	80043f6 <_sbrk_r+0x1a>
 80043f0:	682b      	ldr	r3, [r5, #0]
 80043f2:	b103      	cbz	r3, 80043f6 <_sbrk_r+0x1a>
 80043f4:	6023      	str	r3, [r4, #0]
 80043f6:	bd38      	pop	{r3, r4, r5, pc}
 80043f8:	200004c8 	.word	0x200004c8

080043fc <_write_r>:
 80043fc:	b538      	push	{r3, r4, r5, lr}
 80043fe:	4d07      	ldr	r5, [pc, #28]	@ (800441c <_write_r+0x20>)
 8004400:	4604      	mov	r4, r0
 8004402:	4608      	mov	r0, r1
 8004404:	4611      	mov	r1, r2
 8004406:	2200      	movs	r2, #0
 8004408:	602a      	str	r2, [r5, #0]
 800440a:	461a      	mov	r2, r3
 800440c:	f7fd f8f3 	bl	80015f6 <_write>
 8004410:	1c43      	adds	r3, r0, #1
 8004412:	d102      	bne.n	800441a <_write_r+0x1e>
 8004414:	682b      	ldr	r3, [r5, #0]
 8004416:	b103      	cbz	r3, 800441a <_write_r+0x1e>
 8004418:	6023      	str	r3, [r4, #0]
 800441a:	bd38      	pop	{r3, r4, r5, pc}
 800441c:	200004c8 	.word	0x200004c8

08004420 <__errno>:
 8004420:	4b01      	ldr	r3, [pc, #4]	@ (8004428 <__errno+0x8>)
 8004422:	6818      	ldr	r0, [r3, #0]
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	20000178 	.word	0x20000178

0800442c <__libc_init_array>:
 800442c:	b570      	push	{r4, r5, r6, lr}
 800442e:	4d0d      	ldr	r5, [pc, #52]	@ (8004464 <__libc_init_array+0x38>)
 8004430:	4c0d      	ldr	r4, [pc, #52]	@ (8004468 <__libc_init_array+0x3c>)
 8004432:	1b64      	subs	r4, r4, r5
 8004434:	10a4      	asrs	r4, r4, #2
 8004436:	2600      	movs	r6, #0
 8004438:	42a6      	cmp	r6, r4
 800443a:	d109      	bne.n	8004450 <__libc_init_array+0x24>
 800443c:	4d0b      	ldr	r5, [pc, #44]	@ (800446c <__libc_init_array+0x40>)
 800443e:	4c0c      	ldr	r4, [pc, #48]	@ (8004470 <__libc_init_array+0x44>)
 8004440:	f000 fcda 	bl	8004df8 <_init>
 8004444:	1b64      	subs	r4, r4, r5
 8004446:	10a4      	asrs	r4, r4, #2
 8004448:	2600      	movs	r6, #0
 800444a:	42a6      	cmp	r6, r4
 800444c:	d105      	bne.n	800445a <__libc_init_array+0x2e>
 800444e:	bd70      	pop	{r4, r5, r6, pc}
 8004450:	f855 3b04 	ldr.w	r3, [r5], #4
 8004454:	4798      	blx	r3
 8004456:	3601      	adds	r6, #1
 8004458:	e7ee      	b.n	8004438 <__libc_init_array+0xc>
 800445a:	f855 3b04 	ldr.w	r3, [r5], #4
 800445e:	4798      	blx	r3
 8004460:	3601      	adds	r6, #1
 8004462:	e7f2      	b.n	800444a <__libc_init_array+0x1e>
 8004464:	08004ee0 	.word	0x08004ee0
 8004468:	08004ee0 	.word	0x08004ee0
 800446c:	08004ee0 	.word	0x08004ee0
 8004470:	08004ee4 	.word	0x08004ee4

08004474 <__retarget_lock_init_recursive>:
 8004474:	4770      	bx	lr

08004476 <__retarget_lock_acquire_recursive>:
 8004476:	4770      	bx	lr

08004478 <__retarget_lock_release_recursive>:
 8004478:	4770      	bx	lr

0800447a <memcpy>:
 800447a:	440a      	add	r2, r1
 800447c:	4291      	cmp	r1, r2
 800447e:	f100 33ff 	add.w	r3, r0, #4294967295
 8004482:	d100      	bne.n	8004486 <memcpy+0xc>
 8004484:	4770      	bx	lr
 8004486:	b510      	push	{r4, lr}
 8004488:	f811 4b01 	ldrb.w	r4, [r1], #1
 800448c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004490:	4291      	cmp	r1, r2
 8004492:	d1f9      	bne.n	8004488 <memcpy+0xe>
 8004494:	bd10      	pop	{r4, pc}
	...

08004498 <_free_r>:
 8004498:	b538      	push	{r3, r4, r5, lr}
 800449a:	4605      	mov	r5, r0
 800449c:	2900      	cmp	r1, #0
 800449e:	d041      	beq.n	8004524 <_free_r+0x8c>
 80044a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044a4:	1f0c      	subs	r4, r1, #4
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	bfb8      	it	lt
 80044aa:	18e4      	addlt	r4, r4, r3
 80044ac:	f7ff fd22 	bl	8003ef4 <__malloc_lock>
 80044b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004528 <_free_r+0x90>)
 80044b2:	6813      	ldr	r3, [r2, #0]
 80044b4:	b933      	cbnz	r3, 80044c4 <_free_r+0x2c>
 80044b6:	6063      	str	r3, [r4, #4]
 80044b8:	6014      	str	r4, [r2, #0]
 80044ba:	4628      	mov	r0, r5
 80044bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044c0:	f7ff bd1e 	b.w	8003f00 <__malloc_unlock>
 80044c4:	42a3      	cmp	r3, r4
 80044c6:	d908      	bls.n	80044da <_free_r+0x42>
 80044c8:	6820      	ldr	r0, [r4, #0]
 80044ca:	1821      	adds	r1, r4, r0
 80044cc:	428b      	cmp	r3, r1
 80044ce:	bf01      	itttt	eq
 80044d0:	6819      	ldreq	r1, [r3, #0]
 80044d2:	685b      	ldreq	r3, [r3, #4]
 80044d4:	1809      	addeq	r1, r1, r0
 80044d6:	6021      	streq	r1, [r4, #0]
 80044d8:	e7ed      	b.n	80044b6 <_free_r+0x1e>
 80044da:	461a      	mov	r2, r3
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	b10b      	cbz	r3, 80044e4 <_free_r+0x4c>
 80044e0:	42a3      	cmp	r3, r4
 80044e2:	d9fa      	bls.n	80044da <_free_r+0x42>
 80044e4:	6811      	ldr	r1, [r2, #0]
 80044e6:	1850      	adds	r0, r2, r1
 80044e8:	42a0      	cmp	r0, r4
 80044ea:	d10b      	bne.n	8004504 <_free_r+0x6c>
 80044ec:	6820      	ldr	r0, [r4, #0]
 80044ee:	4401      	add	r1, r0
 80044f0:	1850      	adds	r0, r2, r1
 80044f2:	4283      	cmp	r3, r0
 80044f4:	6011      	str	r1, [r2, #0]
 80044f6:	d1e0      	bne.n	80044ba <_free_r+0x22>
 80044f8:	6818      	ldr	r0, [r3, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	6053      	str	r3, [r2, #4]
 80044fe:	4408      	add	r0, r1
 8004500:	6010      	str	r0, [r2, #0]
 8004502:	e7da      	b.n	80044ba <_free_r+0x22>
 8004504:	d902      	bls.n	800450c <_free_r+0x74>
 8004506:	230c      	movs	r3, #12
 8004508:	602b      	str	r3, [r5, #0]
 800450a:	e7d6      	b.n	80044ba <_free_r+0x22>
 800450c:	6820      	ldr	r0, [r4, #0]
 800450e:	1821      	adds	r1, r4, r0
 8004510:	428b      	cmp	r3, r1
 8004512:	bf04      	itt	eq
 8004514:	6819      	ldreq	r1, [r3, #0]
 8004516:	685b      	ldreq	r3, [r3, #4]
 8004518:	6063      	str	r3, [r4, #4]
 800451a:	bf04      	itt	eq
 800451c:	1809      	addeq	r1, r1, r0
 800451e:	6021      	streq	r1, [r4, #0]
 8004520:	6054      	str	r4, [r2, #4]
 8004522:	e7ca      	b.n	80044ba <_free_r+0x22>
 8004524:	bd38      	pop	{r3, r4, r5, pc}
 8004526:	bf00      	nop
 8004528:	20000388 	.word	0x20000388

0800452c <__ssputs_r>:
 800452c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004530:	688e      	ldr	r6, [r1, #8]
 8004532:	461f      	mov	r7, r3
 8004534:	42be      	cmp	r6, r7
 8004536:	680b      	ldr	r3, [r1, #0]
 8004538:	4682      	mov	sl, r0
 800453a:	460c      	mov	r4, r1
 800453c:	4690      	mov	r8, r2
 800453e:	d82d      	bhi.n	800459c <__ssputs_r+0x70>
 8004540:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004544:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004548:	d026      	beq.n	8004598 <__ssputs_r+0x6c>
 800454a:	6965      	ldr	r5, [r4, #20]
 800454c:	6909      	ldr	r1, [r1, #16]
 800454e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004552:	eba3 0901 	sub.w	r9, r3, r1
 8004556:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800455a:	1c7b      	adds	r3, r7, #1
 800455c:	444b      	add	r3, r9
 800455e:	106d      	asrs	r5, r5, #1
 8004560:	429d      	cmp	r5, r3
 8004562:	bf38      	it	cc
 8004564:	461d      	movcc	r5, r3
 8004566:	0553      	lsls	r3, r2, #21
 8004568:	d527      	bpl.n	80045ba <__ssputs_r+0x8e>
 800456a:	4629      	mov	r1, r5
 800456c:	f7ff fc42 	bl	8003df4 <_malloc_r>
 8004570:	4606      	mov	r6, r0
 8004572:	b360      	cbz	r0, 80045ce <__ssputs_r+0xa2>
 8004574:	6921      	ldr	r1, [r4, #16]
 8004576:	464a      	mov	r2, r9
 8004578:	f7ff ff7f 	bl	800447a <memcpy>
 800457c:	89a3      	ldrh	r3, [r4, #12]
 800457e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004582:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004586:	81a3      	strh	r3, [r4, #12]
 8004588:	6126      	str	r6, [r4, #16]
 800458a:	6165      	str	r5, [r4, #20]
 800458c:	444e      	add	r6, r9
 800458e:	eba5 0509 	sub.w	r5, r5, r9
 8004592:	6026      	str	r6, [r4, #0]
 8004594:	60a5      	str	r5, [r4, #8]
 8004596:	463e      	mov	r6, r7
 8004598:	42be      	cmp	r6, r7
 800459a:	d900      	bls.n	800459e <__ssputs_r+0x72>
 800459c:	463e      	mov	r6, r7
 800459e:	6820      	ldr	r0, [r4, #0]
 80045a0:	4632      	mov	r2, r6
 80045a2:	4641      	mov	r1, r8
 80045a4:	f000 fbb6 	bl	8004d14 <memmove>
 80045a8:	68a3      	ldr	r3, [r4, #8]
 80045aa:	1b9b      	subs	r3, r3, r6
 80045ac:	60a3      	str	r3, [r4, #8]
 80045ae:	6823      	ldr	r3, [r4, #0]
 80045b0:	4433      	add	r3, r6
 80045b2:	6023      	str	r3, [r4, #0]
 80045b4:	2000      	movs	r0, #0
 80045b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ba:	462a      	mov	r2, r5
 80045bc:	f000 fbe6 	bl	8004d8c <_realloc_r>
 80045c0:	4606      	mov	r6, r0
 80045c2:	2800      	cmp	r0, #0
 80045c4:	d1e0      	bne.n	8004588 <__ssputs_r+0x5c>
 80045c6:	6921      	ldr	r1, [r4, #16]
 80045c8:	4650      	mov	r0, sl
 80045ca:	f7ff ff65 	bl	8004498 <_free_r>
 80045ce:	230c      	movs	r3, #12
 80045d0:	f8ca 3000 	str.w	r3, [sl]
 80045d4:	89a3      	ldrh	r3, [r4, #12]
 80045d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045da:	81a3      	strh	r3, [r4, #12]
 80045dc:	f04f 30ff 	mov.w	r0, #4294967295
 80045e0:	e7e9      	b.n	80045b6 <__ssputs_r+0x8a>
	...

080045e4 <_svfiprintf_r>:
 80045e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045e8:	4698      	mov	r8, r3
 80045ea:	898b      	ldrh	r3, [r1, #12]
 80045ec:	061b      	lsls	r3, r3, #24
 80045ee:	b09d      	sub	sp, #116	@ 0x74
 80045f0:	4607      	mov	r7, r0
 80045f2:	460d      	mov	r5, r1
 80045f4:	4614      	mov	r4, r2
 80045f6:	d510      	bpl.n	800461a <_svfiprintf_r+0x36>
 80045f8:	690b      	ldr	r3, [r1, #16]
 80045fa:	b973      	cbnz	r3, 800461a <_svfiprintf_r+0x36>
 80045fc:	2140      	movs	r1, #64	@ 0x40
 80045fe:	f7ff fbf9 	bl	8003df4 <_malloc_r>
 8004602:	6028      	str	r0, [r5, #0]
 8004604:	6128      	str	r0, [r5, #16]
 8004606:	b930      	cbnz	r0, 8004616 <_svfiprintf_r+0x32>
 8004608:	230c      	movs	r3, #12
 800460a:	603b      	str	r3, [r7, #0]
 800460c:	f04f 30ff 	mov.w	r0, #4294967295
 8004610:	b01d      	add	sp, #116	@ 0x74
 8004612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004616:	2340      	movs	r3, #64	@ 0x40
 8004618:	616b      	str	r3, [r5, #20]
 800461a:	2300      	movs	r3, #0
 800461c:	9309      	str	r3, [sp, #36]	@ 0x24
 800461e:	2320      	movs	r3, #32
 8004620:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004624:	f8cd 800c 	str.w	r8, [sp, #12]
 8004628:	2330      	movs	r3, #48	@ 0x30
 800462a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80047c8 <_svfiprintf_r+0x1e4>
 800462e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004632:	f04f 0901 	mov.w	r9, #1
 8004636:	4623      	mov	r3, r4
 8004638:	469a      	mov	sl, r3
 800463a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800463e:	b10a      	cbz	r2, 8004644 <_svfiprintf_r+0x60>
 8004640:	2a25      	cmp	r2, #37	@ 0x25
 8004642:	d1f9      	bne.n	8004638 <_svfiprintf_r+0x54>
 8004644:	ebba 0b04 	subs.w	fp, sl, r4
 8004648:	d00b      	beq.n	8004662 <_svfiprintf_r+0x7e>
 800464a:	465b      	mov	r3, fp
 800464c:	4622      	mov	r2, r4
 800464e:	4629      	mov	r1, r5
 8004650:	4638      	mov	r0, r7
 8004652:	f7ff ff6b 	bl	800452c <__ssputs_r>
 8004656:	3001      	adds	r0, #1
 8004658:	f000 80a7 	beq.w	80047aa <_svfiprintf_r+0x1c6>
 800465c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800465e:	445a      	add	r2, fp
 8004660:	9209      	str	r2, [sp, #36]	@ 0x24
 8004662:	f89a 3000 	ldrb.w	r3, [sl]
 8004666:	2b00      	cmp	r3, #0
 8004668:	f000 809f 	beq.w	80047aa <_svfiprintf_r+0x1c6>
 800466c:	2300      	movs	r3, #0
 800466e:	f04f 32ff 	mov.w	r2, #4294967295
 8004672:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004676:	f10a 0a01 	add.w	sl, sl, #1
 800467a:	9304      	str	r3, [sp, #16]
 800467c:	9307      	str	r3, [sp, #28]
 800467e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004682:	931a      	str	r3, [sp, #104]	@ 0x68
 8004684:	4654      	mov	r4, sl
 8004686:	2205      	movs	r2, #5
 8004688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800468c:	484e      	ldr	r0, [pc, #312]	@ (80047c8 <_svfiprintf_r+0x1e4>)
 800468e:	f7fb fd9f 	bl	80001d0 <memchr>
 8004692:	9a04      	ldr	r2, [sp, #16]
 8004694:	b9d8      	cbnz	r0, 80046ce <_svfiprintf_r+0xea>
 8004696:	06d0      	lsls	r0, r2, #27
 8004698:	bf44      	itt	mi
 800469a:	2320      	movmi	r3, #32
 800469c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046a0:	0711      	lsls	r1, r2, #28
 80046a2:	bf44      	itt	mi
 80046a4:	232b      	movmi	r3, #43	@ 0x2b
 80046a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046aa:	f89a 3000 	ldrb.w	r3, [sl]
 80046ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80046b0:	d015      	beq.n	80046de <_svfiprintf_r+0xfa>
 80046b2:	9a07      	ldr	r2, [sp, #28]
 80046b4:	4654      	mov	r4, sl
 80046b6:	2000      	movs	r0, #0
 80046b8:	f04f 0c0a 	mov.w	ip, #10
 80046bc:	4621      	mov	r1, r4
 80046be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046c2:	3b30      	subs	r3, #48	@ 0x30
 80046c4:	2b09      	cmp	r3, #9
 80046c6:	d94b      	bls.n	8004760 <_svfiprintf_r+0x17c>
 80046c8:	b1b0      	cbz	r0, 80046f8 <_svfiprintf_r+0x114>
 80046ca:	9207      	str	r2, [sp, #28]
 80046cc:	e014      	b.n	80046f8 <_svfiprintf_r+0x114>
 80046ce:	eba0 0308 	sub.w	r3, r0, r8
 80046d2:	fa09 f303 	lsl.w	r3, r9, r3
 80046d6:	4313      	orrs	r3, r2
 80046d8:	9304      	str	r3, [sp, #16]
 80046da:	46a2      	mov	sl, r4
 80046dc:	e7d2      	b.n	8004684 <_svfiprintf_r+0xa0>
 80046de:	9b03      	ldr	r3, [sp, #12]
 80046e0:	1d19      	adds	r1, r3, #4
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	9103      	str	r1, [sp, #12]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	bfbb      	ittet	lt
 80046ea:	425b      	neglt	r3, r3
 80046ec:	f042 0202 	orrlt.w	r2, r2, #2
 80046f0:	9307      	strge	r3, [sp, #28]
 80046f2:	9307      	strlt	r3, [sp, #28]
 80046f4:	bfb8      	it	lt
 80046f6:	9204      	strlt	r2, [sp, #16]
 80046f8:	7823      	ldrb	r3, [r4, #0]
 80046fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80046fc:	d10a      	bne.n	8004714 <_svfiprintf_r+0x130>
 80046fe:	7863      	ldrb	r3, [r4, #1]
 8004700:	2b2a      	cmp	r3, #42	@ 0x2a
 8004702:	d132      	bne.n	800476a <_svfiprintf_r+0x186>
 8004704:	9b03      	ldr	r3, [sp, #12]
 8004706:	1d1a      	adds	r2, r3, #4
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	9203      	str	r2, [sp, #12]
 800470c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004710:	3402      	adds	r4, #2
 8004712:	9305      	str	r3, [sp, #20]
 8004714:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80047d8 <_svfiprintf_r+0x1f4>
 8004718:	7821      	ldrb	r1, [r4, #0]
 800471a:	2203      	movs	r2, #3
 800471c:	4650      	mov	r0, sl
 800471e:	f7fb fd57 	bl	80001d0 <memchr>
 8004722:	b138      	cbz	r0, 8004734 <_svfiprintf_r+0x150>
 8004724:	9b04      	ldr	r3, [sp, #16]
 8004726:	eba0 000a 	sub.w	r0, r0, sl
 800472a:	2240      	movs	r2, #64	@ 0x40
 800472c:	4082      	lsls	r2, r0
 800472e:	4313      	orrs	r3, r2
 8004730:	3401      	adds	r4, #1
 8004732:	9304      	str	r3, [sp, #16]
 8004734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004738:	4824      	ldr	r0, [pc, #144]	@ (80047cc <_svfiprintf_r+0x1e8>)
 800473a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800473e:	2206      	movs	r2, #6
 8004740:	f7fb fd46 	bl	80001d0 <memchr>
 8004744:	2800      	cmp	r0, #0
 8004746:	d036      	beq.n	80047b6 <_svfiprintf_r+0x1d2>
 8004748:	4b21      	ldr	r3, [pc, #132]	@ (80047d0 <_svfiprintf_r+0x1ec>)
 800474a:	bb1b      	cbnz	r3, 8004794 <_svfiprintf_r+0x1b0>
 800474c:	9b03      	ldr	r3, [sp, #12]
 800474e:	3307      	adds	r3, #7
 8004750:	f023 0307 	bic.w	r3, r3, #7
 8004754:	3308      	adds	r3, #8
 8004756:	9303      	str	r3, [sp, #12]
 8004758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800475a:	4433      	add	r3, r6
 800475c:	9309      	str	r3, [sp, #36]	@ 0x24
 800475e:	e76a      	b.n	8004636 <_svfiprintf_r+0x52>
 8004760:	fb0c 3202 	mla	r2, ip, r2, r3
 8004764:	460c      	mov	r4, r1
 8004766:	2001      	movs	r0, #1
 8004768:	e7a8      	b.n	80046bc <_svfiprintf_r+0xd8>
 800476a:	2300      	movs	r3, #0
 800476c:	3401      	adds	r4, #1
 800476e:	9305      	str	r3, [sp, #20]
 8004770:	4619      	mov	r1, r3
 8004772:	f04f 0c0a 	mov.w	ip, #10
 8004776:	4620      	mov	r0, r4
 8004778:	f810 2b01 	ldrb.w	r2, [r0], #1
 800477c:	3a30      	subs	r2, #48	@ 0x30
 800477e:	2a09      	cmp	r2, #9
 8004780:	d903      	bls.n	800478a <_svfiprintf_r+0x1a6>
 8004782:	2b00      	cmp	r3, #0
 8004784:	d0c6      	beq.n	8004714 <_svfiprintf_r+0x130>
 8004786:	9105      	str	r1, [sp, #20]
 8004788:	e7c4      	b.n	8004714 <_svfiprintf_r+0x130>
 800478a:	fb0c 2101 	mla	r1, ip, r1, r2
 800478e:	4604      	mov	r4, r0
 8004790:	2301      	movs	r3, #1
 8004792:	e7f0      	b.n	8004776 <_svfiprintf_r+0x192>
 8004794:	ab03      	add	r3, sp, #12
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	462a      	mov	r2, r5
 800479a:	4b0e      	ldr	r3, [pc, #56]	@ (80047d4 <_svfiprintf_r+0x1f0>)
 800479c:	a904      	add	r1, sp, #16
 800479e:	4638      	mov	r0, r7
 80047a0:	f3af 8000 	nop.w
 80047a4:	1c42      	adds	r2, r0, #1
 80047a6:	4606      	mov	r6, r0
 80047a8:	d1d6      	bne.n	8004758 <_svfiprintf_r+0x174>
 80047aa:	89ab      	ldrh	r3, [r5, #12]
 80047ac:	065b      	lsls	r3, r3, #25
 80047ae:	f53f af2d 	bmi.w	800460c <_svfiprintf_r+0x28>
 80047b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80047b4:	e72c      	b.n	8004610 <_svfiprintf_r+0x2c>
 80047b6:	ab03      	add	r3, sp, #12
 80047b8:	9300      	str	r3, [sp, #0]
 80047ba:	462a      	mov	r2, r5
 80047bc:	4b05      	ldr	r3, [pc, #20]	@ (80047d4 <_svfiprintf_r+0x1f0>)
 80047be:	a904      	add	r1, sp, #16
 80047c0:	4638      	mov	r0, r7
 80047c2:	f000 f879 	bl	80048b8 <_printf_i>
 80047c6:	e7ed      	b.n	80047a4 <_svfiprintf_r+0x1c0>
 80047c8:	08004ea4 	.word	0x08004ea4
 80047cc:	08004eae 	.word	0x08004eae
 80047d0:	00000000 	.word	0x00000000
 80047d4:	0800452d 	.word	0x0800452d
 80047d8:	08004eaa 	.word	0x08004eaa

080047dc <_printf_common>:
 80047dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047e0:	4616      	mov	r6, r2
 80047e2:	4698      	mov	r8, r3
 80047e4:	688a      	ldr	r2, [r1, #8]
 80047e6:	690b      	ldr	r3, [r1, #16]
 80047e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047ec:	4293      	cmp	r3, r2
 80047ee:	bfb8      	it	lt
 80047f0:	4613      	movlt	r3, r2
 80047f2:	6033      	str	r3, [r6, #0]
 80047f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047f8:	4607      	mov	r7, r0
 80047fa:	460c      	mov	r4, r1
 80047fc:	b10a      	cbz	r2, 8004802 <_printf_common+0x26>
 80047fe:	3301      	adds	r3, #1
 8004800:	6033      	str	r3, [r6, #0]
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	0699      	lsls	r1, r3, #26
 8004806:	bf42      	ittt	mi
 8004808:	6833      	ldrmi	r3, [r6, #0]
 800480a:	3302      	addmi	r3, #2
 800480c:	6033      	strmi	r3, [r6, #0]
 800480e:	6825      	ldr	r5, [r4, #0]
 8004810:	f015 0506 	ands.w	r5, r5, #6
 8004814:	d106      	bne.n	8004824 <_printf_common+0x48>
 8004816:	f104 0a19 	add.w	sl, r4, #25
 800481a:	68e3      	ldr	r3, [r4, #12]
 800481c:	6832      	ldr	r2, [r6, #0]
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	42ab      	cmp	r3, r5
 8004822:	dc26      	bgt.n	8004872 <_printf_common+0x96>
 8004824:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004828:	6822      	ldr	r2, [r4, #0]
 800482a:	3b00      	subs	r3, #0
 800482c:	bf18      	it	ne
 800482e:	2301      	movne	r3, #1
 8004830:	0692      	lsls	r2, r2, #26
 8004832:	d42b      	bmi.n	800488c <_printf_common+0xb0>
 8004834:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004838:	4641      	mov	r1, r8
 800483a:	4638      	mov	r0, r7
 800483c:	47c8      	blx	r9
 800483e:	3001      	adds	r0, #1
 8004840:	d01e      	beq.n	8004880 <_printf_common+0xa4>
 8004842:	6823      	ldr	r3, [r4, #0]
 8004844:	6922      	ldr	r2, [r4, #16]
 8004846:	f003 0306 	and.w	r3, r3, #6
 800484a:	2b04      	cmp	r3, #4
 800484c:	bf02      	ittt	eq
 800484e:	68e5      	ldreq	r5, [r4, #12]
 8004850:	6833      	ldreq	r3, [r6, #0]
 8004852:	1aed      	subeq	r5, r5, r3
 8004854:	68a3      	ldr	r3, [r4, #8]
 8004856:	bf0c      	ite	eq
 8004858:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800485c:	2500      	movne	r5, #0
 800485e:	4293      	cmp	r3, r2
 8004860:	bfc4      	itt	gt
 8004862:	1a9b      	subgt	r3, r3, r2
 8004864:	18ed      	addgt	r5, r5, r3
 8004866:	2600      	movs	r6, #0
 8004868:	341a      	adds	r4, #26
 800486a:	42b5      	cmp	r5, r6
 800486c:	d11a      	bne.n	80048a4 <_printf_common+0xc8>
 800486e:	2000      	movs	r0, #0
 8004870:	e008      	b.n	8004884 <_printf_common+0xa8>
 8004872:	2301      	movs	r3, #1
 8004874:	4652      	mov	r2, sl
 8004876:	4641      	mov	r1, r8
 8004878:	4638      	mov	r0, r7
 800487a:	47c8      	blx	r9
 800487c:	3001      	adds	r0, #1
 800487e:	d103      	bne.n	8004888 <_printf_common+0xac>
 8004880:	f04f 30ff 	mov.w	r0, #4294967295
 8004884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004888:	3501      	adds	r5, #1
 800488a:	e7c6      	b.n	800481a <_printf_common+0x3e>
 800488c:	18e1      	adds	r1, r4, r3
 800488e:	1c5a      	adds	r2, r3, #1
 8004890:	2030      	movs	r0, #48	@ 0x30
 8004892:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004896:	4422      	add	r2, r4
 8004898:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800489c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048a0:	3302      	adds	r3, #2
 80048a2:	e7c7      	b.n	8004834 <_printf_common+0x58>
 80048a4:	2301      	movs	r3, #1
 80048a6:	4622      	mov	r2, r4
 80048a8:	4641      	mov	r1, r8
 80048aa:	4638      	mov	r0, r7
 80048ac:	47c8      	blx	r9
 80048ae:	3001      	adds	r0, #1
 80048b0:	d0e6      	beq.n	8004880 <_printf_common+0xa4>
 80048b2:	3601      	adds	r6, #1
 80048b4:	e7d9      	b.n	800486a <_printf_common+0x8e>
	...

080048b8 <_printf_i>:
 80048b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048bc:	7e0f      	ldrb	r7, [r1, #24]
 80048be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80048c0:	2f78      	cmp	r7, #120	@ 0x78
 80048c2:	4691      	mov	r9, r2
 80048c4:	4680      	mov	r8, r0
 80048c6:	460c      	mov	r4, r1
 80048c8:	469a      	mov	sl, r3
 80048ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048ce:	d807      	bhi.n	80048e0 <_printf_i+0x28>
 80048d0:	2f62      	cmp	r7, #98	@ 0x62
 80048d2:	d80a      	bhi.n	80048ea <_printf_i+0x32>
 80048d4:	2f00      	cmp	r7, #0
 80048d6:	f000 80d2 	beq.w	8004a7e <_printf_i+0x1c6>
 80048da:	2f58      	cmp	r7, #88	@ 0x58
 80048dc:	f000 80b9 	beq.w	8004a52 <_printf_i+0x19a>
 80048e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048e8:	e03a      	b.n	8004960 <_printf_i+0xa8>
 80048ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048ee:	2b15      	cmp	r3, #21
 80048f0:	d8f6      	bhi.n	80048e0 <_printf_i+0x28>
 80048f2:	a101      	add	r1, pc, #4	@ (adr r1, 80048f8 <_printf_i+0x40>)
 80048f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048f8:	08004951 	.word	0x08004951
 80048fc:	08004965 	.word	0x08004965
 8004900:	080048e1 	.word	0x080048e1
 8004904:	080048e1 	.word	0x080048e1
 8004908:	080048e1 	.word	0x080048e1
 800490c:	080048e1 	.word	0x080048e1
 8004910:	08004965 	.word	0x08004965
 8004914:	080048e1 	.word	0x080048e1
 8004918:	080048e1 	.word	0x080048e1
 800491c:	080048e1 	.word	0x080048e1
 8004920:	080048e1 	.word	0x080048e1
 8004924:	08004a65 	.word	0x08004a65
 8004928:	0800498f 	.word	0x0800498f
 800492c:	08004a1f 	.word	0x08004a1f
 8004930:	080048e1 	.word	0x080048e1
 8004934:	080048e1 	.word	0x080048e1
 8004938:	08004a87 	.word	0x08004a87
 800493c:	080048e1 	.word	0x080048e1
 8004940:	0800498f 	.word	0x0800498f
 8004944:	080048e1 	.word	0x080048e1
 8004948:	080048e1 	.word	0x080048e1
 800494c:	08004a27 	.word	0x08004a27
 8004950:	6833      	ldr	r3, [r6, #0]
 8004952:	1d1a      	adds	r2, r3, #4
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	6032      	str	r2, [r6, #0]
 8004958:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800495c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004960:	2301      	movs	r3, #1
 8004962:	e09d      	b.n	8004aa0 <_printf_i+0x1e8>
 8004964:	6833      	ldr	r3, [r6, #0]
 8004966:	6820      	ldr	r0, [r4, #0]
 8004968:	1d19      	adds	r1, r3, #4
 800496a:	6031      	str	r1, [r6, #0]
 800496c:	0606      	lsls	r6, r0, #24
 800496e:	d501      	bpl.n	8004974 <_printf_i+0xbc>
 8004970:	681d      	ldr	r5, [r3, #0]
 8004972:	e003      	b.n	800497c <_printf_i+0xc4>
 8004974:	0645      	lsls	r5, r0, #25
 8004976:	d5fb      	bpl.n	8004970 <_printf_i+0xb8>
 8004978:	f9b3 5000 	ldrsh.w	r5, [r3]
 800497c:	2d00      	cmp	r5, #0
 800497e:	da03      	bge.n	8004988 <_printf_i+0xd0>
 8004980:	232d      	movs	r3, #45	@ 0x2d
 8004982:	426d      	negs	r5, r5
 8004984:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004988:	4859      	ldr	r0, [pc, #356]	@ (8004af0 <_printf_i+0x238>)
 800498a:	230a      	movs	r3, #10
 800498c:	e011      	b.n	80049b2 <_printf_i+0xfa>
 800498e:	6821      	ldr	r1, [r4, #0]
 8004990:	6833      	ldr	r3, [r6, #0]
 8004992:	0608      	lsls	r0, r1, #24
 8004994:	f853 5b04 	ldr.w	r5, [r3], #4
 8004998:	d402      	bmi.n	80049a0 <_printf_i+0xe8>
 800499a:	0649      	lsls	r1, r1, #25
 800499c:	bf48      	it	mi
 800499e:	b2ad      	uxthmi	r5, r5
 80049a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80049a2:	4853      	ldr	r0, [pc, #332]	@ (8004af0 <_printf_i+0x238>)
 80049a4:	6033      	str	r3, [r6, #0]
 80049a6:	bf14      	ite	ne
 80049a8:	230a      	movne	r3, #10
 80049aa:	2308      	moveq	r3, #8
 80049ac:	2100      	movs	r1, #0
 80049ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049b2:	6866      	ldr	r6, [r4, #4]
 80049b4:	60a6      	str	r6, [r4, #8]
 80049b6:	2e00      	cmp	r6, #0
 80049b8:	bfa2      	ittt	ge
 80049ba:	6821      	ldrge	r1, [r4, #0]
 80049bc:	f021 0104 	bicge.w	r1, r1, #4
 80049c0:	6021      	strge	r1, [r4, #0]
 80049c2:	b90d      	cbnz	r5, 80049c8 <_printf_i+0x110>
 80049c4:	2e00      	cmp	r6, #0
 80049c6:	d04b      	beq.n	8004a60 <_printf_i+0x1a8>
 80049c8:	4616      	mov	r6, r2
 80049ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80049ce:	fb03 5711 	mls	r7, r3, r1, r5
 80049d2:	5dc7      	ldrb	r7, [r0, r7]
 80049d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049d8:	462f      	mov	r7, r5
 80049da:	42bb      	cmp	r3, r7
 80049dc:	460d      	mov	r5, r1
 80049de:	d9f4      	bls.n	80049ca <_printf_i+0x112>
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d10b      	bne.n	80049fc <_printf_i+0x144>
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	07df      	lsls	r7, r3, #31
 80049e8:	d508      	bpl.n	80049fc <_printf_i+0x144>
 80049ea:	6923      	ldr	r3, [r4, #16]
 80049ec:	6861      	ldr	r1, [r4, #4]
 80049ee:	4299      	cmp	r1, r3
 80049f0:	bfde      	ittt	le
 80049f2:	2330      	movle	r3, #48	@ 0x30
 80049f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049fc:	1b92      	subs	r2, r2, r6
 80049fe:	6122      	str	r2, [r4, #16]
 8004a00:	f8cd a000 	str.w	sl, [sp]
 8004a04:	464b      	mov	r3, r9
 8004a06:	aa03      	add	r2, sp, #12
 8004a08:	4621      	mov	r1, r4
 8004a0a:	4640      	mov	r0, r8
 8004a0c:	f7ff fee6 	bl	80047dc <_printf_common>
 8004a10:	3001      	adds	r0, #1
 8004a12:	d14a      	bne.n	8004aaa <_printf_i+0x1f2>
 8004a14:	f04f 30ff 	mov.w	r0, #4294967295
 8004a18:	b004      	add	sp, #16
 8004a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	f043 0320 	orr.w	r3, r3, #32
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	4833      	ldr	r0, [pc, #204]	@ (8004af4 <_printf_i+0x23c>)
 8004a28:	2778      	movs	r7, #120	@ 0x78
 8004a2a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	6831      	ldr	r1, [r6, #0]
 8004a32:	061f      	lsls	r7, r3, #24
 8004a34:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a38:	d402      	bmi.n	8004a40 <_printf_i+0x188>
 8004a3a:	065f      	lsls	r7, r3, #25
 8004a3c:	bf48      	it	mi
 8004a3e:	b2ad      	uxthmi	r5, r5
 8004a40:	6031      	str	r1, [r6, #0]
 8004a42:	07d9      	lsls	r1, r3, #31
 8004a44:	bf44      	itt	mi
 8004a46:	f043 0320 	orrmi.w	r3, r3, #32
 8004a4a:	6023      	strmi	r3, [r4, #0]
 8004a4c:	b11d      	cbz	r5, 8004a56 <_printf_i+0x19e>
 8004a4e:	2310      	movs	r3, #16
 8004a50:	e7ac      	b.n	80049ac <_printf_i+0xf4>
 8004a52:	4827      	ldr	r0, [pc, #156]	@ (8004af0 <_printf_i+0x238>)
 8004a54:	e7e9      	b.n	8004a2a <_printf_i+0x172>
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	f023 0320 	bic.w	r3, r3, #32
 8004a5c:	6023      	str	r3, [r4, #0]
 8004a5e:	e7f6      	b.n	8004a4e <_printf_i+0x196>
 8004a60:	4616      	mov	r6, r2
 8004a62:	e7bd      	b.n	80049e0 <_printf_i+0x128>
 8004a64:	6833      	ldr	r3, [r6, #0]
 8004a66:	6825      	ldr	r5, [r4, #0]
 8004a68:	6961      	ldr	r1, [r4, #20]
 8004a6a:	1d18      	adds	r0, r3, #4
 8004a6c:	6030      	str	r0, [r6, #0]
 8004a6e:	062e      	lsls	r6, r5, #24
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	d501      	bpl.n	8004a78 <_printf_i+0x1c0>
 8004a74:	6019      	str	r1, [r3, #0]
 8004a76:	e002      	b.n	8004a7e <_printf_i+0x1c6>
 8004a78:	0668      	lsls	r0, r5, #25
 8004a7a:	d5fb      	bpl.n	8004a74 <_printf_i+0x1bc>
 8004a7c:	8019      	strh	r1, [r3, #0]
 8004a7e:	2300      	movs	r3, #0
 8004a80:	6123      	str	r3, [r4, #16]
 8004a82:	4616      	mov	r6, r2
 8004a84:	e7bc      	b.n	8004a00 <_printf_i+0x148>
 8004a86:	6833      	ldr	r3, [r6, #0]
 8004a88:	1d1a      	adds	r2, r3, #4
 8004a8a:	6032      	str	r2, [r6, #0]
 8004a8c:	681e      	ldr	r6, [r3, #0]
 8004a8e:	6862      	ldr	r2, [r4, #4]
 8004a90:	2100      	movs	r1, #0
 8004a92:	4630      	mov	r0, r6
 8004a94:	f7fb fb9c 	bl	80001d0 <memchr>
 8004a98:	b108      	cbz	r0, 8004a9e <_printf_i+0x1e6>
 8004a9a:	1b80      	subs	r0, r0, r6
 8004a9c:	6060      	str	r0, [r4, #4]
 8004a9e:	6863      	ldr	r3, [r4, #4]
 8004aa0:	6123      	str	r3, [r4, #16]
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004aa8:	e7aa      	b.n	8004a00 <_printf_i+0x148>
 8004aaa:	6923      	ldr	r3, [r4, #16]
 8004aac:	4632      	mov	r2, r6
 8004aae:	4649      	mov	r1, r9
 8004ab0:	4640      	mov	r0, r8
 8004ab2:	47d0      	blx	sl
 8004ab4:	3001      	adds	r0, #1
 8004ab6:	d0ad      	beq.n	8004a14 <_printf_i+0x15c>
 8004ab8:	6823      	ldr	r3, [r4, #0]
 8004aba:	079b      	lsls	r3, r3, #30
 8004abc:	d413      	bmi.n	8004ae6 <_printf_i+0x22e>
 8004abe:	68e0      	ldr	r0, [r4, #12]
 8004ac0:	9b03      	ldr	r3, [sp, #12]
 8004ac2:	4298      	cmp	r0, r3
 8004ac4:	bfb8      	it	lt
 8004ac6:	4618      	movlt	r0, r3
 8004ac8:	e7a6      	b.n	8004a18 <_printf_i+0x160>
 8004aca:	2301      	movs	r3, #1
 8004acc:	4632      	mov	r2, r6
 8004ace:	4649      	mov	r1, r9
 8004ad0:	4640      	mov	r0, r8
 8004ad2:	47d0      	blx	sl
 8004ad4:	3001      	adds	r0, #1
 8004ad6:	d09d      	beq.n	8004a14 <_printf_i+0x15c>
 8004ad8:	3501      	adds	r5, #1
 8004ada:	68e3      	ldr	r3, [r4, #12]
 8004adc:	9903      	ldr	r1, [sp, #12]
 8004ade:	1a5b      	subs	r3, r3, r1
 8004ae0:	42ab      	cmp	r3, r5
 8004ae2:	dcf2      	bgt.n	8004aca <_printf_i+0x212>
 8004ae4:	e7eb      	b.n	8004abe <_printf_i+0x206>
 8004ae6:	2500      	movs	r5, #0
 8004ae8:	f104 0619 	add.w	r6, r4, #25
 8004aec:	e7f5      	b.n	8004ada <_printf_i+0x222>
 8004aee:	bf00      	nop
 8004af0:	08004eb5 	.word	0x08004eb5
 8004af4:	08004ec6 	.word	0x08004ec6

08004af8 <__sflush_r>:
 8004af8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b00:	0716      	lsls	r6, r2, #28
 8004b02:	4605      	mov	r5, r0
 8004b04:	460c      	mov	r4, r1
 8004b06:	d454      	bmi.n	8004bb2 <__sflush_r+0xba>
 8004b08:	684b      	ldr	r3, [r1, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	dc02      	bgt.n	8004b14 <__sflush_r+0x1c>
 8004b0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	dd48      	ble.n	8004ba6 <__sflush_r+0xae>
 8004b14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b16:	2e00      	cmp	r6, #0
 8004b18:	d045      	beq.n	8004ba6 <__sflush_r+0xae>
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004b20:	682f      	ldr	r7, [r5, #0]
 8004b22:	6a21      	ldr	r1, [r4, #32]
 8004b24:	602b      	str	r3, [r5, #0]
 8004b26:	d030      	beq.n	8004b8a <__sflush_r+0x92>
 8004b28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004b2a:	89a3      	ldrh	r3, [r4, #12]
 8004b2c:	0759      	lsls	r1, r3, #29
 8004b2e:	d505      	bpl.n	8004b3c <__sflush_r+0x44>
 8004b30:	6863      	ldr	r3, [r4, #4]
 8004b32:	1ad2      	subs	r2, r2, r3
 8004b34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004b36:	b10b      	cbz	r3, 8004b3c <__sflush_r+0x44>
 8004b38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b3a:	1ad2      	subs	r2, r2, r3
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004b40:	6a21      	ldr	r1, [r4, #32]
 8004b42:	4628      	mov	r0, r5
 8004b44:	47b0      	blx	r6
 8004b46:	1c43      	adds	r3, r0, #1
 8004b48:	89a3      	ldrh	r3, [r4, #12]
 8004b4a:	d106      	bne.n	8004b5a <__sflush_r+0x62>
 8004b4c:	6829      	ldr	r1, [r5, #0]
 8004b4e:	291d      	cmp	r1, #29
 8004b50:	d82b      	bhi.n	8004baa <__sflush_r+0xb2>
 8004b52:	4a2a      	ldr	r2, [pc, #168]	@ (8004bfc <__sflush_r+0x104>)
 8004b54:	410a      	asrs	r2, r1
 8004b56:	07d6      	lsls	r6, r2, #31
 8004b58:	d427      	bmi.n	8004baa <__sflush_r+0xb2>
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	6062      	str	r2, [r4, #4]
 8004b5e:	04d9      	lsls	r1, r3, #19
 8004b60:	6922      	ldr	r2, [r4, #16]
 8004b62:	6022      	str	r2, [r4, #0]
 8004b64:	d504      	bpl.n	8004b70 <__sflush_r+0x78>
 8004b66:	1c42      	adds	r2, r0, #1
 8004b68:	d101      	bne.n	8004b6e <__sflush_r+0x76>
 8004b6a:	682b      	ldr	r3, [r5, #0]
 8004b6c:	b903      	cbnz	r3, 8004b70 <__sflush_r+0x78>
 8004b6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004b70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004b72:	602f      	str	r7, [r5, #0]
 8004b74:	b1b9      	cbz	r1, 8004ba6 <__sflush_r+0xae>
 8004b76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004b7a:	4299      	cmp	r1, r3
 8004b7c:	d002      	beq.n	8004b84 <__sflush_r+0x8c>
 8004b7e:	4628      	mov	r0, r5
 8004b80:	f7ff fc8a 	bl	8004498 <_free_r>
 8004b84:	2300      	movs	r3, #0
 8004b86:	6363      	str	r3, [r4, #52]	@ 0x34
 8004b88:	e00d      	b.n	8004ba6 <__sflush_r+0xae>
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	47b0      	blx	r6
 8004b90:	4602      	mov	r2, r0
 8004b92:	1c50      	adds	r0, r2, #1
 8004b94:	d1c9      	bne.n	8004b2a <__sflush_r+0x32>
 8004b96:	682b      	ldr	r3, [r5, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d0c6      	beq.n	8004b2a <__sflush_r+0x32>
 8004b9c:	2b1d      	cmp	r3, #29
 8004b9e:	d001      	beq.n	8004ba4 <__sflush_r+0xac>
 8004ba0:	2b16      	cmp	r3, #22
 8004ba2:	d11e      	bne.n	8004be2 <__sflush_r+0xea>
 8004ba4:	602f      	str	r7, [r5, #0]
 8004ba6:	2000      	movs	r0, #0
 8004ba8:	e022      	b.n	8004bf0 <__sflush_r+0xf8>
 8004baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bae:	b21b      	sxth	r3, r3
 8004bb0:	e01b      	b.n	8004bea <__sflush_r+0xf2>
 8004bb2:	690f      	ldr	r7, [r1, #16]
 8004bb4:	2f00      	cmp	r7, #0
 8004bb6:	d0f6      	beq.n	8004ba6 <__sflush_r+0xae>
 8004bb8:	0793      	lsls	r3, r2, #30
 8004bba:	680e      	ldr	r6, [r1, #0]
 8004bbc:	bf08      	it	eq
 8004bbe:	694b      	ldreq	r3, [r1, #20]
 8004bc0:	600f      	str	r7, [r1, #0]
 8004bc2:	bf18      	it	ne
 8004bc4:	2300      	movne	r3, #0
 8004bc6:	eba6 0807 	sub.w	r8, r6, r7
 8004bca:	608b      	str	r3, [r1, #8]
 8004bcc:	f1b8 0f00 	cmp.w	r8, #0
 8004bd0:	dde9      	ble.n	8004ba6 <__sflush_r+0xae>
 8004bd2:	6a21      	ldr	r1, [r4, #32]
 8004bd4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004bd6:	4643      	mov	r3, r8
 8004bd8:	463a      	mov	r2, r7
 8004bda:	4628      	mov	r0, r5
 8004bdc:	47b0      	blx	r6
 8004bde:	2800      	cmp	r0, #0
 8004be0:	dc08      	bgt.n	8004bf4 <__sflush_r+0xfc>
 8004be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004be6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bea:	81a3      	strh	r3, [r4, #12]
 8004bec:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bf4:	4407      	add	r7, r0
 8004bf6:	eba8 0800 	sub.w	r8, r8, r0
 8004bfa:	e7e7      	b.n	8004bcc <__sflush_r+0xd4>
 8004bfc:	dfbffffe 	.word	0xdfbffffe

08004c00 <_fflush_r>:
 8004c00:	b538      	push	{r3, r4, r5, lr}
 8004c02:	690b      	ldr	r3, [r1, #16]
 8004c04:	4605      	mov	r5, r0
 8004c06:	460c      	mov	r4, r1
 8004c08:	b913      	cbnz	r3, 8004c10 <_fflush_r+0x10>
 8004c0a:	2500      	movs	r5, #0
 8004c0c:	4628      	mov	r0, r5
 8004c0e:	bd38      	pop	{r3, r4, r5, pc}
 8004c10:	b118      	cbz	r0, 8004c1a <_fflush_r+0x1a>
 8004c12:	6a03      	ldr	r3, [r0, #32]
 8004c14:	b90b      	cbnz	r3, 8004c1a <_fflush_r+0x1a>
 8004c16:	f7ff fa05 	bl	8004024 <__sinit>
 8004c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f3      	beq.n	8004c0a <_fflush_r+0xa>
 8004c22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004c24:	07d0      	lsls	r0, r2, #31
 8004c26:	d404      	bmi.n	8004c32 <_fflush_r+0x32>
 8004c28:	0599      	lsls	r1, r3, #22
 8004c2a:	d402      	bmi.n	8004c32 <_fflush_r+0x32>
 8004c2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c2e:	f7ff fc22 	bl	8004476 <__retarget_lock_acquire_recursive>
 8004c32:	4628      	mov	r0, r5
 8004c34:	4621      	mov	r1, r4
 8004c36:	f7ff ff5f 	bl	8004af8 <__sflush_r>
 8004c3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004c3c:	07da      	lsls	r2, r3, #31
 8004c3e:	4605      	mov	r5, r0
 8004c40:	d4e4      	bmi.n	8004c0c <_fflush_r+0xc>
 8004c42:	89a3      	ldrh	r3, [r4, #12]
 8004c44:	059b      	lsls	r3, r3, #22
 8004c46:	d4e1      	bmi.n	8004c0c <_fflush_r+0xc>
 8004c48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c4a:	f7ff fc15 	bl	8004478 <__retarget_lock_release_recursive>
 8004c4e:	e7dd      	b.n	8004c0c <_fflush_r+0xc>

08004c50 <__swhatbuf_r>:
 8004c50:	b570      	push	{r4, r5, r6, lr}
 8004c52:	460c      	mov	r4, r1
 8004c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c58:	2900      	cmp	r1, #0
 8004c5a:	b096      	sub	sp, #88	@ 0x58
 8004c5c:	4615      	mov	r5, r2
 8004c5e:	461e      	mov	r6, r3
 8004c60:	da0d      	bge.n	8004c7e <__swhatbuf_r+0x2e>
 8004c62:	89a3      	ldrh	r3, [r4, #12]
 8004c64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c68:	f04f 0100 	mov.w	r1, #0
 8004c6c:	bf14      	ite	ne
 8004c6e:	2340      	movne	r3, #64	@ 0x40
 8004c70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004c74:	2000      	movs	r0, #0
 8004c76:	6031      	str	r1, [r6, #0]
 8004c78:	602b      	str	r3, [r5, #0]
 8004c7a:	b016      	add	sp, #88	@ 0x58
 8004c7c:	bd70      	pop	{r4, r5, r6, pc}
 8004c7e:	466a      	mov	r2, sp
 8004c80:	f000 f862 	bl	8004d48 <_fstat_r>
 8004c84:	2800      	cmp	r0, #0
 8004c86:	dbec      	blt.n	8004c62 <__swhatbuf_r+0x12>
 8004c88:	9901      	ldr	r1, [sp, #4]
 8004c8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c92:	4259      	negs	r1, r3
 8004c94:	4159      	adcs	r1, r3
 8004c96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c9a:	e7eb      	b.n	8004c74 <__swhatbuf_r+0x24>

08004c9c <__smakebuf_r>:
 8004c9c:	898b      	ldrh	r3, [r1, #12]
 8004c9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ca0:	079d      	lsls	r5, r3, #30
 8004ca2:	4606      	mov	r6, r0
 8004ca4:	460c      	mov	r4, r1
 8004ca6:	d507      	bpl.n	8004cb8 <__smakebuf_r+0x1c>
 8004ca8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004cac:	6023      	str	r3, [r4, #0]
 8004cae:	6123      	str	r3, [r4, #16]
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	6163      	str	r3, [r4, #20]
 8004cb4:	b003      	add	sp, #12
 8004cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cb8:	ab01      	add	r3, sp, #4
 8004cba:	466a      	mov	r2, sp
 8004cbc:	f7ff ffc8 	bl	8004c50 <__swhatbuf_r>
 8004cc0:	9f00      	ldr	r7, [sp, #0]
 8004cc2:	4605      	mov	r5, r0
 8004cc4:	4639      	mov	r1, r7
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	f7ff f894 	bl	8003df4 <_malloc_r>
 8004ccc:	b948      	cbnz	r0, 8004ce2 <__smakebuf_r+0x46>
 8004cce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cd2:	059a      	lsls	r2, r3, #22
 8004cd4:	d4ee      	bmi.n	8004cb4 <__smakebuf_r+0x18>
 8004cd6:	f023 0303 	bic.w	r3, r3, #3
 8004cda:	f043 0302 	orr.w	r3, r3, #2
 8004cde:	81a3      	strh	r3, [r4, #12]
 8004ce0:	e7e2      	b.n	8004ca8 <__smakebuf_r+0xc>
 8004ce2:	89a3      	ldrh	r3, [r4, #12]
 8004ce4:	6020      	str	r0, [r4, #0]
 8004ce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cea:	81a3      	strh	r3, [r4, #12]
 8004cec:	9b01      	ldr	r3, [sp, #4]
 8004cee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004cf2:	b15b      	cbz	r3, 8004d0c <__smakebuf_r+0x70>
 8004cf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cf8:	4630      	mov	r0, r6
 8004cfa:	f000 f837 	bl	8004d6c <_isatty_r>
 8004cfe:	b128      	cbz	r0, 8004d0c <__smakebuf_r+0x70>
 8004d00:	89a3      	ldrh	r3, [r4, #12]
 8004d02:	f023 0303 	bic.w	r3, r3, #3
 8004d06:	f043 0301 	orr.w	r3, r3, #1
 8004d0a:	81a3      	strh	r3, [r4, #12]
 8004d0c:	89a3      	ldrh	r3, [r4, #12]
 8004d0e:	431d      	orrs	r5, r3
 8004d10:	81a5      	strh	r5, [r4, #12]
 8004d12:	e7cf      	b.n	8004cb4 <__smakebuf_r+0x18>

08004d14 <memmove>:
 8004d14:	4288      	cmp	r0, r1
 8004d16:	b510      	push	{r4, lr}
 8004d18:	eb01 0402 	add.w	r4, r1, r2
 8004d1c:	d902      	bls.n	8004d24 <memmove+0x10>
 8004d1e:	4284      	cmp	r4, r0
 8004d20:	4623      	mov	r3, r4
 8004d22:	d807      	bhi.n	8004d34 <memmove+0x20>
 8004d24:	1e43      	subs	r3, r0, #1
 8004d26:	42a1      	cmp	r1, r4
 8004d28:	d008      	beq.n	8004d3c <memmove+0x28>
 8004d2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d32:	e7f8      	b.n	8004d26 <memmove+0x12>
 8004d34:	4402      	add	r2, r0
 8004d36:	4601      	mov	r1, r0
 8004d38:	428a      	cmp	r2, r1
 8004d3a:	d100      	bne.n	8004d3e <memmove+0x2a>
 8004d3c:	bd10      	pop	{r4, pc}
 8004d3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d46:	e7f7      	b.n	8004d38 <memmove+0x24>

08004d48 <_fstat_r>:
 8004d48:	b538      	push	{r3, r4, r5, lr}
 8004d4a:	4d07      	ldr	r5, [pc, #28]	@ (8004d68 <_fstat_r+0x20>)
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	4604      	mov	r4, r0
 8004d50:	4608      	mov	r0, r1
 8004d52:	4611      	mov	r1, r2
 8004d54:	602b      	str	r3, [r5, #0]
 8004d56:	f7fd f801 	bl	8001d5c <_fstat>
 8004d5a:	1c43      	adds	r3, r0, #1
 8004d5c:	d102      	bne.n	8004d64 <_fstat_r+0x1c>
 8004d5e:	682b      	ldr	r3, [r5, #0]
 8004d60:	b103      	cbz	r3, 8004d64 <_fstat_r+0x1c>
 8004d62:	6023      	str	r3, [r4, #0]
 8004d64:	bd38      	pop	{r3, r4, r5, pc}
 8004d66:	bf00      	nop
 8004d68:	200004c8 	.word	0x200004c8

08004d6c <_isatty_r>:
 8004d6c:	b538      	push	{r3, r4, r5, lr}
 8004d6e:	4d06      	ldr	r5, [pc, #24]	@ (8004d88 <_isatty_r+0x1c>)
 8004d70:	2300      	movs	r3, #0
 8004d72:	4604      	mov	r4, r0
 8004d74:	4608      	mov	r0, r1
 8004d76:	602b      	str	r3, [r5, #0]
 8004d78:	f7fd f800 	bl	8001d7c <_isatty>
 8004d7c:	1c43      	adds	r3, r0, #1
 8004d7e:	d102      	bne.n	8004d86 <_isatty_r+0x1a>
 8004d80:	682b      	ldr	r3, [r5, #0]
 8004d82:	b103      	cbz	r3, 8004d86 <_isatty_r+0x1a>
 8004d84:	6023      	str	r3, [r4, #0]
 8004d86:	bd38      	pop	{r3, r4, r5, pc}
 8004d88:	200004c8 	.word	0x200004c8

08004d8c <_realloc_r>:
 8004d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d90:	4680      	mov	r8, r0
 8004d92:	4615      	mov	r5, r2
 8004d94:	460c      	mov	r4, r1
 8004d96:	b921      	cbnz	r1, 8004da2 <_realloc_r+0x16>
 8004d98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d9c:	4611      	mov	r1, r2
 8004d9e:	f7ff b829 	b.w	8003df4 <_malloc_r>
 8004da2:	b92a      	cbnz	r2, 8004db0 <_realloc_r+0x24>
 8004da4:	f7ff fb78 	bl	8004498 <_free_r>
 8004da8:	2400      	movs	r4, #0
 8004daa:	4620      	mov	r0, r4
 8004dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004db0:	f000 f81a 	bl	8004de8 <_malloc_usable_size_r>
 8004db4:	4285      	cmp	r5, r0
 8004db6:	4606      	mov	r6, r0
 8004db8:	d802      	bhi.n	8004dc0 <_realloc_r+0x34>
 8004dba:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004dbe:	d8f4      	bhi.n	8004daa <_realloc_r+0x1e>
 8004dc0:	4629      	mov	r1, r5
 8004dc2:	4640      	mov	r0, r8
 8004dc4:	f7ff f816 	bl	8003df4 <_malloc_r>
 8004dc8:	4607      	mov	r7, r0
 8004dca:	2800      	cmp	r0, #0
 8004dcc:	d0ec      	beq.n	8004da8 <_realloc_r+0x1c>
 8004dce:	42b5      	cmp	r5, r6
 8004dd0:	462a      	mov	r2, r5
 8004dd2:	4621      	mov	r1, r4
 8004dd4:	bf28      	it	cs
 8004dd6:	4632      	movcs	r2, r6
 8004dd8:	f7ff fb4f 	bl	800447a <memcpy>
 8004ddc:	4621      	mov	r1, r4
 8004dde:	4640      	mov	r0, r8
 8004de0:	f7ff fb5a 	bl	8004498 <_free_r>
 8004de4:	463c      	mov	r4, r7
 8004de6:	e7e0      	b.n	8004daa <_realloc_r+0x1e>

08004de8 <_malloc_usable_size_r>:
 8004de8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dec:	1f18      	subs	r0, r3, #4
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	bfbc      	itt	lt
 8004df2:	580b      	ldrlt	r3, [r1, r0]
 8004df4:	18c0      	addlt	r0, r0, r3
 8004df6:	4770      	bx	lr

08004df8 <_init>:
 8004df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dfa:	bf00      	nop
 8004dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dfe:	bc08      	pop	{r3}
 8004e00:	469e      	mov	lr, r3
 8004e02:	4770      	bx	lr

08004e04 <_fini>:
 8004e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e06:	bf00      	nop
 8004e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e0a:	bc08      	pop	{r3}
 8004e0c:	469e      	mov	lr, r3
 8004e0e:	4770      	bx	lr
