# Register Map

Internal registers accessible via SPI slave interface (RPi SPI0 CS1 → ASIC). See [System Architecture](System%20Diagram.md) for the full interface description.

All registers are 8-bit. Multi-byte values are big-endian (MSB at lower address). Addresses not listed here return `0x00` on read and ignore writes.

---

## Address map

| Address | Name | R/W | Reset | Block | Description |
| --- | --- | --- | --- | --- | --- |
| **Chip Identity & Global Control** (`0x00`–`0x0F`) | | | | | |
| `0x00` | `CHIP_ID` | R | `0xA7` | — | Chip identification byte |
| `0x01` | `CHIP_REV` | R | `0x01` | — | Silicon revision |
| `0x02` | `CPU_RESET` | R/W | `0x01` | Control | [0] = cpu_reset (1 = PicoRV32 held in reset); write 0 to start CPU after firmware load |
| **Mode & Configuration** (`0x10`–`0x1F`) | | | | | |
| `0x10` | `MIMO_CTRL` | R/W | `0x0F` | Control | [1:0] MODE (0=NT=1 MRC, 1=NT=2 ALMMSE, 2=passthrough, 3=auto); [7:4] ANTENNA_EN (1 bit per antenna, default all 4 enabled) |
| `0x11` | `SF_CFG` | R/W | `0x07` | FFT Engine | [2:0] sf (0=SF5, 1=SF6, … 7=SF12); [7:3] reserved |
| `0x12` | `CAPTURE_CTRL` | R/W | `0x00` | Baseband SRAM | [0] CAPTURE_EN (write 1 to arm); [1] CAPTURE_MODE (0=raw samples, 1=FFT output); [7:2] reserved |
| `0x13` | `CAPTURE_STATUS` | R | `0x00` | Baseband SRAM | [0] CAPTURE_DONE; [1] CAPTURE_OVERFLOW; [7:2] reserved |
| `0x14` | `CAPTURE_PTR_HI` | R | `0x00` | Baseband SRAM | Capture write pointer [19:16] — current write position in capture RAM |
| `0x15` | `CAPTURE_PTR_MID` | R | `0x00` | Baseband SRAM | Capture write pointer [15:8] |
| `0x16` | `CAPTURE_PTR_LO` | R | `0x00` | Baseband SRAM | Capture write pointer [7:0]; frozen while `fft_active` |
| `0x17` | `TX_CTRL` | R/W | `0x00` | PicoRV32 FW | [0] TX_PREP; [1] TX_DONE; [2] TX_ACTIVE |
| `0x18` | `ENERGY_THR_HI` | R/W | `0x00` | Energy Detector | Energy detector threshold [15:8]; gates correlator lock |
| `0x19` | `ENERGY_THR_LO` | R/W | `0x00` | Energy Detector | Energy detector threshold [7:0] |
| `0x1A` | `LOW_BAT_THR` | R/W | `0x02` | Control | Low battery threshold configuration |
| `0x1B` | `DECIM_CFG` | R/W | `0x00` | ΣΔ Decimator | [1:0] DECIM_RATIO: 0=32× (1 MHz), 1=64× (500 kHz), 2=128× (250 kHz), 3=256× (125 kHz); [7:2] reserved |
| `0x1C` | `SC_THR_HI` | R/W | `0x73` | Schmidl-Cox | Detection threshold θ_SC [15:8] (Q1.15); default 0.90 |
| `0x1D` | `SC_THR_LO` | R/W | `0x33` | Schmidl-Cox | Detection threshold θ_SC [7:0] |
| **Frequency Configuration** (`0x20`–`0x2F`) | | | | | |
| `0x20` | `DELTA_F_HI` | R/W | `0x00` | Correlator Bank | Δf between NT=2 node frequencies [15:8], in Hz |
| `0x21` | `DELTA_F_LO` | R/W | `0x00` | Correlator Bank | Δf [7:0], in Hz |
| **Gain Control** (`0x30`–`0x3F`) | | | | | |
| `0x30` | `RX_GAIN_0` | R/W | `0x3E` | SPI Master | SX1257_1 RegRxAnaGain mirror: [7:5] RxLnaGain (1=G1 max … 6=G6 min; steps: G1–G3 6 dB each, G3–G6 12 dB each), [4:1] RxBbGain (0–15, 2 dB/step, gain = −24+2×val dB), [0] LnaZin keep 0 (50 Ω); written by PicoRV32 AGC loop |
| `0x31` | `RX_GAIN_1` | R/W | `0x3E` | SPI Master | SX1257_2 RegRxAnaGain mirror |
| `0x32` | `RX_GAIN_2` | R/W | `0x3E` | SPI Master | SX1257_3 RegRxAnaGain mirror |
| `0x33` | `RX_GAIN_3` | R/W | `0x3E` | SPI Master | SX1257_4 RegRxAnaGain mirror |
| `0x34` | `TX_GAIN_0` | R/W | `0x08` | SPI Master | SX1257_1 TxGain (NT=2 only, node 1) |
| `0x35` | `TX_GAIN_1` | R/W | `0x08` | SPI Master | SX1257_2 TxGain (NT=2 only, node 2) |
| **Status Summary** (`0x40`–`0x4F`) | | | | | |
| `0x40` | `ACTIVE_MODE` | R | `0x00` | Control | Current active mode per-frame: 0=NT=1 MRC, 1=NT=2 ALMMSE |
| `0x41` | `COND_NUM_HI` | R | `0x00` | PicoRV32 FW | Channel matrix condition number [15:8], log dB, 0.1 dB/LSB; updated after each packet |
| `0x42` | `COND_NUM_LO` | R | `0x00` | PicoRV32 FW | Condition number [7:0] |
| `0x43` | `SNR_0_HI` | R | `0x00` | PicoRV32 FW | Post-combining SNR for node 0 [15:8], 0.1 dB/LSB; signed |
| `0x44` | `SNR_0_LO` | R | `0x00` | PicoRV32 FW | SNR node 0 [7:0] |
| `0x45` | `SNR_1_HI` | R | `0x00` | PicoRV32 FW | Post-combining SNR for node 1 [15:8] (NT=2 only) |
| `0x46` | `SNR_1_LO` | R | `0x00` | PicoRV32 FW | SNR node 1 [7:0] |
| `0x47` | `SC_STAT_HI` | R | `0x00` | Schmidl-Cox | Current Λ²[s] magnitude-squared value [15:8] (Q4.12) |
| `0x48` | `SC_STAT_LO` | R | `0x00` | Schmidl-Cox | Current Λ²[s] magnitude-squared value [7:0] |
| `0x49` | `IRQ_STATUS` | R | `0x00` | IRQ Controller | Sticky IRQ source bits: [0] CORR_LOCK, [1] H_READY, [2] W_MISSED_PACKET, [3] CAPTURE_DONE, [4] CAPTURE_OVERFLOW, [5] TX_PREP, [6] TX_DONE |
| `0x4A` | `IRQ_CLEAR` | W | `0x00` | IRQ Controller | Write 1 to clear corresponding `IRQ_STATUS` bit |
| `0x4B` | `PACKET_STATUS` | R | `0x00` | Packet Control FSM | [0] PACKET_ACTIVE; [3:1] PACKET_PHASE; [4] LIVE_FFT_READY; [5] W_PENDING; [6] W_VALID; [7] W_MISSED_PACKET |
| `0x4C` | `W_CTRL` | R/W | `0x00` | Packet Control FSM / Combiner | [0] W_COMMIT write-1 pulse; [1] W_VALID read-only; [2] W_PENDING read-only; [3] W_MISSED_PACKET read-only; [7:4] reserved |
| `0x4D` | `ACTIVE_ANTENNA_EN` | R | `0x0F` | Packet Control FSM | Latched active antenna mask for current packet |
| **Energy Detector** (`0x50`–`0x57`) | | | | | |
| `0x50` | `ENERGY_0_HI` | R | `0x00` | Energy Detector | Σ\|x\|² antenna 0 [15:8]; snapshot at correlator lock |
| `0x51` | `ENERGY_0_LO` | R | `0x00` | Energy Detector | Σ\|x\|² antenna 0 [7:0] |
| `0x52` | `ENERGY_1_HI` | R | `0x00` | Energy Detector | Σ\|x\|² antenna 1 [15:8] |
| `0x53` | `ENERGY_1_LO` | R | `0x00` | Energy Detector | Σ\|x\|² antenna 1 [7:0] |
| `0x54` | `ENERGY_2_HI` | R | `0x00` | Energy Detector | Σ\|x\|² antenna 2 [15:8] |
| `0x55` | `ENERGY_2_LO` | R | `0x00` | Energy Detector | Σ\|x\|² antenna 2 [7:0] |
| `0x56` | `ENERGY_3_HI` | R | `0x00` | Energy Detector | Σ\|x\|² antenna 3 [15:8] |
| `0x57` | `ENERGY_3_LO` | R | `0x00` | Energy Detector | Σ\|x\|² antenna 3 [7:0] |
| **Correlator Magnitudes — Node 1 (+Δf)** (`0x58`–`0x67`) | | | | | |
| `0x58` | `CORR_MAG_0_HI` | R | `0x00` | Correlator Bank | \|H₀,₁\|² antenna 0, node 1 (+Δf) [15:8] |
| `0x59` | `CORR_MAG_0_LO` | R | `0x00` | Correlator Bank | [7:0] |
| `0x5A` | `CORR_MAG_1_HI` | R | `0x00` | Correlator Bank | \|H₁,₁\|² antenna 1, node 1 [15:8] |
| `0x5B` | `CORR_MAG_1_LO` | R | `0x00` | Correlator Bank | [7:0] |
| `0x5C` | `CORR_MAG_2_HI` | R | `0x00` | Correlator Bank | \|H₂,₁\|² antenna 2, node 1 [15:8] |
| `0x5D` | `CORR_MAG_2_LO` | R | `0x00` | Correlator Bank | [7:0] |
| `0x5E` | `CORR_MAG_3_HI` | R | `0x00` | Correlator Bank | \|H₃,₁\|² antenna 3, node 1 [15:8] |
| `0x5F` | `CORR_MAG_3_LO` | R | `0x00` | Correlator Bank | [7:0] |
| **Correlator Magnitudes — Node 2 (−Δf)** (`0x60`–`0x6F`) | | | | | |
| `0x60` | `CORR_MAG_4_HI` | R | `0x00` | Correlator Bank | \|H₀,₂\|² antenna 0, node 2 (−Δf) [15:8] |
| `0x61` | `CORR_MAG_4_LO` | R | `0x00` | Correlator Bank | [7:0] |
| `0x62` | `CORR_MAG_5_HI` | R | `0x00` | Correlator Bank | \|H₁,₂\|² antenna 1, node 2 [15:8] |
| `0x63` | `CORR_MAG_5_LO` | R | `0x00` | Correlator Bank | [7:0] |
| `0x64` | `CORR_MAG_6_HI` | R | `0x00` | Correlator Bank | \|H₂,₂\|² antenna 2, node 2 [15:8] |
| `0x65` | `CORR_MAG_6_LO` | R | `0x00` | Correlator Bank | [7:0] |
| `0x66` | `CORR_MAG_7_HI` | R | `0x00` | Correlator Bank | \|H₃,₂\|² antenna 3, node 2 [15:8] |
| `0x67` | `CORR_MAG_7_LO` | R | `0x00` | Correlator Bank | [7:0] |
| **H Matrix** (`0x70`–`0x8F`) | | | | | |
| `0x70` | `H_00_RE_HI` | R | `0x00` | PicoRV32 FW | H[antenna 0, node 1] real [15:8], int16 Q1.15 |
| `0x71` | `H_00_RE_LO` | R | `0x00` | PicoRV32 FW | H[0,1] real [7:0] |
| `0x72` | `H_00_IM_HI` | R | `0x00` | PicoRV32 FW | H[0,1] imag [15:8] |
| `0x73` | `H_00_IM_LO` | R | `0x00` | PicoRV32 FW | H[0,1] imag [7:0] |
| `0x74` | `H_10_RE_HI` | R | `0x00` | PicoRV32 FW | H[antenna 1, node 1] real [15:8] |
| `0x75` | `H_10_RE_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x76` | `H_10_IM_HI` | R | `0x00` | PicoRV32 FW | H[1,1] imag [15:8] |
| `0x77` | `H_10_IM_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x78` | `H_20_RE_HI` | R | `0x00` | PicoRV32 FW | H[antenna 2, node 1] real [15:8] |
| `0x79` | `H_20_RE_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x7A` | `H_20_IM_HI` | R | `0x00` | PicoRV32 FW | H[2,1] imag [15:8] |
| `0x7B` | `H_20_IM_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x7C` | `H_30_RE_HI` | R | `0x00` | PicoRV32 FW | H[antenna 3, node 1] real [15:8] |
| `0x7D` | `H_30_RE_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x7E` | `H_30_IM_HI` | R | `0x00` | PicoRV32 FW | H[3,1] imag [15:8] |
| `0x7F` | `H_30_IM_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x80` | `H_01_RE_HI` | R | `0x00` | PicoRV32 FW | H[antenna 0, node 2] real [15:8] (NT=2 only) |
| `0x81` | `H_01_RE_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x82` | `H_01_IM_HI` | R | `0x00` | PicoRV32 FW | H[0,2] imag [15:8] |
| `0x83` | `H_01_IM_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x84` | `H_11_RE_HI` | R | `0x00` | PicoRV32 FW | H[1,2] real [15:8] |
| `0x85` | `H_11_RE_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x86` | `H_11_IM_HI` | R | `0x00` | PicoRV32 FW | H[1,2] imag [15:8] |
| `0x87` | `H_11_IM_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x88` | `H_21_RE_HI` | R | `0x00` | PicoRV32 FW | H[2,2] real [15:8] |
| `0x89` | `H_21_RE_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x8A` | `H_21_IM_HI` | R | `0x00` | PicoRV32 FW | H[2,2] imag [15:8] |
| `0x8B` | `H_21_IM_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x8C` | `H_31_RE_HI` | R | `0x00` | PicoRV32 FW | H[3,2] real [15:8] |
| `0x8D` | `H_31_RE_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| `0x8E` | `H_31_IM_HI` | R | `0x00` | PicoRV32 FW | H[3,2] imag [15:8] |
| `0x8F` | `H_31_IM_LO` | R | `0x00` | PicoRV32 FW | [7:0] |
| **W Matrix** (`0x90`–`0xAF`) | | | | | |
| `0x90` | `W_00_RE_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[node 1, antenna 0] real [15:8], int16 Q1.15; written by PicoRV32 |
| `0x91` | `W_00_RE_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0x92` | `W_00_IM_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[0,0] imag [15:8] |
| `0x93` | `W_00_IM_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0x94` | `W_01_RE_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[node 1, antenna 1] real [15:8] |
| `0x95` | `W_01_RE_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0x96` | `W_01_IM_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[0,1] imag [15:8] |
| `0x97` | `W_01_IM_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0x98` | `W_02_RE_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[node 1, antenna 2] real [15:8] |
| `0x99` | `W_02_RE_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0x9A` | `W_02_IM_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[0,2] imag [15:8] |
| `0x9B` | `W_02_IM_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0x9C` | `W_03_RE_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[node 1, antenna 3] real [15:8] |
| `0x9D` | `W_03_RE_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0x9E` | `W_03_IM_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[0,3] imag [15:8] |
| `0x9F` | `W_03_IM_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0xA0` | `W_10_RE_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[node 2, antenna 0] real [15:8] (NT=2 only) |
| `0xA1` | `W_10_RE_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0xA2` | `W_10_IM_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[1,0] imag [15:8] |
| `0xA3` | `W_10_IM_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0xA4` | `W_11_RE_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[node 2, antenna 1] real [15:8] |
| `0xA5` | `W_11_RE_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0xA6` | `W_11_IM_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[1,1] imag [15:8] |
| `0xA7` | `W_11_IM_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0xA8` | `W_12_RE_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[node 2, antenna 2] real [15:8] |
| `0xA9` | `W_12_RE_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0xAA` | `W_12_IM_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[1,2] imag [15:8] |
| `0xAB` | `W_12_IM_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0xAC` | `W_13_RE_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[node 2, antenna 3] real [15:8] |
| `0xAD` | `W_13_RE_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| `0xAE` | `W_13_IM_HI` | R/W | `0x00` | ALMMSE/MRC Combiner | W[1,3] imag [15:8] |
| `0xAF` | `W_13_IM_LO` | R/W | `0x00` | ALMMSE/MRC Combiner | [7:0] |
| **Noise Variance N₀** (`0xB0`–`0xB7`) | | | | | |
| `0xB0` | `N0_0_HI` | R | `0x00` | FFT Engine | Noise variance N₀ antenna 0 [15:8], int16 |
| `0xB1` | `N0_0_LO` | R | `0x00` | FFT Engine | [7:0] |
| `0xB2` | `N0_1_HI` | R | `0x00` | FFT Engine | N₀ antenna 1 [15:8] |
| `0xB3` | `N0_1_LO` | R | `0x00` | FFT Engine | [7:0] |
| `0xB4` | `N0_2_HI` | R | `0x00` | FFT Engine | N₀ antenna 2 [15:8] |
| `0xB5` | `N0_2_LO` | R | `0x00` | FFT Engine | [7:0] |
| `0xB6` | `N0_3_HI` | R | `0x00` | FFT Engine | N₀ antenna 3 [15:8] |
| `0xB7` | `N0_3_LO` | R | `0x00` | FFT Engine | [7:0] |
| `0xB8` | `EPS_SUB_HI` | R | `0x00` | FFT Engine | Fractional CFO estimate `eps_sub` [15:8], signed Q1.15 bins |
| `0xB9` | `EPS_SUB_LO` | R | `0x00` | FFT Engine | `eps_sub` [7:0] |
| `0xBA`–`0xBF` | — | — | — | — | Reserved |
| **FFT Diagnostics** (`0xC0`–`0xC9`) | | | | | |
| `0xC0` | `FFT_PEAK_BIN_A_HI` | R | `0x00` | FFT Engine | Node 1 (+Δf) peak bin [15:8]; range 0–(2^SF−1) |
| `0xC1` | `FFT_PEAK_BIN_A_LO` | R | `0x00` | FFT Engine | Node 1 peak bin [7:0] |
| `0xC2` | `FFT_PEAK_BIN_B_HI` | R | `0x00` | FFT Engine | Node 2 (−Δf) peak bin [15:8] (NT=2 only; 0 in NT=1) |
| `0xC3` | `FFT_PEAK_BIN_B_LO` | R | `0x00` | FFT Engine | Node 2 peak bin [7:0] |
| `0xC4` | `FFT_PEAK_MAG_A_HI` | R | `0x00` | FFT Engine | Node 1 peak magnitude² [15:8] |
| `0xC5` | `FFT_PEAK_MAG_A_LO` | R | `0x00` | FFT Engine | Node 1 peak magnitude² [7:0] |
| `0xC6` | `FFT_PEAK_MAG_B_HI` | R | `0x00` | FFT Engine | Node 2 peak magnitude² [15:8] (NT=2 only) |
| `0xC7` | `FFT_PEAK_MAG_B_LO` | R | `0x00` | FFT Engine | Node 2 peak magnitude² [7:0] |
| `0xC8` | `FFT_NOISE_HI` | R | `0x00` | FFT Engine | Average off-peak noise magnitude [15:8] |
| `0xC9` | `FFT_NOISE_LO` | R | `0x00` | FFT Engine | Average off-peak noise magnitude [7:0] |
| **SX1257 Pass-Through** (`0xCA`–`0xCD`) | | | | | |
| `0xCA` | `SX_TARGET` | R/W | `0x00` | SPI Master | [3:0] chip-select bitmask: bit 0=SX1257_1 … bit 3=SX1257_4; set multiple bits to broadcast a write (RDATA undefined for broadcast) |
| `0xCB` | `SX_ADDR` | R/W | `0x00` | SPI Master | [6:0] target SX1257 register address |
| `0xCC` | `SX_DATA` | R/W | `0x00` | SPI Master | Write data [7:0]; overwritten with read data after a read transaction completes |
| `0xCD` | `SX_CTRL` | R/W | `0x00` | SPI Master | [0] RNW: 1=read, 0=write; [1] START: write 1 to trigger transaction, self-clears when BUSY deasserts; [2] BUSY: read-only, 1 while SPI transaction in progress |
| `0xCE`–`0xFF` | — | — | — | — | Reserved |

---

## Register details

### `0x00` — CHIP_ID (read-only)

Fixed identification value. First register read during bring-up to confirm SPI comms are working.

| Bits | Field | Description |
| --- | --- | --- |
| [7:0] | `ID` | Always `0xA7` |

---

### `0x01` — CHIP_REV (read-only)

Silicon revision. Increment for each tapeout.

| Bits | Field | Description |
| --- | --- | --- |
| [7:0] | `REV` | `0x01` for first tapeout |

---

### `0x02` — CPU_RESET (read/write)

PicoRV32 reset control. Used during SPI firmware load sequence.

| Bits | Field | Description |
| --- | --- | --- |
| [0] | `CPU_RESET` | 1 = PicoRV32 held in reset (default after power-on); write 0 to release after firmware is loaded |
| [7:1] | — | Reserved, write 0 |

Boot sequence:
```
RPi: assert cpu_reset=1 (write 0x01 to 0x02)
RPi: write firmware.bin to IMEM base address (0x0000) over SPI
RPi: de-assert cpu_reset=0 (write 0x00 to 0x02)
PicoRV32: fetch from 0x00000, begin execution
```

---

### `0x10` — MIMO_CTRL (read/write)

| Bits | Field | Description |
| --- | --- | --- |
| [1:0] | `MODE` | 0 = NT=1 NR=4 MRC (default); 1 = NT=2 NR=4 ALMMSE; 2 = passthrough (bypass); 3 = auto (switches per-frame on ±Δf preamble pair detect) |
| [3:2] | — | Reserved, write 0 |
| [7:4] | `ANTENNA_EN` | Bit per antenna (bit 4=ant0, bit 5=ant1, bit 6=ant2, bit 7=ant3); default `0xF0` (all enabled) |

In auto mode the `ACTIVE_MODE` register (0x40) reports which mode is active for the current frame.

**MODE=2 (passthrough):** Stages 3–7 (energy detector, correlator bank, FFT engine, weight computation, ALMMSE/MRC combiner) are bypassed entirely. The lowest-numbered antenna with its `ANTENNA_EN` bit set is selected; its int8 decimated I+Q samples are sign-extended to int16 and routed directly to REMOD_A. REMOD_B is held at zero (midscale input). PicoRV32 firmware is not involved and the W matrix registers are ignored. Use this mode to obtain a single-antenna baseline for SNR/BER comparison against MRC and ALMMSE combining gain.

In MODE=0/1, before current-packet W has been committed, the live combiner also falls back to this bypass antenna. PicoRV32 writes W into shadow registers and commits it atomically; the combiner only reads the active W bank.

Writes to `MODE` and `ANTENNA_EN` update shadow configuration while a packet is active. Hardware latches `ACTIVE_MODE` and `ACTIVE_ANTENNA_EN` only when the receiver is idle between packets. This prevents antenna/mode glitches in the live remodulated stream.

---

### `0x11` — SF_CFG (read/write)

Spreading factor selection for the FFT engine.

| Bits | Field | Description |
| --- | --- | --- |
| [2:0] | `sf` | 0 = SF5 (M=32) … 7 = SF12 (M=4096) |
| [7:3] | — | Reserved, write 0 |

The FFT engine uses `M = 2^(sf+5)` points. Changing `sf` takes effect from the next triggered FFT.

---

### `0x12` — CAPTURE_CTRL (read/write)

Controls the Baseband SRAM sample capture trigger and guarded handoff.

| Bits | Field | Description |
| --- | --- | --- |
| [0] | `CAPTURE_EN` | Write 1 to arm capture; hardware clears to 0 when the guarded capture window is frozen |
| [1] | `CAPTURE_MODE` | 0 = raw time-domain samples from all 4 decimators; 1 = FFT output Z_j[k] all bins all antennas |
| [7:2] | — | Reserved, write 0 |

Capture uses the Baseband SRAM sample-capture region from `0x40000` to `0x87FFF` (288 KB). In mode 0 this holds exactly 9 full SF12 symbols across all 4 antennas at 2 bytes/sample:

```
9 * 4096 * 4 * 2 bytes = 288 KB
```

Normal preamble acquisition freezes a guarded capture window:

```
capture_start = timing_ref - M/2
capture_len   = 9M samples per antenna
fft_start     = timing_ref
```

The FFT engine consumes the 8-symbol RCTSL window starting at `timing_ref` as soon as that live window is resident. The extra 0.5M pre/post guard absorbs Schmidl-Cox timing uncertainty and supports timing diagnostics, but it must not block the live FFT trigger. Read back via SPI burst from `0x40000`.

---

### `0x13` — CAPTURE_STATUS (read-only)

| Bits | Field | Description |
| --- | --- | --- |
| [0] | `CAPTURE_DONE` | 1 = guarded capture window frozen and ready to read; same handoff condition as internal `capture_window_ready` |
| [1] | `CAPTURE_OVERFLOW` | 1 = capture buffer wrapped before host read; data may be stale |
| [7:2] | — | Reserved |

---

### `0x20` / `0x21` — DELTA_F (read/write)

16-bit unsigned Δf in Hz between the two NT=2 node frequencies. Node 1 transmits at f₀+Δf, Node 2 at f₀−Δf.

| Bits | Field | Description |
| --- | --- | --- |
| [15:8] | `DELTA_F_HI` | Upper byte at `0x20` |
| [7:0] | `DELTA_F_LO` | Lower byte at `0x21` |

Δf must be bin-aligned: `Δf = k₁ × BW / 2^SF` where k₁ is a non-zero integer and `2k₁ ≠ 2^SF` (i.e. not the Nyquist bin). Typical value: BW/4 (k₁ = 2^(SF−2)). Written at startup before MODE=1 or MODE=3.

---

### `0x30`–`0x35` — RX_GAIN / TX_GAIN (read/write)

SX1257 gain register values, mirrored from PicoRV32 AGC loop writes. Host may pre-set these before releasing `CPU_RESET` to override AGC initial gain; PicoRV32 will update them at the first AGC cycle.

`RX_GAIN_n` mirrors the full SX1257_n `RegRxAnaGain` byte (addr 0x0C): bits [7:5] = `RxLnaGain` (1=G1 max, 6=G6 min, 6 dB/step), bits [4:1] = `RxBbGain` (0–15, 2 dB/step), bit [0] = `LnaZin` (keep 0 for 50 Ω). Reset value `0x3E` = G1 + BB_MAX (maximum gain on power-up for best weak-signal sensitivity; saturated first packets are handled by discarding H rather than reducing starting gain). `TX_GAIN_n` maps to SX1257_n `RegTxGain`.

---

### `0x50`–`0x57` — ENERGY[0..3] (read-only)

Per-antenna energy estimates `Σ|x|²` computed over the last 8 symbols by the energy detector. Snapshot latched at correlator lock. int16, unsigned, arbitrary units (proportional to received power before gain control).

Use for relative power comparison across antennas (e.g. to disable a faulty antenna via `ANTENNA_EN`).

---

### `0x58`–`0x6F` — CORR_MAG[0..7] (read-only)

Squared correlator output magnitudes from the 8-correlator bank (4 antennas × ±Δf). Latched at correlator lock after the 8-symbol coherent integration.

- `CORR_MAG[0..3]`: antennas 0–3 for node 1 (+Δf correlator)
- `CORR_MAG[4..7]`: antennas 0–3 for node 2 (−Δf correlator)

In NT=1 mode only `CORR_MAG[0..3]` are valid. int16, unsigned.

---

### `0x49` — IRQ_STATUS (read-only)

Sticky interrupt source bits. The external/internal IRQ line is asserted while any enabled source is set.

| Bit | Field | Meaning |
| --- | --- | --- |
| [0] | `CORR_LOCK` | Schmidl-Cox detected preamble; Packet Control FSM entered `PREAMBLE_DETECTED` |
| [1] | `H_READY` | FFT Engine has written H/N₀/eps_sub; PicoRV32 should compute W |
| [2] | `W_MISSED_PACKET` | W was not committed before safe switch; current packet remains bypass |
| [3] | `CAPTURE_DONE` | Diagnostic capture window complete |
| [4] | `CAPTURE_OVERFLOW` | Capture window was overwritten or second packet arrived while protected |
| [5] | `TX_PREP` | Host requested TX preparation |
| [6] | `TX_DONE` | Host indicated TX complete |
| [7] | — | Reserved |

### `0x4A` — IRQ_CLEAR (write-only)

Write 1s to clear corresponding `IRQ_STATUS` bits. Writing 0 leaves a bit unchanged.

### `0x4B` — PACKET_STATUS (read-only)

Packet Control FSM status.

| Bits | Field | Description |
| --- | --- | --- |
| [0] | `PACKET_ACTIVE` | Packet FSM is not idle |
| [3:1] | `PACKET_PHASE` | 0=IDLE, 1=PREAMBLE_DETECTED, 2=FFT_WAIT, 3=W_COMMIT_WINDOW, 4=PAYLOAD_ACTIVE, 5=PACKET_DONE |
| [4] | `LIVE_FFT_READY` | 8-symbol live RCTSL window is resident |
| [5] | `W_PENDING` | `H_READY` has occurred and W commit is pending |
| [6] | `W_VALID` | `W_ACTIVE` is valid for the current packet |
| [7] | `W_MISSED_PACKET` | W missed the current packet safe-switch point |

### `0x4C` — W_CTRL (read/write)

Firmware writes W coefficients into the `0x90`–`0xAF` shadow register bank, then writes `W_CTRL[0]=1` to request an atomic commit.

| Bits | Field | Description |
| --- | --- | --- |
| [0] | `W_COMMIT` | Write 1 pulse after all W shadow registers are written; hardware commits when the receiver next becomes idle |
| [1] | `W_VALID` | Read-only mirror of active W valid state |
| [2] | `W_PENDING` | Read-only; W commit requested but not yet activated |
| [3] | `W_MISSED_PACKET` | Read-only; W arrived too late for current packet |
| [7:4] | — | Reserved |

### `0x4D` — ACTIVE_ANTENNA_EN (read-only)

Latched antenna-enable mask used by the live packet. Host writes to `MIMO_CTRL.ANTENNA_EN` update shadow configuration during an active packet; this register shows the no-glitch active copy.

---

### `0x70`–`0x8F` — H matrix (read-only)

Channel matrix H estimated by the FFT Engine after live RCTSL/peak/channel-estimation passes. `IRQ_STATUS.H_READY` indicates these registers and N₀/eps_sub are valid for firmware.

Layout: H[NR_index, NT_index]. For NT=1 only columns 0 (H[0..3, 0]) are valid; for NT=2 both columns populated.

---

### `0x90`–`0xAF` — W matrix (read/write)

Combining weight matrix W computed by PicoRV32 from H and N₀. These addresses are the firmware-visible `W_SHADOW` bank. The live combiner reads only `W_ACTIVE`, which updates atomically after firmware writes `W_CTRL.W_COMMIT` and the Packet Control FSM reaches an idle boundary. Host reads return the shadow bank for diagnostics/manual override.

Layout: W[NT_index, NR_index]. Firmware writes all W shadow words, then pulses `W_CTRL.W_COMMIT`. Hardware copies the complete shadow bank into the active bank at the next idle boundary; the combiner uses `W_ACTIVE` each sample period to compute `ŷ[n] = W·x[n]`.

For MRC: `W = H^H` (conjugate transpose, normalised).
For ALMMSE: `W = H^H · (H·H^H + σ²·I)^{-1}` computed in firmware using RV32IM MUL.

---

### `0xB0`–`0xB7` — N₀[0..3] (read-only)

Per-antenna noise variance estimates, computed by the FFT Engine from off-peak bins after preamble acquisition. int16, unsigned. Used by PicoRV32 firmware to set the regularisation term σ² in the ALMMSE weight computation.

### `0xB8`–`0xB9` — EPS_SUB (read-only)

Fractional CFO estimate from the Stage 4 RCTSL pass. Signed Q1.15 in FFT-bin units, valid when `IRQ_STATUS.H_READY=1`. Firmware may read it for diagnostics, drift tracking, or payload correction policy.

---

### `0xCA`–`0xCD` — SX1257 pass-through

Allows the RPi to issue arbitrary SX1257 register read/write transactions via the ASIC SPI master. Intended for initial SX1257 configuration (PLL frequency, filter bandwidth, PA config) and diagnostics. The SX1302 HAL's built-in SX1257 init path cannot reach the SX1257s in this design (they are on the ASIC SPI bus, not SX1302's), so the host must configure them through this interface before releasing `CPU_RESET`.

**Write sequence:**
```
1. Write SX_TARGET  ← CS bitmask (e.g. 0x01 for SX1257_1)
2. Write SX_ADDR    ← SX1257 register address (e.g. 0x03 = RegFrfMsb)
3. Write SX_DATA    ← value to write
4. Write SX_CTRL    ← 0x02  (RNW=0, START=1)
5. Poll  SX_CTRL    until BUSY (bit 2) = 0
```

**Read sequence:**
```
1. Write SX_TARGET  ← CS bitmask (single bit only)
2. Write SX_ADDR    ← SX1257 register address
3. Write SX_CTRL    ← 0x03  (RNW=1, START=1)
4. Poll  SX_CTRL    until BUSY (bit 2) = 0
5. Read  SX_DATA    ← register contents
```

**Arbitration.** PicoRV32 firmware must poll `SX_CTRL[2]` (BUSY) before issuing any SPI master transaction. The host should only issue pass-through commands during a known idle window — either before `CPU_RESET` is released, or after asserting `CPU_RESET=1` again to freeze firmware.

**Typical init registers** written via pass-through at startup:

| SX1257 reg | Addr | Purpose |
| --- | --- | --- |
| `RegFrfMsb` | `0x03` | PLL frequency MSB (868 MHz → `0xD9`) |
| `RegFrfMid` | `0x04` | PLL frequency mid (`0x06`) |
| `RegFrfLsb` | `0x05` | PLL frequency LSB (`0x66`) |
| `RegBwSsb` | `0x10` | RX filter bandwidth |
| `RegClkSelect` | `0x0E` | CLKOUT control; typically disabled (0x00) on all chips to reduce EMI as ASIC is driven by central buffer |
| `RegTxDac` | `0x16` | TX DAC gain (SX1257_1/2 only) |

Broadcast (all 4 chips, `SX_TARGET=0x0F`) is valid for register writes that apply uniformly (frequency, filter). Use single-chip target for per-chip settings (TX DAC, CLK enable).

---

## Address range reservations

| Range | Block |
| --- | --- |
| `0x00`–`0x0F` | Chip identity and global control |
| `0x10`–`0x1F` | Mode & configuration (incl. capture write pointer at `0x14`–`0x16`) |
| `0x20`–`0x2F` | Frequency configuration |
| `0x30`–`0x3F` | Gain control |
| `0x40`–`0x4F` | Status summary |
| `0x50`–`0x57` | Energy detector |
| `0x58`–`0x67` | Correlator magnitudes — node 1 (+Δf) |
| `0x68`–`0x6F` | Correlator magnitudes — node 2 (−Δf) |
| `0x70`–`0x8F` | H matrix |
| `0x90`–`0xAF` | W matrix |
| `0xB0`–`0xB7` | Noise variance N₀ |
| `0xB8`–`0xB9` | Fractional CFO `eps_sub` |
| `0xBA`–`0xBF` | Reserved |
| `0xC0`–`0xC9` | FFT diagnostics |
| `0xCA`–`0xCD` | SX1257 pass-through |
| `0xCE`–`0xFF` | Reserved |
