#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Tue Nov 12 03:46:15 2024
#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Tue Nov 12 03:44:52 2024
# pvf -action compile

pvf_reg_constant cnt[26] 0

pvf_reg_constant cnt[25] 0

pvf_reg_constant delay_u0/dly_cnt[31] 0

pvf_reg_constant delay_u0/dly_cnt[30] 0

pvf_reg_constant delay_u0/dly_cnt[29] 0

pvf_reg_constant delay_u0/dly_cnt[28] 0

pvf_reg_constant delay_u0/dly_cnt[27] 0

pvf_reg_constant delay_u0/dly_cnt[26] 0

pvf_reg_constant delay_u0/dly_cnt[25] 0

pvf_reg_constant delay_u0/dly_cnt[24] 0

pvf_reg_constant delay_u0/dly_cnt[23] 0

pvf_reg_constant delay_u0/dly_cnt[22] 0

pvf_reg_constant delay_u0/dly_cnt[21] 0

pvf_reg_constant delay_u0/dly_cnt[20] 0

pvf_reg_constant delay_u0/dly_cnt[19] 0

pvf_reg_constant delay_u0/dly_cnt[18] 0

pvf_reg_constant delay_u0/dly_cnt[17] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_1_ff 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_1 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_1_ff 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispctrl 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/pcs_tx_dispsel 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/u_sdpram/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/U_fifo_128depth_16_width/U_ipml_fifo_fifo_128depth_16_width/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit0_ff 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/rd_cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_cs_n -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_ras_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[15] 0

# pvf -action synthesize

pvf_reg_constant i_txd_2[17] 0

pvf_reg_constant i_txd_2[19] 0

pvf_reg_constant i_txd_2[21] 0

pvf_reg_constant i_txd_2[23] 0

pvf_reg_constant i_txk_2[1] 0

pvf_reg_constant i_txk_2[2] 0

pvf_reg_constant i_txk_2[3] 0

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[1]

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[2]

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[3]

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[4]

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[5]

pvf_reg_merging  -survived Width_show[7] -deleted Width_show[9]

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[11]

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[12]

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[13]

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[14]

pvf_reg_merging  -survived Width_show[0] -deleted Width_show[15]

pvf_reg_merging  -survived update_flag[3] -deleted update_flag[4]

pvf_reg_merging  -survived update_flag[3] -deleted update_flag[5]

pvf_reg_merging  -survived update_flag[3] -deleted update_flag[6]

pvf_reg_merging  -survived update_flag[3] -deleted update_flag[7]

pvf_reg_merging  -survived Height_show[0] -deleted Height_show[1]

pvf_reg_merging  -survived Height_show[3] -deleted Height_show[4]

pvf_reg_merging  -survived Height_show[6] -deleted Height_show[7]

pvf_reg_merging  -survived Height_show[0] -deleted Height_show[11]

pvf_reg_merging  -survived Height_show[0] -deleted Height_show[12]

pvf_reg_merging  -survived Height_show[0] -deleted Height_show[13]

pvf_reg_merging  -survived Height_show[0] -deleted Height_show[14]

pvf_reg_merging  -survived Height_show[0] -deleted Height_show[15]

pvf_reg_merging  -survived height_m1[0] -deleted height_m1[1]

pvf_reg_merging  -survived height_m1[3] -deleted height_m1[4]

pvf_reg_merging  -survived height_m1[6] -deleted height_m1[7]

pvf_reg_merging  -survived height_m1[0] -deleted height_m1[11]

pvf_reg_merging  -survived height_m1[0] -deleted height_m1[12]

pvf_reg_merging  -survived height_m1[0] -deleted height_m1[13]

pvf_reg_merging  -survived height_m1[0] -deleted height_m1[14]

pvf_reg_merging  -survived height_m1[0] -deleted height_m1[15]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[1]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[2]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[3]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[4]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[5]

pvf_reg_merging  -survived width_m1[7] -deleted width_m1[9]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[11]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[12]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[13]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[14]

pvf_reg_merging  -survived width_m1[0] -deleted width_m1[15]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[11]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[12]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[10]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[11]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[12]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[15]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[18]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[19]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[20]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[21]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[22]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[24]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[25]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[27]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[30]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[31]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[33]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[34]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[35]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[36]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[37]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[38]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[39]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[40]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[41]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[42]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[43]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[44]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[45]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[46]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[47]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[49]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[50]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[51]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[52]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[53]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[54]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[55]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[56]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[57]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[58]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[59]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[60]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[61]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[62]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[63]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[65]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[66]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[67]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[68]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[69]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[70]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[71]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[72]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[73]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[74]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[75]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[76]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[77]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[78]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[79]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[81]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[82]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[83]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[84]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[85]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[86]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[87]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[88]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[89]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[90]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[91]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[92]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[93]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[94]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[95]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[97]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[98]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[99]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[100]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[101]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[102]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[103]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[104]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[105]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[106]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[107]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[108]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[109]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[110]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[111]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[113]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[114]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[115]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[116]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[117]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[118]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[119]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[120]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[121]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[122]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[123]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[124]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[125]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[126]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[127]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[129]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[130]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[131]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[132]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[133]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[134]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[135]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[136]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[137]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[138]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[139]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[140]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[141]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[142]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[143]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[144]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[145]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[146]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[147]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[148]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[149]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[150]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[151]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[152]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[153]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[154]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[155]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[156]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[157]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[158]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[159]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[161]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[162]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[163]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[164]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[165]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[166]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[167]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[168]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[169]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[170]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[171]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[172]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[173]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[174]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[175]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[176]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[177]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[178]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[179]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[180]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[181]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[182]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[183]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[184]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[185]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[186]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[187]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[188]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[189]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[190]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[191]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[193]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[194]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[195]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[196]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[197]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[198]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[199]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[200]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[201]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[202]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[203]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[204]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[205]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[206]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[207]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[208]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[209]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[210]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[211]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[212]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[213]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[214]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[215]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[216]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[217]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[218]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[219]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[220]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[221]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[222]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[223]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[225]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[226]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[227]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[228]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[229]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[230]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[231]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[232]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[233]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[234]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[235]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[236]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[237]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[238]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[239]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[240]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[241]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[242]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[243]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[244]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[245]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[246]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[247]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[248]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[249]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[250]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[251]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[252]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[253]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[254]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[255]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[11]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[10] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[12]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[1] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived gs_filter_m0/guass_reg0[10] -deleted gs_filter_m0/guass_reg0[11]

pvf_reg_merging  -survived gs_filter_m0/guass_reg2[10] -deleted gs_filter_m0/guass_reg2[11]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[18]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[19]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[20]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[21]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[22]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[23]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[24]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[25]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[26]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[27]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[28]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[29]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[30]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/check_out[17] -deleted mac_test0/mac_top0/icmp0/check_out[31]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[18]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[19]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[20]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[21]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[22]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[23]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[24]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[25]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[26]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[27]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[28]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[29]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[30]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted mac_test0/mac_top0/icmp0/reply_check_out[31]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[3]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[4]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[5]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[6]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[7]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[8]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[9]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[10]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[11]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[12]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[13]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[14]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted mac_test0/mac_top0/mac_tx0/arp_tx0/op[15]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/check_out[17] -deleted mac_test0/mac_top0/mac_tx0/ip0/check_out[18]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/check_out[17] -deleted mac_test0/mac_top0/mac_tx0/ip0/check_out[19]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[19]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[22] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[23]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[8] -deleted ms72xx_ctl/ms7200_ctl/addr[10]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[8] -deleted ms72xx_ctl/ms7200_ctl/addr[11]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[14] -deleted ms72xx_ctl/ms7200_ctl/addr[15]

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[18] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[22]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[17] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[22]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[23]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[9] -deleted ms72xx_ctl/ms7210_ctl/addr[12]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[13] -deleted ms72xx_ctl/ms7210_ctl/addr[14]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[13] -deleted ms72xx_ctl/ms7210_ctl/addr[15]

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[20] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[21]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cb_18b[1]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cb_18b[2]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cb_18b[3]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cb_18b[15]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cb_18b[16]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cb_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cr_18b[12]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cr_18b[13]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cr_18b[14]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cr_18b[15]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cr_18b[16]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_cr_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_y_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_y_18b[1]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_y_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_y_18b[2]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_y_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_y_18b[3]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_y_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_y_18b[12]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_y_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_y_18b[13]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_y_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_y_18b[14]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_y_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_y_18b[15]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_y_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_y_18b[16]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_b_for_y_18b[0] -deleted rgb_to_ycbcr_m0/mult_b_for_y_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_g_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_g_for_cb_18b[15]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_g_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_g_for_cb_18b[16]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_g_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_g_for_cb_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_g_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_g_for_cr_18b[15]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_g_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_g_for_cr_18b[16]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_g_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_g_for_cr_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_g_for_y_18b[16] -deleted rgb_to_ycbcr_m0/mult_g_for_y_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cb_18b[13]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cb_18b[14]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cb_18b[15]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cb_18b[16]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cb_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cb_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cr_18b[1]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cr_18b[2]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cr_18b[3]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cr_18b[15]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cr_18b[16]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_cr_18b[0] -deleted rgb_to_ycbcr_m0/mult_r_for_cr_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_y_18b[14] -deleted rgb_to_ycbcr_m0/mult_r_for_y_18b[15]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_y_18b[14] -deleted rgb_to_ycbcr_m0/mult_r_for_y_18b[16]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/mult_r_for_y_18b[14] -deleted rgb_to_ycbcr_m0/mult_r_for_y_18b[17]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[12]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[13]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[14]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[15]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[16]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[17]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[18]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[19]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[20]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[1]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[2]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[3]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[4]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[5]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[6]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[2] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[2] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[2] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[1] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[6] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[13]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[1] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[14]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[15]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[2] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[2] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[2] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[1] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[6] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[13]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[1] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[14]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[15]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[2]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[3]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[4]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[5]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[6]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[7]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[8]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[9]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[10]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[12]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[11] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[13]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[18]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[19]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[20]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[21]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[22]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[23]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[24]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[25]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[26]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[27]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[28]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[29]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[30]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[31]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[2]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[3]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[4]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[5]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[6]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[7]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[8]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[9]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[10]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[11]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[12]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[13] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[14]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[18]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[19]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[20]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[21]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[22]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[23]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[24]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[25]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[26]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[27]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[28]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[29]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[30]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[31]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[2]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[3]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[4]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[5]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[6]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[7]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[8]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[9]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[10]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[12]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[11] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[13]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[18]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[19]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[20]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[21]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[22]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[23]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[24]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[25]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[26]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[27]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[28]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[29]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[30]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[31]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[2]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[3]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[4]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[5]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[6]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[7]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[8]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[9]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[10]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[11]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[12]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[13] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[14]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[18]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[19]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[20]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[21]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[22]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[23]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[24]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[25]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[26]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[27]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[28]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[29]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[30]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[31]

.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[0]
.begin
00000 0000000001
00001 0000000010
00010 0000000100
00011 0000001000
00100 0000010000
00101 0000100000
00110 0001000000
00111 0010000000
01000 0100000000
01001 1000000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[0]
.begin
00000 00000001
00001 00000010
00010 00000100
00011 00001000
00100 00010000
00101 00100000
00110 01000000
01011 10000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[19] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[18] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[17] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[16] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[15] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[14] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[13] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[12] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[0]
.begin
00000 00000000000000000001
00001 00000000000000000010
00010 00000000000000000100
00011 00000000000000001000
00100 00000000000000010000
00101 00000000000000100000
00110 00000000000001000000
00111 00000000000010000000
01000 00000000000100000000
01001 00000000001000000000
01010 00000000010000000000
01011 00000000100000000000
01100 00000001000000000000
01101 00000010000000000000
01110 00000100000000000000
01111 00001000000000000000
10000 00010000000000000000
10001 00100000000000000000
10010 01000000000000000000
10011 10000000000000000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[0]
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[11] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[10] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[9] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[8] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[6] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[5] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[4] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[2] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[1] I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[0]
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
.tostates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[4] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[3] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[2] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0]
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
.tostates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[3] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[2] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_reg[0]
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
.tostates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
.begin
00 01
11 10
.end


.fromstates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
.tostates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_reg[0]
.begin
00 01
11 10
.end


pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[2] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[3]

.fromstates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[9] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[8] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[7] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[6] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[5] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[4] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[3] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[2] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state[0]
.tostates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[9] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[8] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[7] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[6] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[5] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[4] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[3] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[2] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[0]
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[6] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[5] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[4] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[3] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[2] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
.tostates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[6] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[5] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[4] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[3] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[2] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[0]
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
.tostates I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[4] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[2] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[1] I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[0]
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[17] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[16] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[15] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[14] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[13] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[12] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[11] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[10] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[0]
.begin
00000 000000000000000001
00001 000000000000000010
00010 000000000000000100
00011 000000000000001000
00100 000000000000010000
00101 000000000000100000
00110 000000000001000000
00111 000000000010000000
01000 000000000100000000
01001 000000001000000000
01010 000000010000000000
01011 000000100000000000
01100 000001000000000000
01101 000010000000000000
01110 000100000000000000
01111 001000000000000000
10000 010000000000000000
10001 100000000000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[22] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[21] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[20] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[19] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[18] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[17] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[16] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[15] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[14] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[13] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[12] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[11] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[10] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[0]
.begin
00001 00000000000000000000001
00010 00000000000000000000010
00011 00000000000000000000100
00100 00000000000000000001000
00101 00000000000000000010000
00110 00000000000000000100000
00111 00000000000000001000000
01000 00000000000000010000000
01001 00000000000000100000000
01010 00000000000001000000000
01011 00000000000010000000000
01100 00000000000100000000000
01101 00000000001000000000000
01110 00000000010000000000000
01111 00000000100000000000000
10000 00000001000000000000000
10001 00000010000000000000000
10010 00000100000000000000000
10011 00001000000000000000000
10100 00010000000000000000000
10101 00100000000000000000000
10110 01000000000000000000000
10111 10000000000000000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[0]
.begin
00001 0001
00010 0010
00100 0100
01000 1000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[0]
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[0]
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[17] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[16] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[15] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[14] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[13] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[12] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[11] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[10] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[0]
.begin
00000 000000000000000001
00001 000000000000000010
00010 000000000000000100
00011 000000000000001000
00100 000000000000010000
00101 000000000000100000
00110 000000000001000000
00111 000000000010000000
01000 000000000100000000
01001 000000001000000000
01010 000000010000000000
01011 000000100000000000
01100 000001000000000000
01101 000010000000000000
01110 000100000000000000
01111 001000000000000000
10000 010000000000000000
10001 100000000000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[22] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[21] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[20] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[19] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[18] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[17] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[16] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[15] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[14] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[13] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[12] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[11] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[10] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[0]
.begin
00001 00000000000000000000001
00010 00000000000000000000010
00011 00000000000000000000100
00100 00000000000000000001000
00101 00000000000000000010000
00110 00000000000000000100000
00111 00000000000000001000000
01000 00000000000000010000000
01001 00000000000000100000000
01010 00000000000001000000000
01011 00000000000010000000000
01100 00000000000100000000000
01101 00000000001000000000000
01110 00000000010000000000000
01111 00000000100000000000000
10000 00000001000000000000000
10001 00000010000000000000000
10010 00000100000000000000000
10011 00001000000000000000000
10100 00010000000000000000000
10101 00100000000000000000000
10110 01000000000000000000000
10111 10000000000000000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[0]
.begin
00001 0001
00010 0010
00100 0100
01000 1000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[0]
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[0]
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[17] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[16] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[15] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[14] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[13] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[12] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[11] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[10] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[0]
.begin
00000 000000000000000001
00001 000000000000000010
00010 000000000000000100
00011 000000000000001000
00100 000000000000010000
00101 000000000000100000
00110 000000000001000000
00111 000000000010000000
01000 000000000100000000
01001 000000001000000000
01010 000000010000000000
01011 000000100000000000
01100 000001000000000000
01101 000010000000000000
01110 000100000000000000
01111 001000000000000000
10000 010000000000000000
10001 100000000000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[22] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[21] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[20] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[19] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[18] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[17] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[16] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[15] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[14] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[13] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[12] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[11] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[10] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[0]
.begin
00001 00000000000000000000001
00010 00000000000000000000010
00011 00000000000000000000100
00100 00000000000000000001000
00101 00000000000000000010000
00110 00000000000000000100000
00111 00000000000000001000000
01000 00000000000000010000000
01001 00000000000000100000000
01010 00000000000001000000000
01011 00000000000010000000000
01100 00000000000100000000000
01101 00000000001000000000000
01110 00000000010000000000000
01111 00000000100000000000000
10000 00000001000000000000000
10001 00000010000000000000000
10010 00000100000000000000000
10011 00001000000000000000000
10100 00010000000000000000000
10101 00100000000000000000000
10110 01000000000000000000000
10111 10000000000000000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[0]
.begin
00001 0001
00010 0010
00100 0100
01000 1000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[0]
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[0]
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[17] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[16] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[15] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[14] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[13] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[12] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[11] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[10] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_rx_sm/RS_CS_reg[0]
.begin
00000 000000000000000001
00001 000000000000000010
00010 000000000000000100
00011 000000000000001000
00100 000000000000010000
00101 000000000000100000
00110 000000000001000000
00111 000000000010000000
01000 000000000100000000
01001 000000001000000000
01010 000000010000000000
01011 000000100000000000
01100 000001000000000000
01101 000010000000000000
01110 000100000000000000
01111 001000000000000000
10000 010000000000000000
10001 100000000000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[22] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[21] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[20] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[19] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[18] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[17] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[16] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[15] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[14] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[13] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[12] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[11] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[10] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/TS_CS_reg[0]
.begin
00001 00000000000000000000001
00010 00000000000000000000010
00011 00000000000000000000100
00100 00000000000000000001000
00101 00000000000000000010000
00110 00000000000000000100000
00111 00000000000000001000000
01000 00000000000000010000000
01001 00000000000000100000000
01010 00000000000001000000000
01011 00000000000010000000000
01100 00000000000100000000000
01101 00000000001000000000000
01110 00000000010000000000000
01111 00000000100000000000000
10000 00000001000000000000000
10001 00000010000000000000000
10010 00000100000000000000000
10011 00001000000000000000000
10100 00010000000000000000000
10101 00100000000000000000000
10110 01000000000000000000000
10111 10000000000000000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_apb_master/APB_CS_reg[0]
.begin
00001 0001
00010 0010
00100 0100
01000 1000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[9] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[8] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[7] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[6] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[5] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[4] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/MDI_CS_reg[0]
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_sw/port_count[1] qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_sw/port_count[0]
.tostates qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_sw/port_count_reg[3] qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_sw/port_count_reg[2] qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_sw/port_count_reg[1] qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_sw/port_count_reg[0]
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates ad9280_sample_m0/state[2] ad9280_sample_m0/state[1] ad9280_sample_m0/state[0]
.tostates ad9280_sample_m0/state_reg[2] ad9280_sample_m0/state_reg[1] ad9280_sample_m0/state_reg[0]
.begin
000 001
001 010
010 100
.end


.fromstates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[3] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[2] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[0]
.tostates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[10] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[9] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[8] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[7] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[6] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[5] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[4] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[3] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[2] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[0]
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[3] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[2] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[0]
.tostates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[10] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[9] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[8] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[7] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[6] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[5] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[4] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[3] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[2] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[0]
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[2] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[0]
.tostates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[4] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[3] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[2] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[0]
.begin
000 00001
001 00010
011 00100
100 01000
101 10000
.end


.fromstates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm[2] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm[0]
.tostates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[4] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[3] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[2] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[0]
.begin
000 00001
001 00010
011 00100
100 01000
101 10000
.end


.fromstates color_bar_m0/rgb_b_reg[7] color_bar_m0/rgb_b_reg[6] color_bar_m0/rgb_b_reg[5] color_bar_m0/rgb_b_reg[4] color_bar_m0/rgb_b_reg[3] color_bar_m0/rgb_b_reg[2] color_bar_m0/rgb_b_reg[1] color_bar_m0/rgb_b_reg[0]
.tostates color_bar_m0/rgb_b_reg_reg[1] color_bar_m0/rgb_b_reg_reg[0]
.begin
00000000 01
11111111 10
.end


.fromstates color_bar_m0/rgb_g_reg[7] color_bar_m0/rgb_g_reg[6] color_bar_m0/rgb_g_reg[5] color_bar_m0/rgb_g_reg[4] color_bar_m0/rgb_g_reg[3] color_bar_m0/rgb_g_reg[2] color_bar_m0/rgb_g_reg[1] color_bar_m0/rgb_g_reg[0]
.tostates color_bar_m0/rgb_g_reg_reg[1] color_bar_m0/rgb_g_reg_reg[0]
.begin
00000000 01
11111111 10
.end


.fromstates color_bar_m0/rgb_r_reg[7] color_bar_m0/rgb_r_reg[6] color_bar_m0/rgb_r_reg[5] color_bar_m0/rgb_r_reg[4] color_bar_m0/rgb_r_reg[3] color_bar_m0/rgb_r_reg[2] color_bar_m0/rgb_r_reg[1] color_bar_m0/rgb_r_reg[0]
.tostates color_bar_m0/rgb_r_reg_reg[1] color_bar_m0/rgb_r_reg_reg[0]
.begin
00000000 01
11111111 10
.end


.fromstates color_bar_m1/rgb_b_reg[7] color_bar_m1/rgb_b_reg[6] color_bar_m1/rgb_b_reg[5] color_bar_m1/rgb_b_reg[4] color_bar_m1/rgb_b_reg[3] color_bar_m1/rgb_b_reg[2] color_bar_m1/rgb_b_reg[1] color_bar_m1/rgb_b_reg[0]
.tostates color_bar_m1/rgb_b_reg_reg[1] color_bar_m1/rgb_b_reg_reg[0]
.begin
00000000 01
11111111 10
.end


.fromstates color_bar_m1/rgb_g_reg[7] color_bar_m1/rgb_g_reg[6] color_bar_m1/rgb_g_reg[5] color_bar_m1/rgb_g_reg[4] color_bar_m1/rgb_g_reg[3] color_bar_m1/rgb_g_reg[2] color_bar_m1/rgb_g_reg[1] color_bar_m1/rgb_g_reg[0]
.tostates color_bar_m1/rgb_g_reg_reg[1] color_bar_m1/rgb_g_reg_reg[0]
.begin
00000000 01
11111111 10
.end


.fromstates color_bar_m1/rgb_r_reg[7] color_bar_m1/rgb_r_reg[6] color_bar_m1/rgb_r_reg[5] color_bar_m1/rgb_r_reg[4] color_bar_m1/rgb_r_reg[3] color_bar_m1/rgb_r_reg[2] color_bar_m1/rgb_r_reg[1] color_bar_m1/rgb_r_reg[0]
.tostates color_bar_m1/rgb_r_reg_reg[1] color_bar_m1/rgb_r_reg_reg[0]
.begin
00000000 01
11111111 10
.end


.fromstates frame_read_write_m1/frame_fifo_read_m0/state[3] frame_read_write_m1/frame_fifo_read_m0/state[2] frame_read_write_m1/frame_fifo_read_m0/state[1] frame_read_write_m1/frame_fifo_read_m0/state[0]
.tostates frame_read_write_m1/frame_fifo_read_m0/state_reg[6] frame_read_write_m1/frame_fifo_read_m0/state_reg[5] frame_read_write_m1/frame_fifo_read_m0/state_reg[4] frame_read_write_m1/frame_fifo_read_m0/state_reg[3] frame_read_write_m1/frame_fifo_read_m0/state_reg[2] frame_read_write_m1/frame_fifo_read_m0/state_reg[1] frame_read_write_m1/frame_fifo_read_m0/state_reg[0]
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_m1/frame_fifo_write_m0/state[3] frame_read_write_m1/frame_fifo_write_m0/state[2] frame_read_write_m1/frame_fifo_write_m0/state[1] frame_read_write_m1/frame_fifo_write_m0/state[0]
.tostates frame_read_write_m1/frame_fifo_write_m0/state_reg[5] frame_read_write_m1/frame_fifo_write_m0/state_reg[4] frame_read_write_m1/frame_fifo_write_m0/state_reg[3] frame_read_write_m1/frame_fifo_write_m0/state_reg[2] frame_read_write_m1/frame_fifo_write_m0/state_reg[1] frame_read_write_m1/frame_fifo_write_m0/state_reg[0]
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates frame_read_write_m2/frame_fifo_read_m0/state[3] frame_read_write_m2/frame_fifo_read_m0/state[2] frame_read_write_m2/frame_fifo_read_m0/state[1] frame_read_write_m2/frame_fifo_read_m0/state[0]
.tostates frame_read_write_m2/frame_fifo_read_m0/state_reg[6] frame_read_write_m2/frame_fifo_read_m0/state_reg[5] frame_read_write_m2/frame_fifo_read_m0/state_reg[4] frame_read_write_m2/frame_fifo_read_m0/state_reg[3] frame_read_write_m2/frame_fifo_read_m0/state_reg[2] frame_read_write_m2/frame_fifo_read_m0/state_reg[1] frame_read_write_m2/frame_fifo_read_m0/state_reg[0]
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_m2/frame_fifo_write_m0/state[3] frame_read_write_m2/frame_fifo_write_m0/state[2] frame_read_write_m2/frame_fifo_write_m0/state[1] frame_read_write_m2/frame_fifo_write_m0/state[0]
.tostates frame_read_write_m2/frame_fifo_write_m0/state_reg[5] frame_read_write_m2/frame_fifo_write_m0/state_reg[4] frame_read_write_m2/frame_fifo_write_m0/state_reg[3] frame_read_write_m2/frame_fifo_write_m0/state_reg[2] frame_read_write_m2/frame_fifo_write_m0/state_reg[1] frame_read_write_m2/frame_fifo_write_m0/state_reg[0]
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates frame_read_write_m3/frame_fifo_read_m0/state[3] frame_read_write_m3/frame_fifo_read_m0/state[2] frame_read_write_m3/frame_fifo_read_m0/state[1] frame_read_write_m3/frame_fifo_read_m0/state[0]
.tostates frame_read_write_m3/frame_fifo_read_m0/state_reg[6] frame_read_write_m3/frame_fifo_read_m0/state_reg[5] frame_read_write_m3/frame_fifo_read_m0/state_reg[4] frame_read_write_m3/frame_fifo_read_m0/state_reg[3] frame_read_write_m3/frame_fifo_read_m0/state_reg[2] frame_read_write_m3/frame_fifo_read_m0/state_reg[1] frame_read_write_m3/frame_fifo_read_m0/state_reg[0]
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_m3/frame_fifo_write_m0/state[3] frame_read_write_m3/frame_fifo_write_m0/state[2] frame_read_write_m3/frame_fifo_write_m0/state[1] frame_read_write_m3/frame_fifo_write_m0/state[0]
.tostates frame_read_write_m3/frame_fifo_write_m0/state_reg[5] frame_read_write_m3/frame_fifo_write_m0/state_reg[4] frame_read_write_m3/frame_fifo_write_m0/state_reg[3] frame_read_write_m3/frame_fifo_write_m0/state_reg[2] frame_read_write_m3/frame_fifo_write_m0/state_reg[1] frame_read_write_m3/frame_fifo_write_m0/state_reg[0]
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates mac_test0/state[9] mac_test0/state[8] mac_test0/state[7] mac_test0/state[6] mac_test0/state[5] mac_test0/state[4] mac_test0/state[3] mac_test0/state[2] mac_test0/state[1] mac_test0/state[0]
.tostates mac_test0/state_reg[8] mac_test0/state_reg[7] mac_test0/state_reg[6] mac_test0/state_reg[5] mac_test0/state_reg[4] mac_test0/state_reg[3] mac_test0/state_reg[2] mac_test0/state_reg[1] mac_test0/state_reg[0]
.begin
0000000001 000000001
0000000010 000000010
0000000100 000000100
0000001000 000001000
0000010000 000010000
0000100000 000100000
0001000000 001000000
0100000000 010000000
1000000000 100000000
.end


.fromstates mac_test0/mac_top0/icmp0/state[10] mac_test0/mac_top0/icmp0/state[9] mac_test0/mac_top0/icmp0/state[8] mac_test0/mac_top0/icmp0/state[7] mac_test0/mac_top0/icmp0/state[6] mac_test0/mac_top0/icmp0/state[5] mac_test0/mac_top0/icmp0/state[4] mac_test0/mac_top0/icmp0/state[3] mac_test0/mac_top0/icmp0/state[2] mac_test0/mac_top0/icmp0/state[1] mac_test0/mac_top0/icmp0/state[0]
.tostates mac_test0/mac_top0/icmp0/state_reg[8] mac_test0/mac_top0/icmp0/state_reg[7] mac_test0/mac_top0/icmp0/state_reg[6] mac_test0/mac_top0/icmp0/state_reg[5] mac_test0/mac_top0/icmp0/state_reg[4] mac_test0/mac_top0/icmp0/state_reg[3] mac_test0/mac_top0/icmp0/state_reg[2] mac_test0/mac_top0/icmp0/state_reg[1] mac_test0/mac_top0/icmp0/state_reg[0]
.begin
00000000001 000000001
00000000010 000000010
00000000100 000000100
00000001000 000001000
00000010000 000010000
00000100000 000100000
00010000000 001000000
00100000000 010000000
01000000000 100000000
.end


.fromstates mac_test0/mac_top0/mac_rx0/arp0/state[3] mac_test0/mac_top0/mac_rx0/arp0/state[2] mac_test0/mac_top0/mac_rx0/arp0/state[1] mac_test0/mac_top0/mac_rx0/arp0/state[0]
.tostates mac_test0/mac_top0/mac_rx0/arp0/state_reg[3] mac_test0/mac_top0/mac_rx0/arp0/state_reg[2] mac_test0/mac_top0/mac_rx0/arp0/state_reg[1] mac_test0/mac_top0/mac_rx0/arp0/state_reg[0]
.begin
0001 0001
0010 0010
0100 0100
1000 1000
.end


.fromstates mac_test0/mac_top0/mac_rx0/ip0/state[4] mac_test0/mac_top0/mac_rx0/ip0/state[3] mac_test0/mac_top0/mac_rx0/ip0/state[2] mac_test0/mac_top0/mac_rx0/ip0/state[1] mac_test0/mac_top0/mac_rx0/ip0/state[0]
.tostates mac_test0/mac_top0/mac_rx0/ip0/state_reg[4] mac_test0/mac_top0/mac_rx0/ip0/state_reg[3] mac_test0/mac_top0/mac_rx0/ip0/state_reg[2] mac_test0/mac_top0/mac_rx0/ip0/state_reg[1] mac_test0/mac_top0/mac_rx0/ip0/state_reg[0]
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates mac_test0/mac_top0/mac_rx0/mac0/rec_state[7] mac_test0/mac_top0/mac_rx0/mac0/rec_state[6] mac_test0/mac_top0/mac_rx0/mac0/rec_state[5] mac_test0/mac_top0/mac_rx0/mac0/rec_state[4] mac_test0/mac_top0/mac_rx0/mac0/rec_state[3] mac_test0/mac_top0/mac_rx0/mac0/rec_state[2] mac_test0/mac_top0/mac_rx0/mac0/rec_state[1] mac_test0/mac_top0/mac_rx0/mac0/rec_state[0]
.tostates mac_test0/mac_top0/mac_rx0/mac0/rec_state_reg[7] mac_test0/mac_top0/mac_rx0/mac0/rec_state_reg[6] mac_test0/mac_top0/mac_rx0/mac0/rec_state_reg[5] mac_test0/mac_top0/mac_rx0/mac0/rec_state_reg[4] mac_test0/mac_top0/mac_rx0/mac0/rec_state_reg[3] mac_test0/mac_top0/mac_rx0/mac0/rec_state_reg[2] mac_test0/mac_top0/mac_rx0/mac0/rec_state_reg[1] mac_test0/mac_top0/mac_rx0/mac0/rec_state_reg[0]
.begin
00000001 00000001
00000010 00000010
00000100 00000100
00001000 00001000
00010000 00010000
00100000 00100000
01000000 01000000
10000000 10000000
.end


.fromstates mac_test0/mac_top0/mac_rx0/udp0/state[7] mac_test0/mac_top0/mac_rx0/udp0/state[6] mac_test0/mac_top0/mac_rx0/udp0/state[5] mac_test0/mac_top0/mac_rx0/udp0/state[4] mac_test0/mac_top0/mac_rx0/udp0/state[3] mac_test0/mac_top0/mac_rx0/udp0/state[2] mac_test0/mac_top0/mac_rx0/udp0/state[1] mac_test0/mac_top0/mac_rx0/udp0/state[0]
.tostates mac_test0/mac_top0/mac_rx0/udp0/state_reg[7] mac_test0/mac_top0/mac_rx0/udp0/state_reg[6] mac_test0/mac_top0/mac_rx0/udp0/state_reg[5] mac_test0/mac_top0/mac_rx0/udp0/state_reg[4] mac_test0/mac_top0/mac_rx0/udp0/state_reg[3] mac_test0/mac_top0/mac_rx0/udp0/state_reg[2] mac_test0/mac_top0/mac_rx0/udp0/state_reg[1] mac_test0/mac_top0/mac_rx0/udp0/state_reg[0]
.begin
00000001 00000001
00000010 00000010
00000100 00000100
00001000 00001000
00010000 00010000
00100000 00100000
01000000 01000000
10000000 10000000
.end


.fromstates mac_test0/mac_top0/mac_tx0/arp_tx0/state[4] mac_test0/mac_top0/mac_tx0/arp_tx0/state[3] mac_test0/mac_top0/mac_tx0/arp_tx0/state[2] mac_test0/mac_top0/mac_tx0/arp_tx0/state[1] mac_test0/mac_top0/mac_tx0/arp_tx0/state[0]
.tostates mac_test0/mac_top0/mac_tx0/arp_tx0/state_reg[4] mac_test0/mac_top0/mac_tx0/arp_tx0/state_reg[3] mac_test0/mac_top0/mac_tx0/arp_tx0/state_reg[2] mac_test0/mac_top0/mac_tx0/arp_tx0/state_reg[1] mac_test0/mac_top0/mac_tx0/arp_tx0/state_reg[0]
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates mac_test0/mac_top0/mac_tx0/ipmode/state[2] mac_test0/mac_top0/mac_tx0/ipmode/state[1] mac_test0/mac_top0/mac_tx0/ipmode/state[0]
.tostates mac_test0/mac_top0/mac_tx0/ipmode/state_reg[2] mac_test0/mac_top0/mac_tx0/ipmode/state_reg[1] mac_test0/mac_top0/mac_tx0/ipmode/state_reg[0]
.begin
001 001
010 010
100 100
.end


.fromstates mac_test0/mac_top0/mac_tx0/mac0/send_state[5] mac_test0/mac_top0/mac_tx0/mac0/send_state[4] mac_test0/mac_top0/mac_tx0/mac0/send_state[3] mac_test0/mac_top0/mac_tx0/mac0/send_state[2] mac_test0/mac_top0/mac_tx0/mac0/send_state[1] mac_test0/mac_top0/mac_tx0/mac0/send_state[0]
.tostates mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[4] mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[3] mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[2] mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[1] mac_test0/mac_top0/mac_tx0/mac0/send_state_reg[0]
.begin
000010 00001
000100 00010
001000 00100
010000 01000
100000 10000
.end


.fromstates mac_test0/mac_top0/mac_tx0/mode0/state[2] mac_test0/mac_top0/mac_tx0/mode0/state[1] mac_test0/mac_top0/mac_tx0/mode0/state[0]
.tostates mac_test0/mac_top0/mac_tx0/mode0/state_reg[2] mac_test0/mac_top0/mac_tx0/mode0/state_reg[1] mac_test0/mac_top0/mac_tx0/mode0/state_reg[0]
.begin
001 001
010 010
100 100
.end


.fromstates mac_test0/mac_top0/mac_tx0/udp0/state[6] mac_test0/mac_top0/mac_tx0/udp0/state[5] mac_test0/mac_top0/mac_tx0/udp0/state[4] mac_test0/mac_top0/mac_tx0/udp0/state[3] mac_test0/mac_top0/mac_tx0/udp0/state[2] mac_test0/mac_top0/mac_tx0/udp0/state[1] mac_test0/mac_top0/mac_tx0/udp0/state[0]
.tostates mac_test0/mac_top0/mac_tx0/udp0/state_reg[2] mac_test0/mac_top0/mac_tx0/udp0/state_reg[1] mac_test0/mac_top0/mac_tx0/udp0/state_reg[0]
.begin
0000001 001
0100000 010
1000000 100
.end


.fromstates mem_read_arbi_m0/read_state[5] mem_read_arbi_m0/read_state[4] mem_read_arbi_m0/read_state[3] mem_read_arbi_m0/read_state[2] mem_read_arbi_m0/read_state[1] mem_read_arbi_m0/read_state[0]
.tostates mem_read_arbi_m0/read_state_reg[16] mem_read_arbi_m0/read_state_reg[15] mem_read_arbi_m0/read_state_reg[14] mem_read_arbi_m0/read_state_reg[13] mem_read_arbi_m0/read_state_reg[12] mem_read_arbi_m0/read_state_reg[11] mem_read_arbi_m0/read_state_reg[10] mem_read_arbi_m0/read_state_reg[9] mem_read_arbi_m0/read_state_reg[8] mem_read_arbi_m0/read_state_reg[7] mem_read_arbi_m0/read_state_reg[6] mem_read_arbi_m0/read_state_reg[5] mem_read_arbi_m0/read_state_reg[4] mem_read_arbi_m0/read_state_reg[3] mem_read_arbi_m0/read_state_reg[2] mem_read_arbi_m0/read_state_reg[1] mem_read_arbi_m0/read_state_reg[0]
.begin
000000 00000000000000001
000001 00000000000000010
000010 00000000000000100
000011 00000000000001000
000100 00000000000010000
000101 00000000000100000
000110 00000000001000000
000111 00000000010000000
001000 00000000100000000
001001 00000001000000000
001010 00000010000000000
001011 00000100000000000
001100 00001000000000000
001101 00010000000000000
001110 00100000000000000
001111 01000000000000000
010000 10000000000000000
.end


.fromstates mem_write_arbi_m0/write_state[5] mem_write_arbi_m0/write_state[4] mem_write_arbi_m0/write_state[3] mem_write_arbi_m0/write_state[2] mem_write_arbi_m0/write_state[1] mem_write_arbi_m0/write_state[0]
.tostates mem_write_arbi_m0/write_state_reg[16] mem_write_arbi_m0/write_state_reg[15] mem_write_arbi_m0/write_state_reg[14] mem_write_arbi_m0/write_state_reg[13] mem_write_arbi_m0/write_state_reg[12] mem_write_arbi_m0/write_state_reg[11] mem_write_arbi_m0/write_state_reg[10] mem_write_arbi_m0/write_state_reg[9] mem_write_arbi_m0/write_state_reg[8] mem_write_arbi_m0/write_state_reg[7] mem_write_arbi_m0/write_state_reg[6] mem_write_arbi_m0/write_state_reg[5] mem_write_arbi_m0/write_state_reg[4] mem_write_arbi_m0/write_state_reg[3] mem_write_arbi_m0/write_state_reg[2] mem_write_arbi_m0/write_state_reg[1] mem_write_arbi_m0/write_state_reg[0]
.begin
000000 00000000000000001
000001 00000000000000010
000010 00000000000000100
000011 00000000000001000
000100 00000000000010000
000101 00000000000100000
000110 00000000001000000
000111 00000000010000000
001000 00000000100000000
001001 00000001000000000
001010 00000010000000000
001011 00000100000000000
001100 00001000000000000
001101 00010000000000000
001110 00100000000000000
001111 01000000000000000
010000 10000000000000000
.end


.fromstates ms72xx_ctl/iic_dri_rx/state[2] ms72xx_ctl/iic_dri_rx/state[1] ms72xx_ctl/iic_dri_rx/state[0]
.tostates ms72xx_ctl/iic_dri_rx/state_reg[6] ms72xx_ctl/iic_dri_rx/state_reg[5] ms72xx_ctl/iic_dri_rx/state_reg[4] ms72xx_ctl/iic_dri_rx/state_reg[3] ms72xx_ctl/iic_dri_rx/state_reg[2] ms72xx_ctl/iic_dri_rx/state_reg[1] ms72xx_ctl/iic_dri_rx/state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates ms72xx_ctl/iic_dri_tx/state[2] ms72xx_ctl/iic_dri_tx/state[1] ms72xx_ctl/iic_dri_tx/state[0]
.tostates ms72xx_ctl/iic_dri_tx/state_reg[6] ms72xx_ctl/iic_dri_tx/state_reg[5] ms72xx_ctl/iic_dri_tx/state_reg[4] ms72xx_ctl/iic_dri_tx/state_reg[3] ms72xx_ctl/iic_dri_tx/state_reg[2] ms72xx_ctl/iic_dri_tx/state_reg[1] ms72xx_ctl/iic_dri_tx/state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates ms72xx_ctl/ms7200_ctl/state[6] ms72xx_ctl/ms7200_ctl/state[5] ms72xx_ctl/ms7200_ctl/state[4] ms72xx_ctl/ms7200_ctl/state[3] ms72xx_ctl/ms7200_ctl/state[2] ms72xx_ctl/ms7200_ctl/state[1] ms72xx_ctl/ms7200_ctl/state[0]
.tostates ms72xx_ctl/ms7200_ctl/state_reg[4] ms72xx_ctl/ms7200_ctl/state_reg[3] ms72xx_ctl/ms7200_ctl/state_reg[2] ms72xx_ctl/ms7200_ctl/state_reg[1] ms72xx_ctl/ms7200_ctl/state_reg[0]
.begin
0000001 00001
0000010 00010
0000100 00100
0010000 01000
0100000 10000
.end


.fromstates ms72xx_ctl/ms7210_ctl/state[5] ms72xx_ctl/ms7210_ctl/state[4] ms72xx_ctl/ms7210_ctl/state[3] ms72xx_ctl/ms7210_ctl/state[2] ms72xx_ctl/ms7210_ctl/state[1] ms72xx_ctl/ms7210_ctl/state[0]
.tostates ms72xx_ctl/ms7210_ctl/state_reg[5] ms72xx_ctl/ms7210_ctl/state_reg[4] ms72xx_ctl/ms7210_ctl/state_reg[3] ms72xx_ctl/ms7210_ctl/state_reg[2] ms72xx_ctl/ms7210_ctl/state_reg[1] ms72xx_ctl/ms7210_ctl/state_reg[0]
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[0]
.tostates the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[1] the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]
.begin
00 001
01 010
10 100
.end


.fromstates u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
.tostates u_aq_axi_master/rd_state_reg[5] u_aq_axi_master/rd_state_reg[4] u_aq_axi_master/rd_state_reg[3] u_aq_axi_master/rd_state_reg[2] u_aq_axi_master/rd_state_reg[1] u_aq_axi_master/rd_state_reg[0]
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
.tostates u_aq_axi_master/wr_state_reg[6] u_aq_axi_master/wr_state_reg[5] u_aq_axi_master/wr_state_reg[4] u_aq_axi_master/wr_state_reg[3] u_aq_axi_master/wr_state_reg[2] u_aq_axi_master/wr_state_reg[1] u_aq_axi_master/wr_state_reg[0]
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_color_bar_m3/rgb_b_reg[7] u_color_bar_m3/rgb_b_reg[6] u_color_bar_m3/rgb_b_reg[5] u_color_bar_m3/rgb_b_reg[4] u_color_bar_m3/rgb_b_reg[3] u_color_bar_m3/rgb_b_reg[2] u_color_bar_m3/rgb_b_reg[1] u_color_bar_m3/rgb_b_reg[0]
.tostates u_color_bar_m3/rgb_b_reg_reg[1] u_color_bar_m3/rgb_b_reg_reg[0]
.begin
00000000 01
11111111 10
.end


.fromstates u_color_bar_m3/rgb_g_reg[7] u_color_bar_m3/rgb_g_reg[6] u_color_bar_m3/rgb_g_reg[5] u_color_bar_m3/rgb_g_reg[4] u_color_bar_m3/rgb_g_reg[3] u_color_bar_m3/rgb_g_reg[2] u_color_bar_m3/rgb_g_reg[1] u_color_bar_m3/rgb_g_reg[0]
.tostates u_color_bar_m3/rgb_g_reg_reg[1] u_color_bar_m3/rgb_g_reg_reg[0]
.begin
00000000 01
11111111 10
.end


.fromstates u_color_bar_m3/rgb_r_reg[7] u_color_bar_m3/rgb_r_reg[6] u_color_bar_m3/rgb_r_reg[5] u_color_bar_m3/rgb_r_reg[4] u_color_bar_m3/rgb_r_reg[3] u_color_bar_m3/rgb_r_reg[2] u_color_bar_m3/rgb_r_reg[1] u_color_bar_m3/rgb_r_reg[0]
.tostates u_color_bar_m3/rgb_r_reg_reg[1] u_color_bar_m3/rgb_r_reg_reg[0]
.begin
00000000 01
11111111 10
.end


.fromstates u_udp_rx/cur_state[6] u_udp_rx/cur_state[5] u_udp_rx/cur_state[4] u_udp_rx/cur_state[3] u_udp_rx/cur_state[2] u_udp_rx/cur_state[1] u_udp_rx/cur_state[0]
.tostates u_udp_rx/cur_state_reg[6] u_udp_rx/cur_state_reg[5] u_udp_rx/cur_state_reg[4] u_udp_rx/cur_state_reg[3] u_udp_rx/cur_state_reg[2] u_udp_rx/cur_state_reg[1] u_udp_rx/cur_state_reg[0]
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates video_packet_rec_m0/state[2] video_packet_rec_m0/state[1] video_packet_rec_m0/state[0]
.tostates video_packet_rec_m0/state_reg[1] video_packet_rec_m0/state_reg[0]
.begin
000 01
001 10
.end


pvf_reg_constant Height_show[0] 0

pvf_reg_constant Width_show[0] 0

pvf_reg_constant update_flag[3] 0

pvf_reg_constant height_m1[0] 0

pvf_reg_constant width_m1[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/u_dll_freeze_sync/sig_async_r2[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[15] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[15] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[15] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[15] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_4B[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[8] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[10] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/reg_din_s[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_4B[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[8] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[10] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/reg_din_s[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_4B[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[8] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[10] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/reg_din_s[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_4B[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[8] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[10] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc_1[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_miim_slave/U_ips_sgmii_mdio_slave/reg_din_s[0] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant gs_filter_m0/guass_reg0[10] 0

pvf_reg_constant gs_filter_m0/guass_reg1[11] 0

pvf_reg_constant gs_filter_m0/guass_reg2[10] 0

pvf_reg_constant mac_test0/mac_top0/icmp0/check_out[17] 0

pvf_reg_constant mac_test0/mac_top0/icmp0/reply_check_out[17] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/check_out[17] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[16] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[0] 1

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[1] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[2] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[3] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[5] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[6] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[7] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/cmd_iic[0] -deleted ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_constant ms72xx_ctl/ms7200_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7200_ctl/addr[10] -deleted ms72xx_ctl/ms7200_ctl/addr[14]

pvf_reg_constant ms72xx_ctl/ms7200_ctl/addr[10] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/cmd_iic[0] -deleted ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_constant ms72xx_ctl/ms7210_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived ms72xx_ctl/ms7210_ctl/addr[12] -deleted ms72xx_ctl/ms7210_ctl/addr[13]

pvf_reg_constant ms72xx_ctl/ms7210_ctl/addr[12] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_b_for_cb_18b[0] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_b_for_cr_18b[0] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_b_for_y_18b[0] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_g_for_cb_18b[0] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_g_for_cr_18b[0] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_g_for_y_18b[16] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_r_for_cb_18b[0] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_r_for_cr_18b[0] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_r_for_y_18b[14] 0

pvf_reg_merging  -survived rgb_to_ycbcr_m0/add_cb_1_18b[16] -deleted rgb_to_ycbcr_m0/add_cb_1_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/add_cr_1_18b[16] -deleted rgb_to_ycbcr_m0/add_cr_1_18b[17]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/add_y_1_18b[14] -deleted rgb_to_ycbcr_m0/add_y_1_18b[15]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/add_y_1_18b[14] -deleted rgb_to_ycbcr_m0/add_y_1_18b[16]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/add_y_1_18b[14] -deleted rgb_to_ycbcr_m0/add_y_1_18b[17]

pvf_reg_constant sobel_test_m0/Gxy_square[11] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[15] 0

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/o_rdata_a[15:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/o_rdata_b[15:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/o_rdata_a[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/o_rdata_a[15]

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/o_rdata_a[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[15] 0

pvf_reg_constant u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] 0

pvf_reg_constant u_hdmi_data_in_1/u_video_scale_down/scaler_width[1] 0

pvf_reg_constant u_hdmi_data_in_3/u_video_scale_down/scaler_height[1] 0

pvf_reg_constant u_hdmi_data_in_3/u_video_scale_down/scaler_width[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[9] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[0] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].rxlane_rstn_sync/sig_async_ff 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_async_ff 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[0] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[1] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2] 0

pvf_reg_constant buf_u2_2_sfp1/ch0_rx_rstn_d1 1

pvf_reg_constant buf_u2_2_sfp1/ch1_rx_rstn_d1 1

pvf_reg_constant buf_u2_2_sfp1/ch2_rx_rstn_d1 1

pvf_reg_constant buf_u2_2_sfp1/ch3_rx_rstn_d1 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_1 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].txlane_rstn_sync/sig_async_ff 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_txckdiv_ff[2] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_async_ff 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[0] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[1] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_tx_rate_chng_ff[0] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_tx_rate_chng_ff[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[4] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[5] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[7] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[8] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[10] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[17] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[18] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d0[24] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[4] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[5] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[7] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[8] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[10] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[17] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[18] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[4] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[5] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[6] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[7] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[8] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[9] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[10] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[11] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[14] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[16] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[17] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[18] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d0[24] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[4] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[5] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[6] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[7] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[8] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[9] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[10] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[11] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[14] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[16] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[17] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[18] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[2] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[4] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[5] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[6] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[8] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[9] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[10] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_data0[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_data0[1] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_data0[2] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_data0[3] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_data0[4] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_data0[5] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_data0[6] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_data0[7] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_en0 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/wr_en1 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[1] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[2] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[3] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[4] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[5] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[6] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[7] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[8] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[10] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[4] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[6] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[8] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[10] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty 1

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[2] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[4] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[5] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[6] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[7] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[8] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[9] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.wbin[10] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[4] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[6] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[8] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[9] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[10] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[0] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[1] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[2] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[3] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[4] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[5] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[6] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[7] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[8] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[10] 0

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty 1

pvf_reg_constant gs_filter_m0/line_Shift_m1/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull 0

pvf_reg_constant mac_test0/fifo_rdusedw[12] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE3_ENABLE.lane_pd_n_3_sync/sig_async_ff 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_async_ff 1

pvf_reg_constant rgb_to_ycbcr_m0/mult_b_for_y_18b[4] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_b_for_y_18b[5] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_b_for_y_18b[6] 0

pvf_reg_constant u_fft_wrapper/u_cfg_ctrl/new_fft_mode 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[1] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[2] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[3] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[4] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[5] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[6] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[7] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[8] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[9] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[10] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[11] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[12] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[13] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[14] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_re[8] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_re[9] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_re[10] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_re[11] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_re[12] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_re[13] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_re[14] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_re[15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/add_dly 1

pvf_reg_constant util_gmii_to_rgmii_m0/gmii_tx_er_r 0

pvf_reg_constant util_gmii_to_rgmii_m0/tx_reset_d1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/lp_pause[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/lp_pause[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/remote_fault_encode[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[6] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/lp_pause[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/lp_pause[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/remote_fault_encode[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[6] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/lp_pause[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/lp_pause[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/remote_fault_encode[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[6] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/lp_pause[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/lp_pause[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/remote_fault_encode[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[14] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[6] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/addr[4] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].rxlane_rstn_sync/sig_synced 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_synced 1

pvf_reg_constant buf_u2_2_sfp1/ch0_tx_rstn 1

pvf_reg_constant buf_u2_2_sfp1/ch1_tx_rstn 1

pvf_reg_constant buf_u2_2_sfp1/ch2_tx_rstn 1

pvf_reg_constant buf_u2_2_sfp1/ch3_tx_rstn 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].txlane_rstn_sync/sig_synced 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txckdiv[2] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_synced 1

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[4] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[5] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[7] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[8] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[10] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[17] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_d1[24] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[4] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[5] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[7] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[8] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[10] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[17] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[18] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[4] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[5] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[6] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[7] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[8] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[9] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[10] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[11] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[14] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[16] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[17] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_d1[24] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[4] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[5] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[6] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[7] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[8] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[9] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[10] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[11] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[14] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[16] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[17] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[18] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[1] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[2] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[3] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[5] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[6] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[7] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[8] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[9] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[10] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[11] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[12] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[13] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[14] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE3_ENABLE.lane_pd_n_3_sync/sig_synced 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_synced 1

pvf_reg_constant u_fft_wrapper/u_cfg_ctrl/o_fft_mode 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][1] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][2] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][3] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][4] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][5] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][6] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][7] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][8] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][9] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][10] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][11] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][12] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][13] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][14] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[0][15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[0][8] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[0][9] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[0][10] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[0][11] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[0][12] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[0][13] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[0][14] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[0][15] 0

pvf_reg_constant util_gmii_to_rgmii_m0/tx_reset_sync 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[3] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[9] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[10] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ba[11] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[15] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[15] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/loopback_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/loopback_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_unidir_en_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/loopback_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/loopback_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/mr_unidir_en_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/loopback_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/loopback_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/mr_unidir_en_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/loopback_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/loopback_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/mr_unidir_en_sync/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/wdata[15] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[0] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[1] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[0] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[1] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[2] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[0] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[1] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[2] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txckdiv[0] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txckdiv[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[4] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[5] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[7] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[8] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[10] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[17] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_len_latch[24] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[4] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[7] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[8] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[10] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[17] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[4] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[5] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[6] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[7] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[8] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[9] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[10] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[11] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[14] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[16] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[17] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_len_latch[24] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[4] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[6] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[7] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[8] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[9] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[10] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[11] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[14] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[16] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[17] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/o_fft_mode_p3 1

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][1] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][2] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][3] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][4] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][5] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][6] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][7] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][8] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][9] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][10] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][11] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][12] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][13] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][14] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_im_input_sreg/latency_equal_to_2.sreg[1][15] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[1][8] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[1][9] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[1][10] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[1][11] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[1][12] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[1][13] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[1][14] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_re_input_sreg/latency_equal_to_2.sreg[1][15] 0

pvf_reg_constant u_hdmi_data_in_3/u_video_scale_down/scaler_width[13] 0

pvf_reg_constant u_hdmi_data_in_3/u_video_scale_down/scaler_width[15] 0

pvf_reg_constant u_hdmi_data_in_3/u_video_scale_down/scaler_height[11] 0

pvf_reg_constant u_hdmi_data_in_3/u_video_scale_down/scaler_height[15] 0

pvf_reg_constant u_hdmi_data_in_3/u_video_scale_down/scaler_height[16] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[7] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/loopback_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/loopback_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_unidir_en_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/loopback_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/loopback_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/mr_unidir_en_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/loopback_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/loopback_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/mr_unidir_en_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/loopback_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/loopback_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/mr_unidir_en_sync/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[15] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_RATE[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[5] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[8] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[10] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[12] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[2] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[4] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_loopback_rxs/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[5] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[6] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[13] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/mr_loopback_rxs/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[5] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[6] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[13] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/mr_loopback_rxs/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[5] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[6] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[13] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/mr_loopback_rxs/sig_async_r1[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[5] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/vender_spc[6] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/np_transmit[13] 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_RATE[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_loopback_rxs/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[1] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[2] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[13] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/mr_loopback_rxs/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[1] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[2] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[13] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/mr_loopback_rxs/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[1] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[2] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[13] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/mr_loopback_rxs/sig_async_r2[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[3] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[4] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[5] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[6] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[8] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[9] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[1] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/data_buf[2] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/data_buf[13] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[1] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[2] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[13] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[1] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[2] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[13] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[1] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[2] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[13] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[1] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/min_ipg_rxsync/des_data[2] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[0] 1

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/np_tx_sync/des_data[13] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36] 0

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_m3/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_m1/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived util_gmii_to_rgmii_m0/gmii_tx_en_r_d1 -deleted util_gmii_to_rgmii_m0/rgmii_tx_ctl_r

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_m2/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/i_v_sync_delay_1 -deleted u_hdmi_data_in_3/image_brightness_inst/vs_r

pvf_reg_merging  -survived rgb_to_ycbcr_m0/i_v_sync_delay_1 -deleted u_hdmi_data_in_3/u_video_scale_down/frame_vs_prev

pvf_reg_merging  -survived ad9280_sample_m0/adc_data_d0[7:0] -deleted u_fifo_ctrl/ad_data_in_d0[7:0]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_m3/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/loopback_rstn_syn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/loopback_rstn_syn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/loopback_rstn_syn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/loopback_rstn_syn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/loopback_rstn_syn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/loopback_rstn_syn/sig_async_r1[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_hdmi_data_in_1/image_brightness_inst/vs_r -deleted u_hdmi_data_in_1/u_video_scale_down/frame_vs_prev

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/icmp_rx_data_d0[7:0] -deleted mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0[7:0]

pvf_reg_merging  -survived mac_test0/mac_top0/icmp0/icmp_rx_data_d0[7:0] -deleted mac_test0/mac_top0/mac_rx0/udp0/udp_rx_data_d0[7:0]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_m1/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_m2/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/tx_rstn_syn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/tx_rstn_syn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/tx_rstn_syn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/tx_rstn_syn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/tx_rstn_syn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/tx_rstn_syn/sig_async_r1[0]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/i_v_sync_delay_2 -deleted u_hdmi_data_in_3/image_contrast_inst/vs_r

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/loopback_rstn_syn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/loopback_rstn_syn/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/loopback_rstn_syn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/loopback_rstn_syn/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/loopback_rstn_syn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/loopback_rstn_syn/sig_async_r2[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_txckdiv_ff[2:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/tx_rstn_syn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/tx_rstn_syn/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/tx_rstn_syn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/tx_rstn_syn/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/tx_rstn_syn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/tx_rstn_syn/sig_async_r2[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived hdmi_write_req_gen_m3/hdmi_vsync_d0 -deleted rgb_to_ycbcr_m0/i_v_sync_delay_3

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/rx_rstn_syn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/rx_rstn_syn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/rx_rstn_syn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/rx_rstn_syn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/rx_rstn_syn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/rx_rstn_syn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/rx_rstn_syn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/rx_rstn_syn/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/rx_rstn_syn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/rx_rstn_syn/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/rx_rstn_syn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/rx_rstn_syn/sig_async_r2[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived hdmi_write_req_gen_m3/hdmi_vsync_d1 -deleted rgb_to_ycbcr_m0/ycbcr_vs

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r1[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived buf_sfp1_2_u2/ch0_rx_rstn_d1 -deleted buf_sfp1_2_u2/ch1_rx_rstn_d1

pvf_reg_merging  -survived buf_sfp1_2_u2/ch0_rx_rstn_d1 -deleted buf_sfp1_2_u2/ch2_rx_rstn_d1

pvf_reg_merging  -survived buf_sfp1_2_u2/ch0_rx_rstn_d1 -deleted buf_sfp1_2_u2/ch3_rx_rstn_d1

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[15:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[15:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[15:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/an_adv[15:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r1[0]

pvf_reg_merging  -survived buf_sfp1_2_u2/ch0_tx_rstn -deleted buf_sfp1_2_u2/ch1_tx_rstn

pvf_reg_merging  -survived buf_sfp1_2_u2/ch0_tx_rstn -deleted buf_sfp1_2_u2/ch2_tx_rstn

pvf_reg_merging  -survived buf_sfp1_2_u2/ch0_tx_rstn -deleted buf_sfp1_2_u2/ch3_tx_rstn

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_mode_reg -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_mode_reg

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_mode_reg -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_mode_reg

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_mode_reg -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_mode_reg

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_mode_txsync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/rx_rstn_txsync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/rx_rec_rstn_sync/sig_async_r2[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/mr_an_enable_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/auto_rst

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/mr_an_enable_reg1 -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/mr_an_enable_reg1

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/mr_an_enable_reg1 -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/mr_an_enable_reg1

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/mr_an_enable_reg1 -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/mr_an_enable_reg1

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/pcs_lsm_pcs_rxsyn/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_restart_an -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_restart_an

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_restart_an -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_restart_an

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_restart_an -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_restart_an

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r1[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r1[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r2[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r2[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/mr_restart_an_sync/sig_async_r2[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[18]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[19]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[20]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[21]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[22]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[24]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[25]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[27]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[30]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[31]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[18]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[19]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[20]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[21]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[22]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[24]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[25]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[27]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[30]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[31]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[2]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[2]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[10]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[0] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[14]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[0] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[17]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[0] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[16]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_width[0] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[17]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[2]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[2]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[2]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[2]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[2]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[2]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[10]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[1]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[9]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[10]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[13]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d0[15]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[1]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[9]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[10]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[13]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m2/timing_gen_xy_m0/i_data_d1[15]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[1]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[8]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[9]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[10]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[13]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[11] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[15]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[1]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[8]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[9]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[5] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[10]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[13]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[11] -deleted video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[15]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d0[9]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d0[11]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d0[12]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d0[13]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d0[14]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d0[15]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d0[16]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d1[9]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d1[11]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d1[12]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d1[13]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d1[14]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d1[15]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_d1[16]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_latch[9]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_latch[11]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_latch[12]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_latch[14]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_m2/frame_fifo_read_m0/read_len_latch[16]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m2/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m2/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m2/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m2/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m2/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m2/frame_fifo_write_m0/write_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_m2/frame_fifo_write_m0/write_len_latch[16]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/read_len_d0[12] -deleted frame_read_write_m3/frame_fifo_read_m0/read_len_d0[13]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/read_len_d0[12] -deleted frame_read_write_m3/frame_fifo_read_m0/read_len_d0[15]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/read_len_d1[12] -deleted frame_read_write_m3/frame_fifo_read_m0/read_len_d1[13]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/read_len_d1[12] -deleted frame_read_write_m3/frame_fifo_read_m0/read_len_d1[15]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/read_len_latch[12] -deleted frame_read_write_m3/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_read_m0/read_len_latch[12] -deleted frame_read_write_m3/frame_fifo_read_m0/read_len_latch[15]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/write_len_latch[12] -deleted frame_read_write_m3/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_m3/frame_fifo_write_m0/write_len_latch[12] -deleted frame_read_write_m3/frame_fifo_write_m0/write_len_latch[15]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[1]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[5]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[9]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[10]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[11]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[13]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[15]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[17]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[18]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[19]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[21]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d0[23]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[1]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[5]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[9]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[10]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[11]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[13]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[8] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[15]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[17]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[18]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[19]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[21]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived grid_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted grid_display_m0/timing_gen_xy_m0/i_data_d1[23]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[15]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/scaler_height[31:0] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_width[31:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[18]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[19]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[20]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[21]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[22]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[24]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[25]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[27]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[45]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[46]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[47]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[48]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[49]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[50]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[51]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[52]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[53]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[54]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[55]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[56]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[57]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[58]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[59]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt[2] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_odt[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_height[15]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_width[13] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[15]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/vout_dat[0] -deleted u_hdmi_data_in_3/u_video_scale_down/vout_dat[5]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/vout_dat[1] -deleted u_hdmi_data_in_3/u_video_scale_down/vout_dat[6]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/vout_dat[2] -deleted u_hdmi_data_in_3/u_video_scale_down/vout_dat[7]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/vout_dat[8] -deleted u_hdmi_data_in_3/u_video_scale_down/vout_dat[14]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/vout_dat[9] -deleted u_hdmi_data_in_3/u_video_scale_down/vout_dat[15]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/vout_dat[16] -deleted u_hdmi_data_in_3/u_video_scale_down/vout_dat[21]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/vout_dat[17] -deleted u_hdmi_data_in_3/u_video_scale_down/vout_dat[22]

pvf_reg_merging  -survived u_hdmi_data_in_3/u_video_scale_down/vout_dat[18] -deleted u_hdmi_data_in_3/u_video_scale_down/vout_dat[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[11]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[15]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[19]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[27]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[31]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[35]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[39]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[43]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[47]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[51]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[55]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[59]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/data_r[0] -deleted u_hdmi_data_in_3/image_brightness_inst/data_r[5]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/data_r[1] -deleted u_hdmi_data_in_3/image_brightness_inst/data_r[6]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/data_r[2] -deleted u_hdmi_data_in_3/image_brightness_inst/data_r[7]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/data_r[8] -deleted u_hdmi_data_in_3/image_brightness_inst/data_r[14]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/data_r[9] -deleted u_hdmi_data_in_3/image_brightness_inst/data_r[15]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/data_r[16] -deleted u_hdmi_data_in_3/image_brightness_inst/data_r[21]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/data_r[17] -deleted u_hdmi_data_in_3/image_brightness_inst/data_r[22]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/data_r[18] -deleted u_hdmi_data_in_3/image_brightness_inst/data_r[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[18]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[19]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[20]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[21]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[22]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[25]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[27]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[30]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[31]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[2] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[5] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[11] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[11] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[34]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[35]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[36]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[0] -deleted video_rect_read_data_m2/pos_data_d0[1]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[0] -deleted video_rect_read_data_m2/pos_data_d0[2]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[0] -deleted video_rect_read_data_m2/pos_data_d0[3]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[0] -deleted video_rect_read_data_m2/pos_data_d0[4]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[5] -deleted video_rect_read_data_m2/pos_data_d0[6]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[5] -deleted video_rect_read_data_m2/pos_data_d0[7]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[5] -deleted video_rect_read_data_m2/pos_data_d0[8]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[5] -deleted video_rect_read_data_m2/pos_data_d0[9]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[5] -deleted video_rect_read_data_m2/pos_data_d0[10]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[11] -deleted video_rect_read_data_m2/pos_data_d0[12]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[11] -deleted video_rect_read_data_m2/pos_data_d0[13]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[11] -deleted video_rect_read_data_m2/pos_data_d0[14]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d0[11] -deleted video_rect_read_data_m2/pos_data_d0[15]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[0] -deleted video_rect_read_data_m2/pos_data_d1[1]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[0] -deleted video_rect_read_data_m2/pos_data_d1[2]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[0] -deleted video_rect_read_data_m2/pos_data_d1[3]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[0] -deleted video_rect_read_data_m2/pos_data_d1[4]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[5] -deleted video_rect_read_data_m2/pos_data_d1[6]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[5] -deleted video_rect_read_data_m2/pos_data_d1[7]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[5] -deleted video_rect_read_data_m2/pos_data_d1[8]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[5] -deleted video_rect_read_data_m2/pos_data_d1[9]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[5] -deleted video_rect_read_data_m2/pos_data_d1[10]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[11] -deleted video_rect_read_data_m2/pos_data_d1[12]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[11] -deleted video_rect_read_data_m2/pos_data_d1[13]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[11] -deleted video_rect_read_data_m2/pos_data_d1[14]

pvf_reg_merging  -survived video_rect_read_data_m2/pos_data_d1[11] -deleted video_rect_read_data_m2/pos_data_d1[15]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[0] -deleted video_rect_read_data_m3/pos_data_d0[1]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[0] -deleted video_rect_read_data_m3/pos_data_d0[2]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[0] -deleted video_rect_read_data_m3/pos_data_d0[3]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[0] -deleted video_rect_read_data_m3/pos_data_d0[4]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[5] -deleted video_rect_read_data_m3/pos_data_d0[6]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[5] -deleted video_rect_read_data_m3/pos_data_d0[7]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[5] -deleted video_rect_read_data_m3/pos_data_d0[8]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[5] -deleted video_rect_read_data_m3/pos_data_d0[9]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[5] -deleted video_rect_read_data_m3/pos_data_d0[10]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[11] -deleted video_rect_read_data_m3/pos_data_d0[12]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[11] -deleted video_rect_read_data_m3/pos_data_d0[13]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[11] -deleted video_rect_read_data_m3/pos_data_d0[14]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d0[11] -deleted video_rect_read_data_m3/pos_data_d0[15]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[0] -deleted video_rect_read_data_m3/pos_data_d1[1]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[0] -deleted video_rect_read_data_m3/pos_data_d1[2]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[0] -deleted video_rect_read_data_m3/pos_data_d1[3]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[0] -deleted video_rect_read_data_m3/pos_data_d1[4]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[5] -deleted video_rect_read_data_m3/pos_data_d1[6]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[5] -deleted video_rect_read_data_m3/pos_data_d1[7]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[5] -deleted video_rect_read_data_m3/pos_data_d1[8]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[5] -deleted video_rect_read_data_m3/pos_data_d1[9]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[5] -deleted video_rect_read_data_m3/pos_data_d1[10]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[11] -deleted video_rect_read_data_m3/pos_data_d1[12]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[11] -deleted video_rect_read_data_m3/pos_data_d1[13]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[11] -deleted video_rect_read_data_m3/pos_data_d1[14]

pvf_reg_merging  -survived video_rect_read_data_m3/pos_data_d1[11] -deleted video_rect_read_data_m3/pos_data_d1[15]

pvf_reg_merging  -survived grid_display_m0/v_data[0] -deleted grid_display_m0/v_data[2]

pvf_reg_merging  -survived grid_display_m0/v_data[0] -deleted grid_display_m0/v_data[3]

pvf_reg_merging  -survived grid_display_m0/v_data[0] -deleted grid_display_m0/v_data[4]

pvf_reg_merging  -survived grid_display_m0/v_data[1] -deleted grid_display_m0/v_data[5]

pvf_reg_merging  -survived grid_display_m0/v_data[1] -deleted grid_display_m0/v_data[6]

pvf_reg_merging  -survived grid_display_m0/v_data[1] -deleted grid_display_m0/v_data[7]

pvf_reg_merging  -survived grid_display_m0/v_data[9] -deleted grid_display_m0/v_data[10]

pvf_reg_merging  -survived grid_display_m0/v_data[9] -deleted grid_display_m0/v_data[11]

pvf_reg_merging  -survived grid_display_m0/v_data[9] -deleted grid_display_m0/v_data[12]

pvf_reg_merging  -survived grid_display_m0/v_data[9] -deleted grid_display_m0/v_data[13]

pvf_reg_merging  -survived grid_display_m0/v_data[9] -deleted grid_display_m0/v_data[14]

pvf_reg_merging  -survived grid_display_m0/v_data[8] -deleted grid_display_m0/v_data[15]

pvf_reg_merging  -survived grid_display_m0/v_data[16] -deleted grid_display_m0/v_data[17]

pvf_reg_merging  -survived grid_display_m0/v_data[16] -deleted grid_display_m0/v_data[19]

pvf_reg_merging  -survived grid_display_m0/v_data[18] -deleted grid_display_m0/v_data[20]

pvf_reg_merging  -survived grid_display_m0/v_data[18] -deleted grid_display_m0/v_data[21]

pvf_reg_merging  -survived grid_display_m0/v_data[18] -deleted grid_display_m0/v_data[22]

pvf_reg_merging  -survived grid_display_m0/v_data[16] -deleted grid_display_m0/v_data[23]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[1]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[2]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[3]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[5]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[6]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[7]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[8]

pvf_reg_merging  -survived mem_read_arbi_m0/rd_burst_len[0] -deleted mem_read_arbi_m0/rd_burst_len[9]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[1]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[2]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[3]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[5]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[6]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[7]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[8]

pvf_reg_merging  -survived mem_write_arbi_m0/wr_burst_len[0] -deleted mem_write_arbi_m0/wr_burst_len[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[1] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[5]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[1] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[1] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[10]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[11]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[13]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[8] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[15]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[17]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[19]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[18] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[18] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[21]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[18] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d0[23]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[1] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[5]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[1] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[1] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[10]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[11]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[13]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[8] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[15]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[17]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[19]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[18] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[18] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[21]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[18] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived wav_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted wav_display_m0/timing_gen_xy_m0/i_data_d1[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[43]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[44]

pvf_reg_merging  -survived wav_display_m0/v_data[0] -deleted wav_display_m0/v_data[2]

pvf_reg_merging  -survived wav_display_m0/v_data[0] -deleted wav_display_m0/v_data[3]

pvf_reg_merging  -survived wav_display_m0/v_data[0] -deleted wav_display_m0/v_data[4]

pvf_reg_merging  -survived wav_display_m0/v_data[1] -deleted wav_display_m0/v_data[5]

pvf_reg_merging  -survived wav_display_m0/v_data[1] -deleted wav_display_m0/v_data[6]

pvf_reg_merging  -survived wav_display_m0/v_data[1] -deleted wav_display_m0/v_data[7]

pvf_reg_merging  -survived wav_display_m0/v_data[9] -deleted wav_display_m0/v_data[10]

pvf_reg_merging  -survived wav_display_m0/v_data[9] -deleted wav_display_m0/v_data[11]

pvf_reg_merging  -survived wav_display_m0/v_data[9] -deleted wav_display_m0/v_data[12]

pvf_reg_merging  -survived wav_display_m0/v_data[9] -deleted wav_display_m0/v_data[13]

pvf_reg_merging  -survived wav_display_m0/v_data[9] -deleted wav_display_m0/v_data[14]

pvf_reg_merging  -survived wav_display_m0/v_data[8] -deleted wav_display_m0/v_data[15]

pvf_reg_merging  -survived wav_display_m0/v_data[16] -deleted wav_display_m0/v_data[17]

pvf_reg_merging  -survived wav_display_m0/v_data[16] -deleted wav_display_m0/v_data[19]

pvf_reg_merging  -survived wav_display_m0/v_data[18] -deleted wav_display_m0/v_data[20]

pvf_reg_merging  -survived wav_display_m0/v_data[18] -deleted wav_display_m0/v_data[21]

pvf_reg_merging  -survived wav_display_m0/v_data[18] -deleted wav_display_m0/v_data[22]

pvf_reg_merging  -survived wav_display_m0/v_data[16] -deleted wav_display_m0/v_data[23]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[2]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[3]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[0] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[4]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[1] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[5]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[1] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[6]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[1] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[7]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[10]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[11]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[12]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[13]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[14]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[8] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[15]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[17]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[19]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[18] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[20]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[18] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[21]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[18] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[22]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d0[16] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d0[23]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[2]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[3]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[0] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[4]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[1] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[5]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[1] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[6]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[1] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[7]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[10]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[11]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[12]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[13]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[9] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[14]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[8] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[15]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[17]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[19]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[18] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[20]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[18] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[21]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[18] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[22]

pvf_reg_merging  -survived fft_display_m0/timing_gen_xy_m0/i_data_d1[16] -deleted fft_display_m0/timing_gen_xy_m0/i_data_d1[23]

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[15] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[9] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[9] 0

pvf_reg_constant mem_read_arbi_m0/rd_burst_len[0] 0

pvf_reg_constant mem_read_arbi_m0/read_state_reg[14] 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_len[0] 0

pvf_reg_constant mem_write_arbi_m0/write_state_reg[14] 0

pvf_reg_constant u_hdmi_data_in_1/u_video_scale_down/scaler_height[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[7] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[9] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[10] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[11] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[13] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[14] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[15] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[17] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[18] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[19] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[21] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[22] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[23] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[25] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[27] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[29] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[15] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[15] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_address[11] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_we_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] 0

pvf_reg_merging  -survived fft_display_m0/v_data[0] -deleted fft_display_m0/v_data[2]

pvf_reg_merging  -survived fft_display_m0/v_data[0] -deleted fft_display_m0/v_data[3]

pvf_reg_merging  -survived fft_display_m0/v_data[0] -deleted fft_display_m0/v_data[4]

pvf_reg_merging  -survived fft_display_m0/v_data[1] -deleted fft_display_m0/v_data[5]

pvf_reg_merging  -survived fft_display_m0/v_data[1] -deleted fft_display_m0/v_data[6]

pvf_reg_merging  -survived fft_display_m0/v_data[1] -deleted fft_display_m0/v_data[7]

pvf_reg_merging  -survived fft_display_m0/v_data[9] -deleted fft_display_m0/v_data[10]

pvf_reg_merging  -survived fft_display_m0/v_data[9] -deleted fft_display_m0/v_data[11]

pvf_reg_merging  -survived fft_display_m0/v_data[9] -deleted fft_display_m0/v_data[12]

pvf_reg_merging  -survived fft_display_m0/v_data[9] -deleted fft_display_m0/v_data[13]

pvf_reg_merging  -survived fft_display_m0/v_data[9] -deleted fft_display_m0/v_data[14]

pvf_reg_merging  -survived fft_display_m0/v_data[8] -deleted fft_display_m0/v_data[15]

pvf_reg_merging  -survived fft_display_m0/v_data[16] -deleted fft_display_m0/v_data[17]

pvf_reg_merging  -survived fft_display_m0/v_data[16] -deleted fft_display_m0/v_data[19]

pvf_reg_merging  -survived fft_display_m0/v_data[18] -deleted fft_display_m0/v_data[20]

pvf_reg_merging  -survived fft_display_m0/v_data[18] -deleted fft_display_m0/v_data[21]

pvf_reg_merging  -survived fft_display_m0/v_data[18] -deleted fft_display_m0/v_data[22]

pvf_reg_merging  -survived fft_display_m0/v_data[16] -deleted fft_display_m0/v_data[23]

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cs_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cas_n[1] 1

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_merging  -survived rstn_1ms[14] -deleted rstn_1ms[15]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived util_gmii_to_rgmii_m0/cnt_timer[26] -deleted util_gmii_to_rgmii_m0/cnt_timer[27]

pvf_reg_merging  -survived util_gmii_to_rgmii_m0/cnt_timer[26] -deleted util_gmii_to_rgmii_m0/cnt_timer[28]

pvf_reg_merging  -survived ad9280_sample_m0/wait_cnt[25] -deleted ad9280_sample_m0/wait_cnt[26]

pvf_reg_merging  -survived ad9280_sample_m0/wait_cnt[25] -deleted ad9280_sample_m0/wait_cnt[27]

pvf_reg_merging  -survived ad9280_sample_m0/wait_cnt[25] -deleted ad9280_sample_m0/wait_cnt[28]

pvf_reg_merging  -survived ad9280_sample_m0/wait_cnt[25] -deleted ad9280_sample_m0/wait_cnt[29]

pvf_reg_merging  -survived ad9280_sample_m0/wait_cnt[25] -deleted ad9280_sample_m0/wait_cnt[30]

pvf_reg_merging  -survived ad9280_sample_m0/wait_cnt[25] -deleted ad9280_sample_m0/wait_cnt[31]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[1]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[2]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[3]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[4]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[5]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[6]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr1[7]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[1]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[2]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[3]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[4]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[5]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[6]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[7]

pvf_reg_merging  -survived grid_display_m0/grid_x[4] -deleted grid_display_m0/grid_x[5]

pvf_reg_merging  -survived grid_display_m0/grid_x[4] -deleted grid_display_m0/grid_x[6]

pvf_reg_merging  -survived grid_display_m0/grid_x[4] -deleted grid_display_m0/grid_x[7]

pvf_reg_merging  -survived grid_display_m0/grid_x[4] -deleted grid_display_m0/grid_x[8]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[2]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[3]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[4]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[5]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[6]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[7]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[8]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[9]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[10]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[11]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[12]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[13]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[14]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[15]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[16]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[1]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[3]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[4]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[5]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[6]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[7]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[8]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[9]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[10]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[11]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[12]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[13]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[14]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[15]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_rx/fre_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[5]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[21]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[22]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[23]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[24]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[25]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_rx/twr_cnt[26]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted ms72xx_ctl/iic_dri_tx/fre_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[5]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[21]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[22]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[23]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[24]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[25]

pvf_reg_merging  -survived ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted ms72xx_ctl/iic_dri_tx/twr_cnt[26]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2]

pvf_reg_constant rstn_1ms[14] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[0] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/state_reg[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[2] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/AN_CS_reg[2] 0

pvf_reg_constant ad9280_sample_m0/sample_cnt[10] 0

pvf_reg_constant ad9280_sample_m0/wait_cnt[25] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[12] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[7] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[14] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[10] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr5[4] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_posedge 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[12] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[7] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[14] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[10] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr5[4] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_posedge 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr0[13] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr2[7] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr3[7] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_posedge 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[13] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[7] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr3[7] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/i_tx_rate_chng_posedge 0

pvf_reg_constant grid_display_m0/grid_x[4] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[1] 0

pvf_reg_constant mem_read_arbi_m0/read_state_reg[16] 0

pvf_reg_constant mem_write_arbi_m0/write_state_reg[15] 0

pvf_reg_constant mem_write_arbi_m0/write_state_reg[16] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/fre_cnt[5] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/twr_cnt[4] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/fre_cnt[5] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/twr_cnt[4] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[13] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE3_ENABLE.cntr3[13] 0

pvf_reg_constant util_gmii_to_rgmii_m0/cnt_timer[26] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_1_18b[0] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[0] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_r_for_y_18b[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_1_18b[1] 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_1_18b[2] 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_1_18b[3] 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_1_18b[4] 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_1_18b[5] 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_1_18b[6] 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_1_18b[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/update_req_r 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/count[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/count[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/count[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/count[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/count[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/count[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/count[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/count[7] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[1] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[2] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[4] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[5] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[6] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[7] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[9] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[11] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[12] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[13] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[14] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[15] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[0] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[2] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[5] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[6] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[7] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[9] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[11] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[12] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[13] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[14] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[15] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[2] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[8] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[9] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[10] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[11] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[12] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[13] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[17] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/trans_byte_max[3] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/trans_byte_max[3] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[6] 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_1_18b[13] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[1] 0

pvf_reg_constant mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_pass 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1:0]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[15:0] -deleted mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[15:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[13]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[1] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[13]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[13]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[13]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[13]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[13]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[5] -deleted u_aq_axi_master/reg_rd_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[5] -deleted u_aq_axi_master/reg_rd_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[5] -deleted u_aq_axi_master/reg_rd_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[9] -deleted u_aq_axi_master/reg_rd_len[10]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[5] -deleted u_aq_axi_master/reg_wr_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[5] -deleted u_aq_axi_master/reg_wr_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[5] -deleted u_aq_axi_master/reg_wr_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[9] -deleted u_aq_axi_master/reg_wr_len[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[13]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[13]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[13]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[13]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[2]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[3]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[4]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[5]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[6]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[8]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[9]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[10]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[11]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[12]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[13]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[3]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[5]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[7]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[14]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[3] -deleted mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[10]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_cke[1]

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[12] 0

pvf_reg_constant ms72xx_ctl/iic_dri_rx/trans_byte_max[1] 0

pvf_reg_constant ms72xx_ctl/iic_dri_tx/trans_byte_max[1] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[13] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[11] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[6] 0

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d0[18]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d0[19]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d0[20]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d0[21]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d0[22]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d0[23]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d0[0] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d0[24]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d1[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d1[19]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d1[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d1[20]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d1[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d1[21]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d1[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d1[22]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d1[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d1[23]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_d1[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_d1[24]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_latch[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_latch[19]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_latch[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_latch[20]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_latch[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_latch[21]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_latch[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_latch[22]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_latch[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_latch[23]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_read_m0/read_len_latch[18] -deleted frame_read_write_m1/frame_fifo_read_m0/read_len_latch[24]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/write_len_latch[18] -deleted frame_read_write_m1/frame_fifo_write_m0/write_len_latch[19]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/write_len_latch[18] -deleted frame_read_write_m1/frame_fifo_write_m0/write_len_latch[20]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/write_len_latch[18] -deleted frame_read_write_m1/frame_fifo_write_m0/write_len_latch[21]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/write_len_latch[18] -deleted frame_read_write_m1/frame_fifo_write_m0/write_len_latch[22]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/write_len_latch[18] -deleted frame_read_write_m1/frame_fifo_write_m0/write_len_latch[23]

pvf_reg_merging  -survived frame_read_write_m1/frame_fifo_write_m0/write_len_latch[18] -deleted frame_read_write_m1/frame_fifo_write_m0/write_len_latch[24]

pvf_reg_merging  -survived buf_u2_2_sfp1/rd_en_0_d2 -deleted buf_u2_2_sfp1/rd_en_1_d2

pvf_reg_merging  -survived buf_u2_2_sfp1/rd_en_0_d1 -deleted buf_u2_2_sfp1/rd_en_1_d1

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10:0] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[10] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[10]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10:0] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10:0] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10:0] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[10] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[10]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10:0] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10:0] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[9] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[9]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[8] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[8]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[7] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[7]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[6] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[6]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[5] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[5]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[4] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[4]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[3] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[3]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[2] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[2]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[0] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[9] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[9]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[8] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[8]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[6] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[6]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[4] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[4]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[2] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[2]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[1] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[1]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[0] -deleted buf_u2_2_sfp1/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[0]

pvf_reg_merging  -survived buf_u2_2_sfp1/rd_en_0_d2 -deleted buf_u2_2_sfp1/rd_en_2_d2

pvf_reg_merging  -survived buf_u2_2_sfp1/rd_en_0_d1 -deleted buf_u2_2_sfp1/rd_en_2_d1

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10:0] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[10] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[10]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10:0] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10:0] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10:0] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[10] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[10]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10:0] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10:0] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10:0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[9] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[9]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[8] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[8]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[7] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[7]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[6] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[6]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[5] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[5]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[4] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[4]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[3] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[3]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[2] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[2]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[0] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[0]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[9] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[9]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[8] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[8]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[6] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[6]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[4] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[4]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[2] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[2]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[1] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[1]

pvf_reg_merging  -survived buf_u2_2_sfp1/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[0] -deleted buf_u2_2_sfp1/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[0]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_pd_2 -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE3_ENABLE.o_lane_pd_3

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[13:0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE3_ENABLE.cntr3[13:0]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2 -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE3_ENABLE.o_lane_rst_3

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_clk_gen/tx_clk_12_5_en -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_clk_gen/tx_clk_12_5_en

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_clk_gen/tx_clk_12_5_cnt[3:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_clk_gen/tx_clk_12_5_cnt[3:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_tx_en_out -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_tx_en_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_tx_en_out -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_tx_en_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_tx_er_out -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_tx_er_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_tx_er_out -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_tx_er_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/lp_adv_ability_sync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_txsync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/sgmii_speed_rx_rec_sync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[15:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[15:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_ack -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_ack

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_strobe_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_strobe_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_strobe -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_strobe

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_ack_dly[1:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/xmit_sync/update_ack_dly[1:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_clk_gen/tx_clk_1_25_en -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_clk_gen/tx_clk_1_25_en

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_clk_gen/tx_clk_1_25_cnt[3:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_clk_gen/tx_clk_1_25_cnt[3:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[15:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[15:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[15:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/natual_output_without_bfp.u_index_new_p1_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_txd_out[7:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_txd_out[7:0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_txd_out[7:0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/gmii_txd_out[7:0]

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_constant gs_filter_m0/guass_reg1[0] 0

pvf_reg_constant rgb_to_ycbcr_m0/add_y_0_18b[17] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_r_for_y_18b[1] 0

pvf_reg_constant rgb_to_ycbcr_m0/mult_r_for_y_18b[2] 0

pvf_reg_constant u_hdmi_data_in_3/image_brightness_inst/g_out[8] 0

pvf_reg_constant fft_real[27] 0

pvf_reg_constant fft_real[28] 0

pvf_reg_constant fft_real[29] 0

pvf_reg_constant fft_real[30] 0

pvf_reg_constant fft_real[31] 0

pvf_reg_constant fft_imag[27] 0

pvf_reg_constant fft_imag[28] 0

pvf_reg_constant fft_imag[29] 0

pvf_reg_constant fft_imag[30] 0

pvf_reg_constant fft_imag[31] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[10] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[10] 0

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/g_out[0] -deleted u_hdmi_data_in_3/image_brightness_inst/g_out[6]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_brightness_inst/g_out[1] -deleted u_hdmi_data_in_3/image_brightness_inst/g_out[7]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_contrast_inst/data_r[8] -deleted u_hdmi_data_in_3/image_contrast_inst/data_r[14]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_contrast_inst/data_r[9] -deleted u_hdmi_data_in_3/image_contrast_inst/data_r[15]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_contrast_inst/g_data_d1[0] -deleted u_hdmi_data_in_3/image_contrast_inst/g_data_d1[6]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_contrast_inst/g_data_d1[1] -deleted u_hdmi_data_in_3/image_contrast_inst/g_data_d1[7]

pvf_reg_merging  -survived u_hdmi_data_in_3/image_contrast_inst/g_data_d1[6] -deleted u_hdmi_data_in_3/image_contrast_inst/g_data_d1[8]

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/o_twiddle_im[0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/o_twiddle_re[0] 0

pvf_reg_constant u_hdmi_data_in_3/image_contrast_inst/b_data_d1[8] 0

pvf_reg_constant u_hdmi_data_in_3/image_contrast_inst/g_data_d1[6] 0

pvf_reg_constant u_hdmi_data_in_3/image_contrast_inst/r_data_d1[8] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t4.u_comp_mult_t4/u_sreg_dly2/latency_equal_to_2.sreg[0][0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t4.u_comp_mult_t4/u_sreg_dly2/latency_equal_to_2.sreg[0][17] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t4.u_comp_mult_t4/u_sreg_dly2/latency_equal_to_2.sreg[1][0] 0

pvf_reg_constant u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t4.u_comp_mult_t4/u_sreg_dly2/latency_equal_to_2.sreg[1][17] 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[18]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[19]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[20]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[21]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[22]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[25]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[27]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[30]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[31]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[5]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[10]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[11]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[15]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[18]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[19]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[20]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[21]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[22]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[23]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[25]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[27]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[28]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[29]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[30]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[31]

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[0] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[0] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[1] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[10] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[10] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[4] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[4] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[3] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[4] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[3] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/state_reg[6] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/rate_change_on 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/rate_change_on 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[1] 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/lane_sync_en 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync_en 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_0_ff 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_0 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7] 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[17]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] 0

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[31]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[32]

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/update_cal_req 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[0] 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[1] 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[0] 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[1] 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/lane_sync 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_RATE[0] 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_RATE[1] 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/lane_sync 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_RATE[0] 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_RATE[1] 1

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_0_ff 0

pvf_reg_constant the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_0 0

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[8]

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[0] 0

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxk_dly -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxk_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxk_dly -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxk_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxk_dly -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxk_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxk_dly -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxk_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txk_dly -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txk_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txk_dly -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txk_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txk_dly -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txk_out

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txk_dly -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txk_out

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[7] 0

pvf_reg_constant qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[7] 0

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[9]

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[0] 0

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[4]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/min_ipg_sel[4]

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[0] 0

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[15] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[18]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[20]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[22]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[24]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[25]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[26]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[27]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[28]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[29]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[30]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txd_2[31]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[15] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[11] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[13]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata_en[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable_d

pvf_reg_merging  -survived Height_show[2] -deleted Width_show[6]

pvf_reg_merging  -survived Height_show[3] -deleted Width_show[8]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[17] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[17]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[5]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/control[12] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxd_dly[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxd_out[1]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxd_dly[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxd_out[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxd_dly[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxd_out[5]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxd_dly[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p3_pcs_rxd_out[6]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/rd_addr[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/wr_addr[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxd_dly[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxd_out[1]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxd_dly[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxd_out[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxd_dly[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxd_out[5]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxd_dly[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p0_pcs_rxd_out[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[10]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[15] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived rgb_to_ycbcr_m0/add_y_1_18b[12] -deleted u_hdmi_data_in_3/u_video_scale_down/scaler_height[0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[15] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txd_dly[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txd_out[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txd_dly[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txd_out[5]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txd_dly[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txd_out[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txd_dly[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txd_out[1]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txd_dly[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txd_out[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txd_dly[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txd_out[5]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txd_dly[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p2_pcs_txd_out[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txd_dly[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txd_out[1]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txd_dly[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txd_out[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txd_dly[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txd_out[5]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txd_dly[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p3_pcs_txd_out[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/im_addr[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/re_addr[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_6B[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_6B[1]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_6B[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_6B[1]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_6B[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/U_ips_sgmii_ge_rd_controller/dispin_6B[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[15] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/im_addr[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/re_addr[0]

pvf_reg_merging  -survived sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_en0 -deleted sobel_test_m0/Matrixe_3X3_m0/ycbcr_de_r[0]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txd_dly[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txd_out[1]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txd_dly[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txd_out[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txd_dly[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txd_out[5]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txd_dly[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p0_pcs_txd_out[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txd_dly[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_tx/U_qsgmii_tx_adapt/p1_pcs_txd_out[1]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[15] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[3] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/wr_enable_d

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxd_dly[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxd_out[1]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxd_dly[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxd_out[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxd_dly[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxd_out[5]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxd_dly[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p1_pcs_rxd_out[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/rx_data_dly1[9]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/rd_addr[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/wr_addr[0]

pvf_reg_merging  -survived u_udp_rx/rec_data[0] -deleted u_udp_rx/rec_data_m1[0]

pvf_reg_merging  -survived u_udp_rx/rec_data[1] -deleted u_udp_rx/rec_data_m1[1]

pvf_reg_merging  -survived u_udp_rx/rec_data[2] -deleted u_udp_rx/rec_data_m1[2]

pvf_reg_merging  -survived u_udp_rx/rec_data[3] -deleted u_udp_rx/rec_data_m1[3]

pvf_reg_merging  -survived u_udp_rx/rec_data[4] -deleted u_udp_rx/rec_data_m1[4]

pvf_reg_merging  -survived u_udp_rx/rec_data[5] -deleted u_udp_rx/rec_data_m1[5]

pvf_reg_merging  -survived u_udp_rx/rec_data[6] -deleted u_udp_rx/rec_data_m1[6]

pvf_reg_merging  -survived u_udp_rx/rec_data[7] -deleted u_udp_rx/rec_data_m1[7]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/rd_addr[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_drm.u_drm_sreg/wr_addr[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ck[0]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3]

pvf_reg_merging  -survived u_hdmi_data_in_1/u_video_scale_down/scaler_height[0] -deleted u_hdmi_data_in_1/u_video_scale_down/scaler_width[0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_d1[15] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_d1[15] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_up[14]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxd_dly[1] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxd_out[1]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxd_dly[3] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxd_out[3]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxd_dly[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxd_out[5]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxd_dly[6] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/U_qsgmii_rx/U_qsgmii_rx_adapt/p2_pcs_rxd_out[6]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/mr_adv_ability[0] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_manage_reg/sgmii_mode_reg

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/calib_done_r -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/im_addr[0] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/re_addr[0]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_m3/frame_fifo_read_m0/read_len_d0[12]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[0]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/txlane_rst_fsm_reg[0]

pvf_reg_merging  -survived the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[0] -deleted the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[0]

pvf_reg_merging  -survived u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_a[6] -deleted u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_distram.u_sin_distram_rom/o_rdata_b[6]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/data_buf[8]

pvf_reg_merging  -survived frame_read_write_m2/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_m3/frame_fifo_read_m0/read_len_d1[12]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/adv_ability_sync/des_data[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly1[10]

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1]

pvf_reg_merging  -survived height_m1[2] -deleted width_m1[6]

pvf_reg_merging  -survived height_m1[3] -deleted width_m1[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[10] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[10]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[9] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_rx_elastic_buffer/c2i_data_dly2[9]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[8]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[41]

pvf_reg_merging  -survived I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[42]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_auto_neg/tx_config_reg[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[2].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[3].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[8]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[7]

pvf_reg_merging  -survived qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[5] -deleted qsgmii_sfp1_lane0/U_qsgmii_core0/port[1].U_qsgmii_port/u_sgmii_lane0/U_ips_sgmii_ge_pcs_tx_sm/tx_config_reg_syn[8]

pvf_reg_constant mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[15] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_m2/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_m3/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_m1/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start 0

pvf_reg_constant mem_read_arbi_m0/rd_burst_addr[0] 0

pvf_reg_constant mem_read_arbi_m0/rd_burst_addr[1] 0

pvf_reg_constant mem_read_arbi_m0/rd_burst_addr[2] 0

pvf_reg_constant mem_read_arbi_m0/rd_burst_addr[3] 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_addr[0] 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_addr[1] 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_addr[2] 0

pvf_reg_constant mem_write_arbi_m0/wr_burst_addr[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[0] 1

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[5] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[6] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[7] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[8] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[5] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[6] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[7] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[8] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[13] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[14] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[15] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[15] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[16] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[16] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update2 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_req 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/update_done 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/ddrphy_update_done 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/wr_rem_flag 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[1] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[4] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] 0

pvf_reg_constant I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[5] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[1] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[2] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/double_wr 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[38] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[38] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[11] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[12] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_double_wr 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[3] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4] 0

pvf_reg_constant I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_double_wr 0

pvf_reg_merging  -survived mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[0] -deleted mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[16]

pvf_reg_merging  -survived I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2] -deleted I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2]

pvf_reg_merging  -survived i_txd_2[16] -deleted i_txk_2[0]
