/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_genet_ext.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/7/10 10:31p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri May  7 20:17:24 2010
 *                 MD5 Checksum         9170aeef162fecc7d1a70fbd8134c303
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7468/rdb/b0/bchp_genet_ext.h $
 * 
 * Hydra_Software_Devel/1   5/7/10 10:31p albertl
 * SW7468-226: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_GENET_EXT_H__
#define BCHP_GENET_EXT_H__

/***************************************************************************
 *GENET_EXT
 ***************************************************************************/
#define BCHP_GENET_EXT_PWR_MGNT                  0x00340080 /* EPHY Power Management Register */
#define BCHP_GENET_EXT_EMCG_CNTRL                0x00340084 /* ENDT EMCG Control Register */
#define BCHP_GENET_EXT_TEST_CNTRL                0x00340088 /* Test Control Register */
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL           0x0034008c /* RGMII OOB Control Register */
#define BCHP_GENET_EXT_RGMII_IB_STATUS           0x00340090 /* RGMII InBand Status Register */
#define BCHP_GENET_EXT_RGMII_LED_CNTRL           0x00340094 /* RGMII LED Control Register */
#define BCHP_GENET_EXT_GENET_PWR_MGMT            0x00340098 /* GENET Power Management Register */

/***************************************************************************
 *PWR_MGNT - EPHY Power Management Register
 ***************************************************************************/
/* GENET_EXT :: PWR_MGNT :: reserved0 [31:13] */
#define BCHP_GENET_EXT_PWR_MGNT_reserved0_MASK                     0xffffe000
#define BCHP_GENET_EXT_PWR_MGNT_reserved0_SHIFT                    13

/* GENET_EXT :: PWR_MGNT :: energy_det_mask [12:12] */
#define BCHP_GENET_EXT_PWR_MGNT_energy_det_mask_MASK               0x00001000
#define BCHP_GENET_EXT_PWR_MGNT_energy_det_mask_SHIFT              12

/* GENET_EXT :: PWR_MGNT :: reserved1 [11:09] */
#define BCHP_GENET_EXT_PWR_MGNT_reserved1_MASK                     0x00000e00
#define BCHP_GENET_EXT_PWR_MGNT_reserved1_SHIFT                    9

/* GENET_EXT :: PWR_MGNT :: reset_n [08:08] */
#define BCHP_GENET_EXT_PWR_MGNT_reset_n_MASK                       0x00000100
#define BCHP_GENET_EXT_PWR_MGNT_reset_n_SHIFT                      8

/* GENET_EXT :: PWR_MGNT :: reserved2 [07:06] */
#define BCHP_GENET_EXT_PWR_MGNT_reserved2_MASK                     0x000000c0
#define BCHP_GENET_EXT_PWR_MGNT_reserved2_SHIFT                    6

/* GENET_EXT :: PWR_MGNT :: iddq_from_phy [05:05] */
#define BCHP_GENET_EXT_PWR_MGNT_iddq_from_phy_MASK                 0x00000020
#define BCHP_GENET_EXT_PWR_MGNT_iddq_from_phy_SHIFT                5

/* GENET_EXT :: PWR_MGNT :: energy_det [04:04] */
#define BCHP_GENET_EXT_PWR_MGNT_energy_det_MASK                    0x00000010
#define BCHP_GENET_EXT_PWR_MGNT_energy_det_SHIFT                   4

/* GENET_EXT :: PWR_MGNT :: auto_pwr_dn_en_ld [03:03] */
#define BCHP_GENET_EXT_PWR_MGNT_auto_pwr_dn_en_ld_MASK             0x00000008
#define BCHP_GENET_EXT_PWR_MGNT_auto_pwr_dn_en_ld_SHIFT            3

/* GENET_EXT :: PWR_MGNT :: ext_pwr_down_phy [02:02] */
#define BCHP_GENET_EXT_PWR_MGNT_ext_pwr_down_phy_MASK              0x00000004
#define BCHP_GENET_EXT_PWR_MGNT_ext_pwr_down_phy_SHIFT             2

/* GENET_EXT :: PWR_MGNT :: ext_pwr_down_dll [01:01] */
#define BCHP_GENET_EXT_PWR_MGNT_ext_pwr_down_dll_MASK              0x00000002
#define BCHP_GENET_EXT_PWR_MGNT_ext_pwr_down_dll_SHIFT             1

/* GENET_EXT :: PWR_MGNT :: ext_pwr_down_bias [00:00] */
#define BCHP_GENET_EXT_PWR_MGNT_ext_pwr_down_bias_MASK             0x00000001
#define BCHP_GENET_EXT_PWR_MGNT_ext_pwr_down_bias_SHIFT            0

/***************************************************************************
 *EMCG_CNTRL - ENDT EMCG Control Register
 ***************************************************************************/
/* GENET_EXT :: EMCG_CNTRL :: reserved0 [31:05] */
#define BCHP_GENET_EXT_EMCG_CNTRL_reserved0_MASK                   0xffffffe0
#define BCHP_GENET_EXT_EMCG_CNTRL_reserved0_SHIFT                  5

/* GENET_EXT :: EMCG_CNTRL :: ephy_clk_sel [04:04] */
#define BCHP_GENET_EXT_EMCG_CNTRL_ephy_clk_sel_MASK                0x00000010
#define BCHP_GENET_EXT_EMCG_CNTRL_ephy_clk_sel_SHIFT               4

/* GENET_EXT :: EMCG_CNTRL :: reserved1 [03:01] */
#define BCHP_GENET_EXT_EMCG_CNTRL_reserved1_MASK                   0x0000000e
#define BCHP_GENET_EXT_EMCG_CNTRL_reserved1_SHIFT                  1

/* GENET_EXT :: EMCG_CNTRL :: ext_ck25_en [00:00] */
#define BCHP_GENET_EXT_EMCG_CNTRL_ext_ck25_en_MASK                 0x00000001
#define BCHP_GENET_EXT_EMCG_CNTRL_ext_ck25_en_SHIFT                0

/***************************************************************************
 *TEST_CNTRL - Test Control Register
 ***************************************************************************/
/* GENET_EXT :: TEST_CNTRL :: reserved0 [31:13] */
#define BCHP_GENET_EXT_TEST_CNTRL_reserved0_MASK                   0xffffe000
#define BCHP_GENET_EXT_TEST_CNTRL_reserved0_SHIFT                  13

/* GENET_EXT :: TEST_CNTRL :: reclock_en [12:12] */
#define BCHP_GENET_EXT_TEST_CNTRL_reclock_en_MASK                  0x00001000
#define BCHP_GENET_EXT_TEST_CNTRL_reclock_en_SHIFT                 12

/* GENET_EXT :: TEST_CNTRL :: ephy_scan_mode_en [11:11] */
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_scan_mode_en_MASK           0x00000800
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_scan_mode_en_SHIFT          11

/* GENET_EXT :: TEST_CNTRL :: ephy_test_mode [10:10] */
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_test_mode_MASK              0x00000400
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_test_mode_SHIFT             10

/* GENET_EXT :: TEST_CNTRL :: ephy_standalone_mode [09:09] */
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_standalone_mode_MASK        0x00000200
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_standalone_mode_SHIFT       9

/* GENET_EXT :: TEST_CNTRL :: ephy_dll_byp [08:08] */
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_dll_byp_MASK                0x00000100
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_dll_byp_SHIFT               8

/* GENET_EXT :: TEST_CNTRL :: ephy_dummy0 [07:07] */
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_dummy0_MASK                 0x00000080
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_dummy0_SHIFT                7

/* GENET_EXT :: TEST_CNTRL :: ephy_testen [06:06] */
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_testen_MASK                 0x00000040
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_testen_SHIFT                6

/* GENET_EXT :: TEST_CNTRL :: ephy_ext_test_mode [05:01] */
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_ext_test_mode_MASK          0x0000003e
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_ext_test_mode_SHIFT         1

/* GENET_EXT :: TEST_CNTRL :: ephy_reset [00:00] */
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_reset_MASK                  0x00000001
#define BCHP_GENET_EXT_TEST_CNTRL_ephy_reset_SHIFT                 0

/***************************************************************************
 *RGMII_OOB_CNTRL - RGMII OOB Control Register
 ***************************************************************************/
/* GENET_EXT :: RGMII_OOB_CNTRL :: reserved0 [31:17] */
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_reserved0_MASK              0xfffe0000
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_reserved0_SHIFT             17

/* GENET_EXT :: RGMII_OOB_CNTRL :: id_mode_dis [16:16] */
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_id_mode_dis_MASK            0x00010000
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_id_mode_dis_SHIFT           16

/* GENET_EXT :: RGMII_OOB_CNTRL :: txclk_dly [15:12] */
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_txclk_dly_MASK              0x0000f000
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_txclk_dly_SHIFT             12

/* GENET_EXT :: RGMII_OOB_CNTRL :: rxclk_dly [11:08] */
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_rxclk_dly_MASK              0x00000f00
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_rxclk_dly_SHIFT             8

/* GENET_EXT :: RGMII_OOB_CNTRL :: reserved1 [07:06] */
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_reserved1_MASK              0x000000c0
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_reserved1_SHIFT             6

/* GENET_EXT :: RGMII_OOB_CNTRL :: oob_dis [05:05] */
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_oob_dis_MASK                0x00000020
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_oob_dis_SHIFT               5

/* GENET_EXT :: RGMII_OOB_CNTRL :: link [04:04] */
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_link_MASK                   0x00000010
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_link_SHIFT                  4

/* GENET_EXT :: RGMII_OOB_CNTRL :: reserved2 [03:00] */
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_reserved2_MASK              0x0000000f
#define BCHP_GENET_EXT_RGMII_OOB_CNTRL_reserved2_SHIFT             0

/***************************************************************************
 *RGMII_IB_STATUS - RGMII InBand Status Register
 ***************************************************************************/
/* GENET_EXT :: RGMII_IB_STATUS :: reserved0 [31:04] */
#define BCHP_GENET_EXT_RGMII_IB_STATUS_reserved0_MASK              0xfffffff0
#define BCHP_GENET_EXT_RGMII_IB_STATUS_reserved0_SHIFT             4

/* GENET_EXT :: RGMII_IB_STATUS :: link [03:03] */
#define BCHP_GENET_EXT_RGMII_IB_STATUS_link_MASK                   0x00000008
#define BCHP_GENET_EXT_RGMII_IB_STATUS_link_SHIFT                  3

/* GENET_EXT :: RGMII_IB_STATUS :: duplex [02:02] */
#define BCHP_GENET_EXT_RGMII_IB_STATUS_duplex_MASK                 0x00000004
#define BCHP_GENET_EXT_RGMII_IB_STATUS_duplex_SHIFT                2

/* GENET_EXT :: RGMII_IB_STATUS :: speed [01:00] */
#define BCHP_GENET_EXT_RGMII_IB_STATUS_speed_MASK                  0x00000003
#define BCHP_GENET_EXT_RGMII_IB_STATUS_speed_SHIFT                 0

/***************************************************************************
 *RGMII_LED_CNTRL - RGMII LED Control Register
 ***************************************************************************/
/* GENET_EXT :: RGMII_LED_CNTRL :: rgmii_led_on_cyc_count [31:16] */
#define BCHP_GENET_EXT_RGMII_LED_CNTRL_rgmii_led_on_cyc_count_MASK 0xffff0000
#define BCHP_GENET_EXT_RGMII_LED_CNTRL_rgmii_led_on_cyc_count_SHIFT 16

/* GENET_EXT :: RGMII_LED_CNTRL :: rgmii_led_off_cyc_count [15:00] */
#define BCHP_GENET_EXT_RGMII_LED_CNTRL_rgmii_led_off_cyc_count_MASK 0x0000ffff
#define BCHP_GENET_EXT_RGMII_LED_CNTRL_rgmii_led_off_cyc_count_SHIFT 0

/***************************************************************************
 *GENET_PWR_MGMT - GENET Power Management Register
 ***************************************************************************/
/* GENET_EXT :: GENET_PWR_MGMT :: reserved0 [31:01] */
#define BCHP_GENET_EXT_GENET_PWR_MGMT_reserved0_MASK               0xfffffffe
#define BCHP_GENET_EXT_GENET_PWR_MGMT_reserved0_SHIFT              1

/* GENET_EXT :: GENET_PWR_MGMT :: ip_pwr_dwn_mode [00:00] */
#define BCHP_GENET_EXT_GENET_PWR_MGMT_ip_pwr_dwn_mode_MASK         0x00000001
#define BCHP_GENET_EXT_GENET_PWR_MGMT_ip_pwr_dwn_mode_SHIFT        0

#endif /* #ifndef BCHP_GENET_EXT_H__ */

/* End of File */
