INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/250319_Memory_FIFO_2/project_2/project_2.srcs/sim_1/new/sim_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
