$date
	Wed May 20 11:27:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_tb $end
$var wire 1 ! Z $end
$var reg 1 " CLK $end
$scope module myadd $end
$var wire 1 " CLK $end
$var reg 1 ! Z $end
$var reg 4 # count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 #
1"
1!
$end
#1
0"
#2
b10 #
1"
#3
0"
#4
b11 #
0!
1"
#5
0"
#6
1!
b100 #
1"
#7
0"
#8
b101 #
0!
1"
#9
0"
#10
b110 #
1"
#11
0"
#12
b111 #
1"
#13
0"
#14
1!
b1000 #
1"
#15
0"
#16
b1001 #
0!
1"
#17
0"
#18
1!
b0 #
1"
#19
0"
#20
b1 #
1"
#21
0"
#22
b10 #
1"
#23
0"
#24
b11 #
0!
1"
#25
0"
#26
1!
b100 #
1"
#27
0"
#28
b101 #
0!
1"
#29
0"
#30
b110 #
1"
#31
0"
#32
b111 #
1"
#33
0"
#34
1!
b1000 #
1"
#35
0"
#36
b1001 #
0!
1"
#37
0"
#38
1!
b0 #
1"
#39
0"
#40
b1 #
1"
#41
0"
#42
b10 #
1"
#43
0"
#44
b11 #
0!
1"
#45
0"
#46
1!
b100 #
1"
#47
0"
#48
b101 #
0!
1"
#49
0"
#50
b110 #
1"
#51
0"
#52
b111 #
1"
#53
0"
#54
1!
b1000 #
1"
#55
0"
#56
b1001 #
0!
1"
#57
0"
#58
1!
b0 #
1"
#59
0"
#60
b1 #
1"
#61
0"
#62
b10 #
1"
#63
0"
#64
b11 #
0!
1"
#65
0"
#66
1!
b100 #
1"
#67
0"
#68
b101 #
0!
1"
#69
0"
#70
b110 #
1"
#71
0"
#72
b111 #
1"
#73
0"
#74
1!
b1000 #
1"
#75
0"
#76
b1001 #
0!
1"
#77
0"
#78
1!
b0 #
1"
#79
0"
#80
b1 #
1"
#81
0"
#82
b10 #
1"
#83
0"
#84
b11 #
0!
1"
#85
0"
#86
1!
b100 #
1"
#87
0"
#88
b101 #
0!
1"
#89
0"
#90
b110 #
1"
#91
0"
#92
b111 #
1"
#93
0"
#94
1!
b1000 #
1"
#95
0"
#96
b1001 #
0!
1"
#97
0"
#98
1!
b0 #
1"
#99
0"
#100
b1 #
1"
