# verilog-65C02-fsm
A verilog model of the 65C02 CPU. The code is rewritten from scratch.

* Assumes synchronous memory
* Uses state machine rather than microcode
* Designed for simplicity, size and speed
* Reduced cycle count eliminates all unnecessary cycles
