INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/new/Top_Nika.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
