# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -e 100 -work One_bit_adder_dataflow -2002  $dsn/src/dataflow_1_bit_full_adder.vhd $dsn/src/tb_dataflow_1_bit_full_adder.vhd
# Compile Entity "dataflow_1_bit_full_adder"
# Compile Architecture "DataFlow" of Entity "dataflow_1_bit_full_adder"
# Compile Entity "tb_dataflow_1_bit_full_adder"
# Compile Architecture "Behavioral" of Entity "tb_dataflow_1_bit_full_adder"
# Top-level unit(s) detected:
# Entity => tb_dataflow_1_bit_full_adder
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_dataflow_1_bit_full_adder tb_dataflow_1_bit_full_adder behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6423 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location G:\Education\Programming\VHDL\Bit_Adders\One_bit_adder_dataflow\src\wave.asdb
#  10:36 PM, Sunday, July 21, 2024
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/tb_dataflow_1_bit_full_adder/A}
# add wave -noreg {/tb_dataflow_1_bit_full_adder/B}
# add wave -noreg {/tb_dataflow_1_bit_full_adder/Cin}
# add wave -noreg {/tb_dataflow_1_bit_full_adder/Sum}
# add wave -noreg {/tb_dataflow_1_bit_full_adder/Cout}
# VSIM: 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'G:/Education/Programming/VHDL/Bit_Adders/One_bit_adder_dataflow/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 180 ns
run 100 ns
# KERNEL: stopped at time: 280 ns
run 100 ns
# KERNEL: stopped at time: 380 ns
run 100 ns
# KERNEL: stopped at time: 480 ns
run 100 ns
# KERNEL: stopped at time: 580 ns
run 100 ns
# KERNEL: stopped at time: 680 ns
run 100 ns
# KERNEL: stopped at time: 780 ns
run 100 ns
# KERNEL: stopped at time: 880 ns
run 100 ns
# KERNEL: stopped at time: 980 ns
run 100 ns
# KERNEL: stopped at time: 1080 ns
run 100 ns
# KERNEL: stopped at time: 1180 ns
# add wave -noreg {/tb_dataflow_1_bit_full_adder/A}
# add wave -noreg {/tb_dataflow_1_bit_full_adder/B}
# add wave -noreg {/tb_dataflow_1_bit_full_adder/Cin}
# add wave -noreg {/tb_dataflow_1_bit_full_adder/Sum}
# add wave -noreg {/tb_dataflow_1_bit_full_adder/Cout}
# KERNEL: Warning: KERNEL_0291 Object "/tb_dataflow_1_bit_full_adder/A" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/tb_dataflow_1_bit_full_adder/B" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/tb_dataflow_1_bit_full_adder/Cin" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/tb_dataflow_1_bit_full_adder/Sum" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/tb_dataflow_1_bit_full_adder/Cout" has already been traced.
# VSIM: 0 object(s) traced.
# Waveform file 'untitled.awc' connected to 'G:/Education/Programming/VHDL/Bit_Adders/One_bit_adder_dataflow/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 1280 ns
run 100 ns
# KERNEL: stopped at time: 1380 ns
run 100 ns
# KERNEL: stopped at time: 1480 ns
run 100 ns
# KERNEL: stopped at time: 1580 ns
run 100 