# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../DS_test.srcs/sources_1/bd/design_1/ipshared/85a3" \
"ds_tb_func_synth.v" \
"../../../../../DS_test.srcs/sim_1/new/ds_tb.v" \

# Do not sort compile order
nosort
