Xilinx CoolRunner 64-Macrocell CPLD, 3.3V, VQFP-44
CPLD
https://www.xilinx.com/support/documentation/data_sheets/ds017.pdf


	        +-----------+
	    TDI |[ 1]   [44]| B2
	     B9 |[ 2]   [43]| B1
	    B10 |[ 3]   [42]| B0
	PORT_EN |[ 4]   [41]| VCC
	    B13 |[ 5]   [40]| CLC0/IN0
	    B14 |[ 6]   [39]| CLK1/IN1
	    TMS |[ 7]   [38]| CLK2/IN2
	     D1 |[ 8]   [37]| CLK3/IN3
	    VCC |[ 9]   [36]| GND
	     D3 |[10]   [35]| A0
	     D4 |[11]   [34]| A1
	     D8 |[12]   [33]| A7
	     D9 |[13]   [32]| TDO
	    D10 |[14]   [31]| A9
	    D11 |[15]   [30]| A10
	    GND |[16]   [29]| VCC
	    VCC |[17]   [28]| A13
	    C12 |[18]   [27]| A14
	    C11 |[19]   [26]| TCK
	    C10 |[20]   [25]| C1
	     C9 |[21]   [24]| GND
	     C8 |[22]   [23]| C3
	        +-----------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/CPLD_Xilinx.kicad_sym