#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b50e92bad0 .scope module, "test" "test" 2 6;
 .timescale -9 -11;
P_0x55b50e929850 .param/l "CLOCKS_PER_BIT" 0 2 12, +C4<00000000000000000000000001010110>;
P_0x55b50e929890 .param/l "CLOCK_FREQ" 0 2 10, +C4<00000000100110001001011010000000>;
P_0x55b50e9298d0 .param/l "CLOCK_PERIOD_NS" 0 2 11, +C4<00000000000000000000000001100100>;
L_0x55b50e8ba7d0 .functor BUFZ 1, v0x55b50e94baa0_0, C4<0>, C4<0>, C4<0>;
L_0x55b50e8f8ea0 .functor BUFZ 8, v0x55b50e94a680_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55b50e94dc70 .functor BUFZ 1, v0x55b50e94a820_0, C4<0>, C4<0>, C4<0>;
L_0x55b50e94de70 .functor AND 1, v0x55b50e94c650_0, L_0x55b50e94dd30, C4<1>, C4<1>;
L_0x55b50e94e000 .functor BUFZ 8, v0x55b50e919850_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55b50e94cce0_0 .var "clk", 0 0;
v0x55b50e94cda0_0 .net "data_available", 0 0, L_0x55b50e94dd30;  1 drivers
v0x55b50e94ce60_0 .var "input_tx_byte", 7 0;
v0x55b50e94cf30_0 .net "input_tx_data", 0 0, v0x55b50e94baa0_0;  1 drivers
v0x55b50e94d000_0 .net "input_tx_done", 0 0, L_0x55b50e8fc0d0;  1 drivers
v0x55b50e94d0a0_0 .var "input_tx_dv", 0 0;
v0x55b50e94d170_0 .net "ram_din", 7 0, L_0x55b50e8f8ea0;  1 drivers
v0x55b50e94d240_0 .net "ram_dout", 7 0, v0x55b50e919850_0;  1 drivers
v0x55b50e94d310_0 .var "ram_rd_addr", 8 0;
v0x55b50e94d3e0_0 .var "ram_wr_addr", 8 0;
v0x55b50e94d4b0_0 .net "ram_wr_en", 0 0, L_0x55b50e94dc70;  1 drivers
v0x55b50e94d580_0 .net "rx_byte", 7 0, v0x55b50e94a680_0;  1 drivers
v0x55b50e94d650_0 .net "rx_data", 0 0, L_0x55b50e8ba7d0;  1 drivers
v0x55b50e94d720_0 .net "rx_dv", 0 0, v0x55b50e94a820_0;  1 drivers
v0x55b50e94d7f0_0 .net "tx_byte", 7 0, L_0x55b50e94e000;  1 drivers
v0x55b50e94d8c0_0 .net "tx_data", 0 0, L_0x55b50e94e180;  1 drivers
v0x55b50e94d990_0 .net "tx_done", 0 0, v0x55b50e94c650_0;  1 drivers
v0x55b50e94da60_0 .net "tx_dv", 0 0, L_0x55b50e94de70;  1 drivers
E_0x55b50e8f9250 .event posedge, v0x55b50e94c590_0;
E_0x55b50e8f96b0 .event posedge, v0x55b50e94b4b0_0;
E_0x55b50e8fa6c0 .event posedge, v0x55b50e94a4b0_0;
L_0x55b50e94dd30 .cmp/ge 9, v0x55b50e94d3e0_0, v0x55b50e94d310_0;
S_0x55b50e92bc50 .scope module, "ram_inst" "ram" 2 45, 3 2 0, S_0x55b50e92bad0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "DIN"
    .port_info 1 /INPUT 9 "WR_ADDR"
    .port_info 2 /INPUT 1 "WR_EN"
    .port_info 3 /INPUT 1 "CLK"
    .port_info 4 /INPUT 9 "RD_ADDR"
    .port_info 5 /OUTPUT 8 "DOUT"
P_0x55b50e9276d0 .param/l "addr_width" 0 3 4, +C4<00000000000000000000000000001001>;
P_0x55b50e927710 .param/l "data_width" 0 3 5, +C4<00000000000000000000000000001000>;
v0x55b50e9243e0_0 .net "CLK", 0 0, v0x55b50e94cce0_0;  1 drivers
v0x55b50e927f20_0 .net "DIN", 7 0, L_0x55b50e8f8ea0;  alias, 1 drivers
v0x55b50e919850_0 .var "DOUT", 7 0;
v0x55b50e91d0c0_0 .net "RD_ADDR", 8 0, v0x55b50e94d310_0;  1 drivers
v0x55b50e91e770_0 .net "WR_ADDR", 8 0, v0x55b50e94d3e0_0;  1 drivers
v0x55b50e921f20_0 .net "WR_EN", 0 0, L_0x55b50e94dc70;  alias, 1 drivers
v0x55b50e949990 .array "mem", 0 511, 7 0;
E_0x55b50e92ad20 .event posedge, v0x55b50e9243e0_0;
S_0x55b50e949b10 .scope module, "rx" "uart_rx" 2 35, 4 6 0, S_0x55b50e92bad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SER_CLK"
    .port_info 1 /INPUT 1 "RX_SERIAL"
    .port_info 2 /OUTPUT 1 "RX_DV"
    .port_info 3 /OUTPUT 8 "RX_BYTE"
P_0x55b50e949d00 .param/l "CLEANUP" 0 4 23, C4<100>;
P_0x55b50e949d40 .param/l "CLKS_PER_BIT" 0 4 17, +C4<00000000000000000000000001010110>;
P_0x55b50e949d80 .param/l "DATA" 0 4 21, C4<010>;
P_0x55b50e949dc0 .param/l "IDLE" 0 4 19, C4<000>;
P_0x55b50e949e00 .param/l "START" 0 4 20, C4<001>;
P_0x55b50e949e40 .param/l "STOP" 0 4 22, C4<011>;
P_0x55b50e949e80 .param/l "UART_BAUD" 0 4 14, +C4<00000000000000000010010110000000>;
v0x55b50e94a200_0 .var "Bit_Idx", 2 0;
v0x55b50e94a2e0_0 .var "Clock_Count", 31 0;
v0x55b50e94a3c0_0 .net "RX_BYTE", 7 0, v0x55b50e94a680_0;  alias, 1 drivers
v0x55b50e94a4b0_0 .net "RX_DV", 0 0, v0x55b50e94a820_0;  alias, 1 drivers
v0x55b50e94a570_0 .net "RX_SERIAL", 0 0, L_0x55b50e8ba7d0;  alias, 1 drivers
v0x55b50e94a680_0 .var "Rx_Byte", 7 0;
v0x55b50e94a760_0 .var "Rx_Data", 0 0;
v0x55b50e94a820_0 .var "Rx_Dv", 0 0;
v0x55b50e94a8e0_0 .net "SER_CLK", 0 0, v0x55b50e94cce0_0;  alias, 1 drivers
v0x55b50e94a980_0 .var "State", 2 0;
S_0x55b50e94aaf0 .scope module, "uart_input" "uart_tx2" 2 23, 5 3 0, S_0x55b50e92bad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "TX_DV"
    .port_info 2 /INPUT 8 "TX_BYTE"
    .port_info 3 /OUTPUT 1 "TX_DATA"
    .port_info 4 /OUTPUT 1 "DONE"
P_0x55b50e94ac70 .param/l "CLEANUP" 0 5 20, C4<100>;
P_0x55b50e94acb0 .param/l "CLKS_PER_BIT" 0 5 14, +C4<00000000000000000000000001010110>;
P_0x55b50e94acf0 .param/l "DATA" 0 5 18, C4<010>;
P_0x55b50e94ad30 .param/l "IDLE" 0 5 16, C4<000>;
P_0x55b50e94ad70 .param/l "START" 0 5 17, C4<001>;
P_0x55b50e94adb0 .param/l "STOP" 0 5 19, C4<011>;
P_0x55b50e94adf0 .param/l "UART_BAUD" 0 5 11, +C4<00000000000000000010010110000000>;
L_0x55b50e8fc0d0 .functor BUFZ 1, v0x55b50e94b570_0, C4<0>, C4<0>, C4<0>;
v0x55b50e94b220_0 .var "Bit_Idx", 2 0;
v0x55b50e94b300_0 .net "CLK", 0 0, v0x55b50e94cce0_0;  alias, 1 drivers
v0x55b50e94b410_0 .var "Clock_Count", 31 0;
v0x55b50e94b4b0_0 .net "DONE", 0 0, L_0x55b50e8fc0d0;  alias, 1 drivers
v0x55b50e94b570_0 .var "Done", 0 0;
v0x55b50e94b680_0 .var "State", 2 0;
v0x55b50e94b760_0 .net "TX_BYTE", 7 0, v0x55b50e94ce60_0;  1 drivers
v0x55b50e94b840_0 .net "TX_DATA", 0 0, v0x55b50e94baa0_0;  alias, 1 drivers
v0x55b50e94b900_0 .net "TX_DV", 0 0, v0x55b50e94d0a0_0;  1 drivers
v0x55b50e94b9c0_0 .var "Tx_Byte", 7 0;
v0x55b50e94baa0_0 .var "Tx_Data", 0 0;
S_0x55b50e94bc00 .scope module, "uart_tx" "uart_tx2" 2 56, 5 3 0, S_0x55b50e92bad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "TX_DV"
    .port_info 2 /INPUT 8 "TX_BYTE"
    .port_info 3 /OUTPUT 1 "TX_DATA"
    .port_info 4 /OUTPUT 1 "DONE"
P_0x55b50e94bd80 .param/l "CLEANUP" 0 5 20, C4<100>;
P_0x55b50e94bdc0 .param/l "CLKS_PER_BIT" 0 5 14, +C4<00000000000000000000000001010110>;
P_0x55b50e94be00 .param/l "DATA" 0 5 18, C4<010>;
P_0x55b50e94be40 .param/l "IDLE" 0 5 16, C4<000>;
P_0x55b50e94be80 .param/l "START" 0 5 17, C4<001>;
P_0x55b50e94bec0 .param/l "STOP" 0 5 19, C4<011>;
P_0x55b50e94bf00 .param/l "UART_BAUD" 0 5 11, +C4<00000000000000000010010110000000>;
L_0x55b50e94e180 .functor BUFZ 1, v0x55b50e94cb80_0, C4<0>, C4<0>, C4<0>;
v0x55b50e94c320_0 .var "Bit_Idx", 2 0;
v0x55b50e94c400_0 .net "CLK", 0 0, v0x55b50e94cce0_0;  alias, 1 drivers
v0x55b50e94c4c0_0 .var "Clock_Count", 31 0;
v0x55b50e94c590_0 .net "DONE", 0 0, v0x55b50e94c650_0;  alias, 1 drivers
v0x55b50e94c650_0 .var "Done", 0 0;
v0x55b50e94c760_0 .var "State", 2 0;
v0x55b50e94c840_0 .net "TX_BYTE", 7 0, L_0x55b50e94e000;  alias, 1 drivers
v0x55b50e94c920_0 .net "TX_DATA", 0 0, L_0x55b50e94e180;  alias, 1 drivers
v0x55b50e94c9e0_0 .net "TX_DV", 0 0, L_0x55b50e94de70;  alias, 1 drivers
v0x55b50e94caa0_0 .var "Tx_Byte", 7 0;
v0x55b50e94cb80_0 .var "Tx_Data", 0 0;
    .scope S_0x55b50e94aaf0;
T_0 ;
    %wait E_0x55b50e92ad20;
    %load/vec4 v0x55b50e94b900_0;
    %load/vec4 v0x55b50e94b570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55b50e94b760_0;
    %assign/vec4 v0x55b50e94b9c0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b50e94aaf0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b50e94b9c0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x55b50e94aaf0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b50e94baa0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55b50e94aaf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b50e94b570_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55b50e94aaf0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b50e94b220_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x55b50e94aaf0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b50e94b410_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x55b50e94aaf0;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b50e94b680_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x55b50e94aaf0;
T_7 ;
    %wait E_0x55b50e92ad20;
    %load/vec4 v0x55b50e94b680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94b680_0, 0;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94b570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94b220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94b410_0, 0;
    %load/vec4 v0x55b50e94b900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b50e94b680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94b570_0, 0;
T_7.6 ;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94b570_0, 0;
    %load/vec4 v0x55b50e94b410_0;
    %cmpi/u 85, 0, 32;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0x55b50e94b410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b50e94b410_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94b410_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b50e94b680_0, 0;
T_7.9 ;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x55b50e94b9c0_0;
    %load/vec4 v0x55b50e94b220_0;
    %part/u 1;
    %assign/vec4 v0x55b50e94baa0_0, 0;
    %load/vec4 v0x55b50e94b410_0;
    %cmpi/u 85, 0, 32;
    %jmp/0xz  T_7.10, 5;
    %load/vec4 v0x55b50e94b410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b50e94b410_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94b410_0, 0;
    %load/vec4 v0x55b50e94b220_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v0x55b50e94b220_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55b50e94b220_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94b220_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55b50e94b680_0, 0;
T_7.13 ;
T_7.11 ;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94baa0_0, 0;
    %load/vec4 v0x55b50e94b410_0;
    %cmpi/u 85, 0, 32;
    %jmp/0xz  T_7.14, 5;
    %load/vec4 v0x55b50e94b410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b50e94b410_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94b680_0, 0;
T_7.15 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b50e949b10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b50e94a2e0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x55b50e949b10;
T_9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b50e94a200_0, 0, 3;
    %end;
    .thread T_9;
    .scope S_0x55b50e949b10;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b50e94a680_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x55b50e949b10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b50e94a820_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55b50e949b10;
T_12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b50e94a980_0, 0, 3;
    %end;
    .thread T_12;
    .scope S_0x55b50e949b10;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b50e94a760_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55b50e949b10;
T_14 ;
    %wait E_0x55b50e92ad20;
    %load/vec4 v0x55b50e94a570_0;
    %assign/vec4 v0x55b50e94a760_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55b50e949b10;
T_15 ;
    %wait E_0x55b50e92ad20;
    %load/vec4 v0x55b50e94a980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
    %jmp T_15.6;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94a820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94a2e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94a200_0, 0;
    %load/vec4 v0x55b50e94a760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
T_15.8 ;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v0x55b50e94a2e0_0;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_15.9, 4;
    %load/vec4 v0x55b50e94a760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.11, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94a2e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
T_15.11 ;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x55b50e94a2e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b50e94a2e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
T_15.10 ;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0x55b50e94a2e0_0;
    %cmpi/u 85, 0, 32;
    %jmp/0xz  T_15.13, 5;
    %load/vec4 v0x55b50e94a2e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b50e94a2e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
    %jmp T_15.14;
T_15.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94a2e0_0, 0;
    %load/vec4 v0x55b50e94a760_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55b50e94a200_0;
    %assign/vec4/off/d v0x55b50e94a680_0, 4, 5;
    %load/vec4 v0x55b50e94a200_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_15.15, 5;
    %load/vec4 v0x55b50e94a200_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55b50e94a200_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94a200_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
T_15.16 ;
T_15.14 ;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0x55b50e94a2e0_0;
    %cmpi/u 85, 0, 32;
    %jmp/0xz  T_15.17, 5;
    %load/vec4 v0x55b50e94a2e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b50e94a2e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
    %jmp T_15.18;
T_15.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94a820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94a2e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
T_15.18 ;
    %jmp T_15.6;
T_15.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94a820_0, 0;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55b50e92bc50;
T_16 ;
    %wait E_0x55b50e92ad20;
    %load/vec4 v0x55b50e921f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55b50e927f20_0;
    %load/vec4 v0x55b50e91e770_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b50e949990, 0, 4;
T_16.0 ;
    %load/vec4 v0x55b50e91d0c0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55b50e949990, 4;
    %assign/vec4 v0x55b50e919850_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55b50e94bc00;
T_17 ;
    %wait E_0x55b50e92ad20;
    %load/vec4 v0x55b50e94c9e0_0;
    %load/vec4 v0x55b50e94c650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55b50e94c840_0;
    %assign/vec4 v0x55b50e94caa0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55b50e94bc00;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b50e94caa0_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x55b50e94bc00;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b50e94cb80_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x55b50e94bc00;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b50e94c650_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x55b50e94bc00;
T_21 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b50e94c320_0, 0, 3;
    %end;
    .thread T_21;
    .scope S_0x55b50e94bc00;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b50e94c4c0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x55b50e94bc00;
T_23 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b50e94c760_0, 0, 3;
    %end;
    .thread T_23;
    .scope S_0x55b50e94bc00;
T_24 ;
    %wait E_0x55b50e92ad20;
    %load/vec4 v0x55b50e94c760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94c760_0, 0;
    %jmp T_24.5;
T_24.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94cb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94c650_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94c320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94c4c0_0, 0;
    %load/vec4 v0x55b50e94c9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b50e94c760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94c650_0, 0;
T_24.6 ;
    %jmp T_24.5;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94c650_0, 0;
    %load/vec4 v0x55b50e94c4c0_0;
    %cmpi/u 85, 0, 32;
    %jmp/0xz  T_24.8, 5;
    %load/vec4 v0x55b50e94c4c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b50e94c4c0_0, 0;
    %jmp T_24.9;
T_24.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94c4c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b50e94c760_0, 0;
T_24.9 ;
    %jmp T_24.5;
T_24.2 ;
    %load/vec4 v0x55b50e94caa0_0;
    %load/vec4 v0x55b50e94c320_0;
    %part/u 1;
    %assign/vec4 v0x55b50e94cb80_0, 0;
    %load/vec4 v0x55b50e94c4c0_0;
    %cmpi/u 85, 0, 32;
    %jmp/0xz  T_24.10, 5;
    %load/vec4 v0x55b50e94c4c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b50e94c4c0_0, 0;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b50e94c4c0_0, 0;
    %load/vec4 v0x55b50e94c320_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_24.12, 5;
    %load/vec4 v0x55b50e94c320_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55b50e94c320_0, 0;
    %jmp T_24.13;
T_24.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94c320_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55b50e94c760_0, 0;
T_24.13 ;
T_24.11 ;
    %jmp T_24.5;
T_24.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94cb80_0, 0;
    %load/vec4 v0x55b50e94c4c0_0;
    %cmpi/u 85, 0, 32;
    %jmp/0xz  T_24.14, 5;
    %load/vec4 v0x55b50e94c4c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b50e94c4c0_0, 0;
    %jmp T_24.15;
T_24.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b50e94c760_0, 0;
T_24.15 ;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55b50e92bad0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b50e94cce0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x55b50e92bad0;
T_26 ;
    %delay 50000, 0;
    %load/vec4 v0x55b50e94cce0_0;
    %nor/r;
    %assign/vec4 v0x55b50e94cce0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55b50e92bad0;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b50e94d0a0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x55b50e92bad0;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b50e94ce60_0, 0, 8;
    %end;
    .thread T_28;
    .scope S_0x55b50e92bad0;
T_29 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b50e94d3e0_0, 0, 9;
    %end;
    .thread T_29;
    .scope S_0x55b50e92bad0;
T_30 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55b50e94d310_0, 0, 9;
    %end;
    .thread T_30;
    .scope S_0x55b50e92bad0;
T_31 ;
    %wait E_0x55b50e8fa6c0;
    %load/vec4 v0x55b50e94d3e0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55b50e94d3e0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55b50e92bad0;
T_32 ;
    %wait E_0x55b50e8f9250;
    %load/vec4 v0x55b50e94cda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x55b50e94d310_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55b50e94d310_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55b50e92bad0;
T_33 ;
    %vpi_call 2 73 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b50e92bad0 {0 0 0};
    %wait E_0x55b50e92ad20;
    %wait E_0x55b50e92ad20;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x55b50e94ce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94d0a0_0, 0;
    %wait E_0x55b50e92ad20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94d0a0_0, 0;
    %wait E_0x55b50e8f96b0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x55b50e94ce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94d0a0_0, 0;
    %wait E_0x55b50e92ad20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94d0a0_0, 0;
    %wait E_0x55b50e8f96b0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x55b50e94ce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b50e94d0a0_0, 0;
    %wait E_0x55b50e92ad20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b50e94d0a0_0, 0;
    %wait E_0x55b50e8f9250;
    %delay 1000000000, 0;
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test.v";
    "ram.v";
    "uart_rx.v";
    "uart_tx2.v";
