C:\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe  -osyn  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\synwork\Ext10GenDvi_A_hdl_.srs  -top  Top  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\reveal_workspace\tmpreveal\Top_rvl_top.vhd  -log  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\syntax.log  -fileorder  C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\syntmp\hdlorder.tcl  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe -osyn ..\synwork\Ext10GenDvi_A_hdl_.srs -top Top -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\reveal_workspace\tmpreveal\Top_rvl_top.vhd -log ..\syntax.log -fileorder hdlorder.tcl -jobname "hdl_info_gen"
rc:0 success:1 runtime:0
file:..\synwork\Ext10GenDvi_A_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:..\reveal_workspace\tmpreveal\Top_rvl_top.vhd|io:i|time:1618493104|size:422677|exec:0|csum:D0C0774C67C37313D88FF5FA78F3AC55
file:..\syntax.log|io:o|time:1618493105|size:1185|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe|io:i|time:1603963122|size:6088192|exec:1|csum:65784030B81A37FDBF615E387BAB679B
