	processor pic18f248
	radix dec
	org 0x2000
	goto main
	org 0x2008
	goto _high
	org 0x2018
	goto _low

;---------------------------------------------------------
; Section: constants
;---------------------------------------------------------

POSTDEC0 equ 0xfed

PREINC0 equ 0xfec

FSR0H equ 0xfea

FSR0L equ 0xfe9

FSR1L equ 0xfe1

FSR2L equ 0xfd9

STATUS equ 0xfd8

;---------------------------------------------------------
; Section: code
;---------------------------------------------------------

handle_high
	return

handle_low
	return

_high
	movwf high_wtemp,0
	movff FSR0L,high_fsr0ltemp
	movff FSR0H,high_fsr0htemp
	movlw secstack_high
	movwf FSR0L,0
	clrf (FSR0L+1),0
	movff STATUS,PREINC0
	clrf PREINC0,0
	movff FSR1L,PREINC0
	movff (FSR1L+1),PREINC0
	movff FSR2L,PREINC0
	movff (FSR2L+1),PREINC0
	movlw secrstack_high
	movwf FSR2L,0
	clrf (FSR2L+1),0
	call handle_high
	movff POSTDEC0,(FSR2L+1)
	movff POSTDEC0,FSR2L
	movff POSTDEC0,(FSR1L+1)
	movff POSTDEC0,FSR1L
	movf POSTDEC0,0,0
	movff POSTDEC0,STATUS
	movff high_fsr0htemp,FSR0H
	movff high_fsr0ltemp,FSR0L
	movf high_wtemp,0,0
	retfie 0

_low
	movwf low_wtemp,0
	movff FSR0L,low_fsr0ltemp
	movff FSR0H,low_fsr0htemp
	movlw secstack_low
	movwf FSR0L,0
	clrf (FSR0L+1),0
	movff STATUS,PREINC0
	clrf PREINC0,0
	movff FSR1L,PREINC0
	movff (FSR1L+1),PREINC0
	movff FSR2L,PREINC0
	movff (FSR2L+1),PREINC0
	movlw secrstack_low
	movwf FSR2L,0
	clrf (FSR2L+1),0
	call handle_low
	movff POSTDEC0,(FSR2L+1)
	movff POSTDEC0,FSR2L
	movff POSTDEC0,(FSR1L+1)
	movff POSTDEC0,FSR1L
	movf POSTDEC0,0,0
	movff POSTDEC0,STATUS
	movff low_fsr0htemp,FSR0H
	movff low_fsr0ltemp,FSR0L
	movf low_wtemp,0,0
	retfie 0

main
	return

;---------------------------------------------------------
; Section: memory
;---------------------------------------------------------

high_wtemp equ 0x21

high_fsr0ltemp equ 0x22

high_fsr0htemp equ 0x23

secstack_high equ 0x24

secrstack_high equ 0x3a

low_wtemp equ 0x40

low_fsr0ltemp equ 0x41

low_fsr0htemp equ 0x42

secstack_low equ 0x43

secrstack_low equ 0x59

END
