### Week-1 Lab2 : Lab2 Introduction iverilog and gtkwave

* Lab2 Introduction iverilog gtkwave part1

   * Goto the directory called verilog_files, you will see the following. In this you will find several verilog designs with their corresponding Testbenches.

  <img width="1841" height="562" alt="image" src="https://github.com/user-attachments/assets/2c284865-3329-4e4b-8716-8273a298080a" />


   * Test the Multiplexor example: To compile type the command iverilog along with design file and its associated testbench file as shown below
 
     <img width="1311" height="117" alt="image" src="https://github.com/user-attachments/assets/23ab9094-9550-4dbc-8b99-9c99ac99f7aa" />
  
   * Once successfully compiled you will see a.out file created as shown below
     
     <img width="1726" height="355" alt="image" src="https://github.com/user-attachments/assets/29ede5dd-85b6-48c5-8433-e645f420dd09" />


