// Seed: 3427554019
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    output wor   id_2
);
  wire  id_4;
  tri0  id_5;
  uwire id_6;
  always @(posedge 1) begin
    id_5 = id_6;
  end
  assign id_2 = 1;
  tri0 id_7 = {id_6, 1, 1, id_7, 1, 1'b0 | 1};
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2
    , id_15,
    output tri0 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input wor id_8,
    input tri1 id_9
    , id_16,
    input supply1 id_10,
    output wand id_11,
    input tri1 id_12
    , id_17,
    output supply0 id_13
);
  assign id_1 = 1'd0;
  wire id_18;
  module_0(
      id_7, id_9, id_6
  );
  wire id_19, id_20, id_21, id_22;
endmodule
