--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28720019 paths analyzed, 1852 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.285ns.
--------------------------------------------------------------------------------
Slack:                  0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.188ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.188ns (3.367ns logic, 15.821ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.165ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.CMUX    Topac                 0.636   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.165ns (3.390ns logic, 15.775ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.112ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.DMUX    Topbd                 0.644   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.112ns (3.322ns logic, 15.790ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.092ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X6Y41.B4       net (fanout=25)       1.338   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[10]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.092ns (3.355ns logic, 15.737ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.089ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.DMUX    Topad                 0.667   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.089ns (3.345ns logic, 15.744ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.069ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.CMUX    Topac                 0.636   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X6Y41.B4       net (fanout=25)       1.338   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[10]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.069ns (3.378ns logic, 15.691ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.016ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.DMUX    Topbd                 0.644   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X6Y41.B4       net (fanout=25)       1.338   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[10]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.016ns (3.310ns logic, 15.706ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.993ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.DMUX    Topad                 0.667   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X6Y41.B4       net (fanout=25)       1.338   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[10]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.993ns (3.333ns logic, 15.660ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.927ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y53.A1      net (fanout=11)       3.420   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y53.A       Tilo                  0.235   generator_top/Sh15533
                                                       generator_top/Sh15534
    SLICE_X10Y43.C1      net (fanout=1)        1.602   generator_top/Sh15534
    SLICE_X10Y43.COUT    Topcyc                0.325   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15537
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.927ns (3.402ns logic, 15.525ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.904ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.CMUX    Topac                 0.636   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y53.A1      net (fanout=11)       3.420   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y53.A       Tilo                  0.235   generator_top/Sh15533
                                                       generator_top/Sh15534
    SLICE_X10Y43.C1      net (fanout=1)        1.602   generator_top/Sh15534
    SLICE_X10Y43.COUT    Topcyc                0.325   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15537
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.904ns (3.425ns logic, 15.479ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.921ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.BMUX    Tcinb                 0.277   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X11Y31.D3      net (fanout=27)       1.628   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X11Y31.D       Tilo                  0.259   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X9Y56.B1       net (fanout=25)       3.527   generator_top/Mmux_n024651
    SLICE_X9Y56.CLK      Tas                   0.373   M_generator_top_colsout[40]
                                                       generator_top/Mmux_n043051
                                                       generator_top/M_leftedcols_q_39
    -------------------------------------------------  ---------------------------
    Total                                     18.921ns (3.310ns logic, 15.611ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.898ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.CMUX    Topac                 0.636   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.BMUX    Tcinb                 0.277   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X11Y31.D3      net (fanout=27)       1.628   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X11Y31.D       Tilo                  0.259   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X9Y56.B1       net (fanout=25)       3.527   generator_top/Mmux_n024651
    SLICE_X9Y56.CLK      Tas                   0.373   M_generator_top_colsout[40]
                                                       generator_top/Mmux_n043051
                                                       generator_top/M_leftedcols_q_39
    -------------------------------------------------  ---------------------------
    Total                                     18.898ns (3.333ns logic, 15.565ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.851ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.DMUX    Topbd                 0.644   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y53.A1      net (fanout=11)       3.420   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y53.A       Tilo                  0.235   generator_top/Sh15533
                                                       generator_top/Sh15534
    SLICE_X10Y43.C1      net (fanout=1)        1.602   generator_top/Sh15534
    SLICE_X10Y43.COUT    Topcyc                0.325   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15537
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.851ns (3.357ns logic, 15.494ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.843ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.B3      net (fanout=3)        0.420   generator_top/M_rng_out[1]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.843ns (3.367ns logic, 15.476ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  1.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.831ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y53.A1      net (fanout=11)       3.420   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y53.A       Tilo                  0.235   generator_top/Sh15533
                                                       generator_top/Sh15534
    SLICE_X10Y43.C1      net (fanout=1)        1.602   generator_top/Sh15534
    SLICE_X10Y43.COUT    Topcyc                0.325   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15537
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X6Y41.B4       net (fanout=25)       1.338   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[10]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.831ns (3.390ns logic, 15.441ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.828ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.DMUX    Topad                 0.667   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y53.A1      net (fanout=11)       3.420   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y53.A       Tilo                  0.235   generator_top/Sh15533
                                                       generator_top/Sh15534
    SLICE_X10Y43.C1      net (fanout=1)        1.602   generator_top/Sh15534
    SLICE_X10Y43.COUT    Topcyc                0.325   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15537
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.828ns (3.380ns logic, 15.448ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.814ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.BX      net (fanout=5)        0.664   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Taxc                  0.340   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.814ns (3.094ns logic, 15.720ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.845ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.DMUX    Topbd                 0.644   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.BMUX    Tcinb                 0.277   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X11Y31.D3      net (fanout=27)       1.628   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X11Y31.D       Tilo                  0.259   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X9Y56.B1       net (fanout=25)       3.527   generator_top/Mmux_n024651
    SLICE_X9Y56.CLK      Tas                   0.373   M_generator_top_colsout[40]
                                                       generator_top/Mmux_n043051
                                                       generator_top/M_leftedcols_q_39
    -------------------------------------------------  ---------------------------
    Total                                     18.845ns (3.265ns logic, 15.580ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.808ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.CMUX    Topac                 0.636   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y53.A1      net (fanout=11)       3.420   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y53.A       Tilo                  0.235   generator_top/Sh15533
                                                       generator_top/Sh15534
    SLICE_X10Y43.C1      net (fanout=1)        1.602   generator_top/Sh15534
    SLICE_X10Y43.COUT    Topcyc                0.325   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15537
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X6Y41.B4       net (fanout=25)       1.338   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[10]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.808ns (3.413ns logic, 15.395ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  1.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.838ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.323 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X11Y31.B5      net (fanout=17)       2.184   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[6]
    SLICE_X11Y31.B       Tilo                  0.259   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0247411
    SLICE_X4Y54.A3       net (fanout=25)       2.910   generator_top/Mmux_n024741
    SLICE_X4Y54.CLK      Tas                   0.339   M_generator_top_colsout[25]
                                                       generator_top/Mmux_n044741
                                                       generator_top/M_leftedcols_q_22
    -------------------------------------------------  ---------------------------
    Total                                     18.838ns (3.288ns logic, 15.550ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.790ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.AMUX    Topaa                 0.449   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.B3       net (fanout=1)        0.647   generator_top/Maddsub_n0713_Madd_31
    SLICE_X8Y48.COUT     Topcyb                0.483   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<3>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.790ns (3.374ns logic, 15.416ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  1.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.822ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.DMUX    Topad                 0.667   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.BMUX    Tcinb                 0.277   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X11Y31.D3      net (fanout=27)       1.628   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[5]
    SLICE_X11Y31.D       Tilo                  0.259   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X9Y56.B1       net (fanout=25)       3.527   generator_top/Mmux_n024651
    SLICE_X9Y56.CLK      Tas                   0.373   M_generator_top_colsout[40]
                                                       generator_top/Mmux_n043051
                                                       generator_top/M_leftedcols_q_39
    -------------------------------------------------  ---------------------------
    Total                                     18.822ns (3.288ns logic, 15.534ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.815ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.323 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.A2      net (fanout=3)        0.719   generator_top/M_rng_out[1]
    SLICE_X10Y48.CMUX    Topac                 0.636   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X11Y31.B5      net (fanout=17)       2.184   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[6]
    SLICE_X11Y31.B       Tilo                  0.259   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0247411
    SLICE_X4Y54.A3       net (fanout=25)       2.910   generator_top/Mmux_n024741
    SLICE_X4Y54.CLK      Tas                   0.339   M_generator_top_colsout[25]
                                                       generator_top/Mmux_n044741
                                                       generator_top/M_leftedcols_q_22
    -------------------------------------------------  ---------------------------
    Total                                     18.815ns (3.311ns logic, 15.504ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  1.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.767ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.B3      net (fanout=3)        0.420   generator_top/M_rng_out[1]
    SLICE_X10Y48.DMUX    Topbd                 0.644   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.767ns (3.322ns logic, 15.445ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.755ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.DMUX    Topbd                 0.644   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y53.A1      net (fanout=11)       3.420   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y53.A       Tilo                  0.235   generator_top/Sh15533
                                                       generator_top/Sh15534
    SLICE_X10Y43.C1      net (fanout=1)        1.602   generator_top/Sh15534
    SLICE_X10Y43.COUT    Topcyc                0.325   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15537
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X6Y41.B4       net (fanout=25)       1.338   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[10]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.755ns (3.345ns logic, 15.410ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.750ns (Levels of Logic = 11)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.A4      net (fanout=5)        0.304   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Topac                 0.636   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<3>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.750ns (3.390ns logic, 15.360ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_1 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.747ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_1 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_1
    SLICE_X10Y48.B3      net (fanout=3)        0.420   generator_top/M_rng_out[1]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X6Y41.B4       net (fanout=25)       1.338   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[10]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.747ns (3.355ns logic, 15.392ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.781ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.DMUX    Tcind                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X11Y31.D5      net (fanout=21)       1.476   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[7]
    SLICE_X11Y31.D       Tilo                  0.259   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0246511
    SLICE_X9Y56.B1       net (fanout=25)       3.527   generator_top/Mmux_n024651
    SLICE_X9Y56.CLK      Tas                   0.373   M_generator_top_colsout[40]
                                                       generator_top/Mmux_n043051
                                                       generator_top/M_leftedcols_q_39
    -------------------------------------------------  ---------------------------
    Total                                     18.781ns (3.322ns logic, 15.459ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.771ns (Levels of Logic = 9)
  Clock Path Skew:      -0.028ns (0.312 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.B2      net (fanout=5)        0.765   generator_top/M_rng_out[2]
    SLICE_X10Y48.CMUX    Topbc                 0.613   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_lut<4>
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y48.D2       net (fanout=1)        1.006   generator_top/Maddsub_n0713_Madd_51
    SLICE_X8Y48.COUT     Topcyd                0.312   generator_top/Maddsub_n0713_Madd2_cy[5]
                                                       generator_top/Maddsub_n0713_Madd2_lut<5>
                                                       generator_top/Maddsub_n0713_Madd2_cy<5>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   generator_top/Maddsub_n0713_Madd2_cy[5]
    SLICE_X8Y49.AMUX     Tcina                 0.220   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.CMUX    Tcinc                 0.289   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X11Y31.B5      net (fanout=17)       2.184   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[6]
    SLICE_X11Y31.B       Tilo                  0.259   M_generator_top_colsout[191]
                                                       generator_top/Mmux_n0247411
    SLICE_X9Y56.A5       net (fanout=25)       2.809   generator_top/Mmux_n024741
    SLICE_X9Y56.CLK      Tas                   0.373   M_generator_top_colsout[40]
                                                       generator_top/Mmux_n043141
                                                       generator_top/M_leftedcols_q_38
    -------------------------------------------------  ---------------------------
    Total                                     18.771ns (3.322ns logic, 15.449ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator_top/rng/M_temp_q_2 (FF)
  Destination:          generator_top/M_leftedcols_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.735ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.652 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator_top/rng/M_temp_q_2 to generator_top/M_leftedcols_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.CQ      Tcko                  0.476   generator_top/M_rng_out[1]
                                                       generator_top/rng/M_temp_q_2
    SLICE_X10Y48.BX      net (fanout=5)        0.664   generator_top/M_rng_out[2]
    SLICE_X10Y48.DMUX    Tbxd                  0.368   generator_top/M_rng_out[1]
                                                       generator_top/Maddsub_n0713_Madd1_cy<5>
    SLICE_X8Y49.A1       net (fanout=1)        0.978   generator_top/Maddsub_n0713_Madd1_cy[5]
    SLICE_X8Y49.AMUX     Topaa                 0.456   generator_top/Maddsub_n0713_Madd2_cy[6]
                                                       generator_top/Maddsub_n0713_Madd2_lut<6>
                                                       generator_top/Maddsub_n0713_Madd2_cy<6>
    SLICE_X8Y34.C4       net (fanout=140)      3.361   generator_top/Maddsub_n0713_6
    SLICE_X8Y34.C        Tilo                  0.255   generator_top/N574
                                                       generator_top/Maddsub_n0713_Madd_xor<6>12_1
    SLICE_X14Y55.A1      net (fanout=11)       3.633   generator_top/Maddsub_n0713_Madd_xor<6>12
    SLICE_X14Y55.A       Tilo                  0.235   generator_top/Sh15542
                                                       generator_top/Sh15543
    SLICE_X10Y43.D4      net (fanout=1)        1.685   generator_top/Sh15543
    SLICE_X10Y43.COUT    Topcyd                0.290   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
                                                       generator_top/Sh15546
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<3>
    SLICE_X10Y44.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[3]
    SLICE_X10Y44.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<7>
    SLICE_X10Y45.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[7]
    SLICE_X10Y45.COUT    Tbyp                  0.091   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy<11>
    SLICE_X10Y46.CIN     net (fanout=1)        0.003   generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_cy[11]
    SLICE_X10Y46.AMUX    Tcina                 0.210   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[13]
                                                       generator_top/Madd_M_leftedcols_q[223]_GND_17_o_add_4_OUT_xor<13>
    SLICE_X6Y41.B3       net (fanout=39)       1.419   generator_top/M_leftedcols_q[223]_GND_17_o_add_4_OUT[12]
    SLICE_X6Y41.B        Tilo                  0.235   M_generator_top_colsout[117]
                                                       generator_top/Mmux_n0249411
    SLICE_X12Y57.C1      net (fanout=23)       3.940   generator_top/Mmux_n024941
    SLICE_X12Y57.CLK     Tas                   0.339   M_generator_top_colsout[5]
                                                       generator_top/Mmux_n046541
                                                       generator_top/M_leftedcols_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.735ns (3.046ns logic, 15.689ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_0/CLK0
  Logical resource: ld/M_aSignal_q_0/CK0
  Location pin: OLOGIC_X9Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_1/CLK0
  Logical resource: ld/M_aSignal_q_1/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_2/CLK0
  Logical resource: ld/M_aSignal_q_2/CK0
  Location pin: OLOGIC_X12Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_3/CLK0
  Logical resource: ld/M_aSignal_q_3/CK0
  Location pin: OLOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_4/CLK0
  Logical resource: ld/M_aSignal_q_4/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_5/CLK0
  Logical resource: ld/M_aSignal_q_5/CK0
  Location pin: OLOGIC_X12Y25.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_6/CLK0
  Logical resource: ld/M_aSignal_q_6/CK0
  Location pin: OLOGIC_X12Y29.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_7/CLK0
  Logical resource: ld/M_aSignal_q_7/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_8/CLK0
  Logical resource: ld/M_aSignal_q_8/CK0
  Location pin: OLOGIC_X12Y33.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_0/CLK0
  Logical resource: ld/M_cSignal_q_0/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_9/CLK0
  Logical resource: ld/M_aSignal_q_9/CK0
  Location pin: OLOGIC_X12Y35.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_1/CLK0
  Logical resource: ld/M_cSignal_q_1/CK0
  Location pin: OLOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_2/CLK0
  Logical resource: ld/M_cSignal_q_2/CK0
  Location pin: OLOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_3/CLK0
  Logical resource: ld/M_cSignal_q_3/CK0
  Location pin: OLOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_4/CLK0
  Logical resource: ld/M_cSignal_q_4/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_5/CLK0
  Logical resource: ld/M_cSignal_q_5/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_6/CLK0
  Logical resource: ld/M_cSignal_q_6/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_7/CLK0
  Logical resource: ld/M_cSignal_q_7/CK0
  Location pin: OLOGIC_X12Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_8/CLK0
  Logical resource: ld/M_cSignal_q_8/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_9/CLK0
  Logical resource: ld/M_cSignal_q_9/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_10/CLK0
  Logical resource: ld/M_aSignal_q_10/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_11/CLK0
  Logical resource: ld/M_aSignal_q_11/CK0
  Location pin: OLOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_12/CLK0
  Logical resource: ld/M_aSignal_q_12/CK0
  Location pin: OLOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_13/CLK0
  Logical resource: ld/M_aSignal_q_13/CK0
  Location pin: OLOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_14/CLK0
  Logical resource: ld/M_aSignal_q_14/CK0
  Location pin: OLOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_aSignal_q_15/CLK0
  Logical resource: ld/M_aSignal_q_15/CK0
  Location pin: OLOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_10/CLK0
  Logical resource: ld/M_cSignal_q_10/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_11/CLK0
  Logical resource: ld/M_cSignal_q_11/CK0
  Location pin: OLOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_12/CLK0
  Logical resource: ld/M_cSignal_q_12/CK0
  Location pin: OLOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.285|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28720019 paths, 0 nets, and 6237 connections

Design statistics:
   Minimum period:  19.285ns{1}   (Maximum frequency:  51.854MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec  5 21:34:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



