

================================================================
== Vivado HLS Report for 'imf3'
================================================================
* Date:           Sat Oct  5 07:11:45 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        duc_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.71|     2.519|        0.34|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x) nounwind" [imf3.c:5]   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2_load = load i6* @i_2, align 1" [imf3.c:23]   --->   Operation 7 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.71ns)   --->   "%icmp_ln23 = icmp eq i6 %i_2_load, 0" [imf3.c:23]   --->   Operation 8 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_1_load = load i18* @in_1, align 4" [imf3.c:30]   --->   Operation 9 'load' 'in_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "br i1 %icmp_ln23, label %1, label %._crit_edge_ifconv" [imf3.c:23]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i18 %x_read, i18* @in_1, align 4" [imf3.c:24]   --->   Operation 11 'store' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "br label %._crit_edge_ifconv" [imf3.c:25]   --->   Operation 12 'br' <Predicate = (icmp_ln23)> <Delay = 0.73>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %i_2_load to i64" [imf3.c:30]   --->   Operation 13 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_5_0_addr = getelementptr [6 x i18]* @c_5_0, i64 0, i64 %zext_ln30" [imf3.c:30]   --->   Operation 14 'getelementptr' 'c_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.29ns)   --->   "%c_5_0_load = load i18* %c_5_0_addr, align 8" [imf3.c:30]   --->   Operation 15 'load' 'c_5_0_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 6> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_5_1_addr = getelementptr [6 x i1]* @c_5_1, i64 0, i64 %zext_ln30" [imf3.c:31]   --->   Operation 16 'getelementptr' 'c_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.29ns)   --->   "%c_5_1_load = load i1* %c_5_1_addr, align 1" [imf3.c:31]   --->   Operation 17 'load' 'c_5_1_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 6> <ROM>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%d_assign = phi i18 [ %x_read, %1 ], [ %in_1_load, %0 ]" [imf3.c:5]   --->   Operation 18 'phi' 'd_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.29ns)   --->   "%c_5_0_load = load i18* %c_5_0_addr, align 8" [imf3.c:30]   --->   Operation 19 'load' 'c_5_0_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 6> <ROM>
ST_2 : Operation 20 [1/2] (1.29ns)   --->   "%c_5_1_load = load i1* %c_5_1_addr, align 1" [imf3.c:31]   --->   Operation 20 'load' 'c_5_1_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 6> <ROM>

State 3 <SV = 2> <Delay = 2.51>
ST_3 : Operation 21 [1/1] (0.84ns)   --->   "%inc = add i6 1, %i_2_load" [imf3.c:26]   --->   Operation 21 'add' 'inc' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = load i6* @j, align 1" [imf3.c:28]   --->   Operation 22 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ch_4 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %p_Val2_s, i32 3)" [imf3.c:28]   --->   Operation 23 'bitselect' 'ch_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_4)" [imf3.c:30]   --->   Operation 24 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i7 %tmp_3 to i64" [imf3.c:30]   --->   Operation 25 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_p0_addr = getelementptr [12 x i38]* @shift_reg_p0, i64 0, i64 %zext_ln30_1" [imf3.c:30]   --->   Operation 26 'getelementptr' 'shift_reg_p0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_p1_addr = getelementptr [12 x i38]* @shift_reg_p1, i64 0, i64 %zext_ln30_1" [imf3.c:31]   --->   Operation 27 'getelementptr' 'shift_reg_p1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.73ns)   --->   "%shift_reg_p0_load = load i38* %shift_reg_p0_addr, align 8" [imf3.c:30]   --->   Operation 28 'load' 'shift_reg_p0_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i18 %c_5_0_load to i36" [mac.c:46->imf3.c:30]   --->   Operation 29 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i18 %d_assign to i36" [mac.c:46->imf3.c:30]   --->   Operation 30 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.51ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln46, %sext_ln46_1" [mac.c:46->imf3.c:30]   --->   Operation 31 'mul' 'm' <Predicate = true> <Delay = 2.51> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.51> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [2/2] (0.73ns)   --->   "%shift_reg_p1_load = load i38* %shift_reg_p1_addr, align 8" [imf3.c:31]   --->   Operation 32 'load' 'shift_reg_p1_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 1.44>
ST_4 : Operation 33 [1/1] (0.71ns)   --->   "%icmp_ln30 = icmp eq i6 %i_2_load, 5" [imf3.c:30]   --->   Operation 33 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/2] (0.73ns)   --->   "%shift_reg_p0_load = load i38* %shift_reg_p0_addr, align 8" [imf3.c:30]   --->   Operation 34 'load' 'shift_reg_p0_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i18 %d_assign to i35" [mac.c:46->imf3.c:30]   --->   Operation 35 'sext' 'sext_ln46_2' <Predicate = (c_5_1_load)> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln46, %sext_ln46_1" [mac.c:46->imf3.c:30]   --->   Operation 36 'mul' 'm' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.51> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i36 %m to i35" [imf3.c:30]   --->   Operation 37 'trunc' 'trunc_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.73ns)   --->   "%shift_reg_p1_load = load i38* %shift_reg_p1_addr, align 8" [imf3.c:31]   --->   Operation 38 'load' 'shift_reg_p1_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %d_assign, i17 0)" [mac.c:46->imf3.c:31]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = (c_5_1_load)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.15ns)   --->   "%sub_ln46 = sub i35 %shl_ln, %sext_ln46_2" [mac.c:46->imf3.c:31]   --->   Operation 40 'sub' 'sub_ln46' <Predicate = (c_5_1_load)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.29ns)   --->   "%m_1 = select i1 %c_5_1_load, i35 %sub_ln46, i35 0" [mac.c:46->imf3.c:31]   --->   Operation 41 'select' 'm_1' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%init_2_load = load i1* @init_2, align 1" [imf3.c:30]   --->   Operation 42 'load' 'init_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.14ns)   --->   "%or_ln30 = or i1 %init_2_load, %icmp_ln30" [imf3.c:30]   --->   Operation 43 'or' 'or_ln30' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_2_load, i1 %ch_4)" [imf3.c:33]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %tmp to i64" [imf3.c:33]   --->   Operation 45 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%shift_reg_p0_addr_1 = getelementptr [12 x i38]* @shift_reg_p0, i64 0, i64 %zext_ln33" [imf3.c:33]   --->   Operation 46 'getelementptr' 'shift_reg_p0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%shift_reg_p1_addr_1 = getelementptr [12 x i38]* @shift_reg_p1, i64 0, i64 %zext_ln33" [imf3.c:34]   --->   Operation 47 'getelementptr' 'shift_reg_p1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.29ns)   --->   "%select_ln30 = select i1 %or_ln30, i38 0, i38 %shift_reg_p0_load" [imf3.c:30]   --->   Operation 48 'select' 'select_ln30' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i36 %m to i38" [mac.c:47->imf3.c:30]   --->   Operation 49 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i38 %select_ln30 to i35" [imf3.c:30]   --->   Operation 50 'trunc' 'trunc_ln30' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.17ns)   --->   "%acc0 = add i38 %sext_ln47, %select_ln30" [imf3.c:30]   --->   Operation 51 'add' 'acc0' <Predicate = true> <Delay = 1.17> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.29ns)   --->   "%select_ln30_1 = select i1 %or_ln30, i38 0, i38 %shift_reg_p1_load" [imf3.c:30]   --->   Operation 52 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i35 %m_1 to i38" [mac.c:47->imf3.c:31]   --->   Operation 53 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i38 %select_ln30_1 to i35" [imf3.c:31]   --->   Operation 54 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.17ns)   --->   "%acc1 = add i38 %sext_ln47_1, %select_ln30_1" [imf3.c:31]   --->   Operation 55 'add' 'acc1' <Predicate = true> <Delay = 1.17> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.73ns)   --->   "store i38 %acc0, i38* %shift_reg_p0_addr_1, align 8" [imf3.c:33]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_5 : Operation 57 [1/1] (0.73ns)   --->   "store i38 %acc1, i38* %shift_reg_p1_addr_1, align 8" [imf3.c:34]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_5 : Operation 58 [1/1] (1.15ns)   --->   "%add_ln36 = add i35 %trunc_ln30, %trunc_ln30_1" [imf3.c:36]   --->   Operation 58 'add' 'add_ln36' <Predicate = (icmp_ln23)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.15ns)   --->   "%add_ln36_1 = add i35 %trunc_ln31, %m_1" [imf3.c:36]   --->   Operation 59 'add' 'add_ln36_1' <Predicate = (!icmp_ln23)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln36, i32 17, i32 34)" [imf3.c:36]   --->   Operation 60 'partselect' 'tmp_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln36_1, i32 17, i32 34)" [imf3.c:36]   --->   Operation 61 'partselect' 'tmp_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.35ns)   --->   "%select_ln36 = select i1 %icmp_ln23, i18 %tmp_4, i18 %tmp_5" [imf3.c:36]   --->   Operation 62 'select' 'select_ln36' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.71ns)   --->   "%icmp_ln37 = icmp eq i6 %p_Val2_s, 15" [imf3.c:37]   --->   Operation 63 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.14ns)   --->   "%and_ln37 = and i1 %icmp_ln30, %icmp_ln37" [imf3.c:37]   --->   Operation 64 'and' 'and_ln37' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %and_ln37, label %2, label %._crit_edge8" [imf3.c:37]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "store i1 false, i1* @init_2, align 1" [imf3.c:38]   --->   Operation 66 'store' <Predicate = (and_ln37)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [imf3.c:38]   --->   Operation 67 'br' <Predicate = (and_ln37)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %._crit_edge10, label %._crit_edge9" [imf3.c:39]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.84ns)   --->   "%add_ln40 = add i6 %p_Val2_s, 1" [imf3.c:40]   --->   Operation 69 'add' 'add_ln40' <Predicate = (icmp_ln30)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln37, i6 0, i6 %add_ln40" [imf3.c:40]   --->   Operation 70 'select' 'select_ln40' <Predicate = (icmp_ln30)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "store i6 %select_ln40, i6* @j, align 1" [imf3.c:40]   --->   Operation 71 'store' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge9" [imf3.c:40]   --->   Operation 72 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.36ns)   --->   "%inc_2 = select i1 %icmp_ln30, i6 0, i6 %inc" [imf3.c:42]   --->   Operation 73 'select' 'inc_2' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "store i6 %inc_2, i6* @i_2, align 1" [imf3.c:42]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "ret i18 %select_ln36" [imf3.c:43]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.71ns, clock uncertainty: 0.339ns.

 <State 1>: 1.45ns
The critical path consists of the following:
	'load' operation ('i_2_load', imf3.c:23) on static variable 'i_2' [11]  (0 ns)
	'icmp' operation ('icmp_ln23', imf3.c:23) [12]  (0.716 ns)
	multiplexor before 'phi' operation ('d', imf3.c:5) with incoming values : ('x', imf3.c:5) ('in_1_load', imf3.c:30) [19]  (0.736 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'load' operation ('c', imf3.c:30) on array 'c_5_0' [25]  (1.3 ns)

 <State 3>: 2.52ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('m', mac.c:46->imf3.c:30) [42]  (2.52 ns)

 <State 4>: 1.45ns
The critical path consists of the following:
	'sub' operation ('sub_ln46', mac.c:46->imf3.c:31) [52]  (1.16 ns)
	'select' operation ('m', mac.c:46->imf3.c:31) [53]  (0.292 ns)

 <State 5>: 2.35ns
The critical path consists of the following:
	'load' operation ('init_2_load', imf3.c:30) on static variable 'init_2' [26]  (0 ns)
	'or' operation ('or_ln30', imf3.c:30) [28]  (0.148 ns)
	'select' operation ('select_ln30', imf3.c:30) [38]  (0.298 ns)
	'add' operation ('acc0', imf3.c:30) [46]  (1.17 ns)
	'store' operation ('store_ln33', imf3.c:33) of variable 'acc0', imf3.c:30 on array 'shift_reg_p0' [57]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
