#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: E:\PDS\PDS1\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-K7MPPOL0
Generated by Fabric Compiler (version 2020.3 build 62942) at Wed Jul 20 20:41:30 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Wed Jul 20 20:41:43 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               190           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                69           0  {cmos_pclk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)   5049           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    356           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     131.839 MHz         20.000          7.585         12.415
 coms_pclk                  100.000 MHz     191.644 MHz         10.000          5.218          4.782
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz       7.925 MHz         15.384        126.183       -110.799
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     135.355 MHz         10.000          7.388          2.612
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     109.951 MHz         20.000          9.095         10.905
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.415       0.000              0            903
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     11.514       0.000              0              1
 coms_pclk              coms_pclk                    4.782       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.681       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                  -110.799   -6631.343            103          13828
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.820    -122.001             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.612       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.817       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.167     -16.701             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    10.905       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.746       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.666       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.310       0.000              0            903
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.394       0.000              0              1
 coms_pclk              coms_pclk                    0.286       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.760       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0          13828
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.290      -1.051              6             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.272       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.801     -49.207             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.156      -0.319              4             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.345       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.097      -0.097              1             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.984       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     10.818       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.098       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.446     -73.852             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.807       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.386       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.013       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.971       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.333       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.532       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.652       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.291       0.000              0            190
 coms_pclk                                           4.011       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.750       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.678       0.000              0            903
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.663       0.000              0              1
 coms_pclk              coms_pclk                    5.877       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.797       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                   -89.737   -5087.928            103          13828
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.429    -103.468             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.594       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.782       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.873     -13.095             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    12.258       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.234       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.459       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.307       0.000              0            903
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.559       0.000              0              1
 coms_pclk              coms_pclk                    0.314       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.356       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.165       0.000              0          13828
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.169      -0.450              4             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.302       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.972     -37.891             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.037      -0.037              1             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.321       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.188       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.867       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     11.925       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.272       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.907     -57.780             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     8.269       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.903       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.260       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.557       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.395       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.550       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.605       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.657       0.000              0            190
 coms_pclk                                           4.403       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     7.077       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/tx_cnt6[4]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.762
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.855       4.419         sys_clk_g        
 CLMA_78_224/CLK                                                           r       ISP/uart_test/tx_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_78_224/Q2                    tco                   0.261       4.680 r       ISP/uart_test/tx_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.511       5.191         ISP/uart_test/tx_cnt [2]
 CLMA_70_225/Y0                    td                    0.282       5.473 r       ISP/uart_test/N14_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.464       5.937         ISP/uart_test/_N11168
 CLMS_78_229/Y1                    td                    0.377       6.314 r       ISP/uart_test/N14_mux6/gateop_perm/Z
                                   net (fanout=3)        0.586       6.900         ISP/uart_test/_N9823
 CLMS_78_217/Y0                    td                    0.214       7.114 r       ISP/uart_test/N3644_1/gateop_perm/Z
                                   net (fanout=16)       0.728       7.842         ISP/uart_test/N3650
 CLMA_94_232/Y0                    td                    0.214       8.056 r       ISP/uart_test/N3756_2/gateop_perm/Z
                                   net (fanout=3)        0.930       8.986         ISP/uart_test/N3732
 CLMA_90_240/Y3                    td                    0.169       9.155 r       ISP/uart_test/N3784_3/gateop_perm/Z
                                   net (fanout=4)        2.237      11.392         ISP/uart_test/N3784
 CLMA_82_285/CE                                                            r       ISP/uart_test/tx_cnt6[4]/opit_0_L5Q_perm/CE

 Data arrival time                                                  11.392         Logic Levels: 5  
                                                                                   Logic: 1.517ns(21.755%), Route: 5.456ns(78.245%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.570      23.762         sys_clk_g        
 CLMA_82_285/CLK                                                           r       ISP/uart_test/tx_cnt6[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.134                          
 clock uncertainty                                      -0.050      24.084                          

 Setup time                                             -0.277      23.807                          

 Data required time                                                 23.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.807                          
 Data arrival time                                                 -11.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.415                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/I7
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.755
  Launch Clock Delay      :  4.429
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.865       4.429         sys_clk_g        
 CLMA_138_245/CLK                                                          r       i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_138_245/Q2                   tco                   0.261       4.690 r       i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=353)      3.153       7.843         lut_index[2]     
 CLMA_102_344/Y3                   td                    0.475       8.318 r       lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_9/LUT8_inst_perm/Z
                                   net (fanout=1)        2.409      10.727         _N1188           
 CLMA_118_269/B0                                                           r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/I7

 Data arrival time                                                  10.727         Logic Levels: 1  
                                                                                   Logic: 0.736ns(11.686%), Route: 5.562ns(88.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.563      23.755         sys_clk_g        
 CLMA_118_269/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.372      24.127                          
 clock uncertainty                                      -0.050      24.077                          

 Setup time                                             -0.214      23.863                          

 Data required time                                                 23.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.863                          
 Data arrival time                                                 -10.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.136                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.756
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.842       4.406         sys_clk_g        
 CLMA_82_217/CLK                                                           r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_82_217/Q0                    tco                   0.261       4.667 r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.426       5.093         ISP/uart_test/uart_tx_inst/cycle_cnt [12]
 CLMA_82_212/Y0                    td                    0.387       5.480 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.432       5.912         ISP/uart_test/uart_tx_inst/_N23337
 CLMA_82_204/Y2                    td                    0.384       6.296 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.261       6.557         ISP/uart_test/uart_tx_inst/_N23340
 CLMA_82_204/Y1                    td                    0.169       6.726 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.633       7.359         ISP/uart_test/uart_tx_inst/N141
 CLMA_90_208/Y1                    td                    0.276       7.635 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.261       7.896         ISP/uart_test/uart_tx_inst/_N13476
 CLMA_90_208/Y2                    td                    0.165       8.061 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.427       8.488         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_90_216/Y1                    td                    0.459       8.947 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.289       9.236         ISP/uart_test/uart_tx_inst/N100
 CLMS_86_217/Y1                    td                    0.169       9.405 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.798      10.203         ISP/uart_test/uart_tx_inst/N102
                                                         0.334      10.537 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.537         ISP/uart_test/uart_tx_inst/_N8909
 CLMA_82_205/COUT                  td                    0.097      10.634 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.634         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.060      10.694 r       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.694         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_82_209/COUT                  td                    0.097      10.791 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.791         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.060      10.851 r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.851         ISP/uart_test/uart_tx_inst/_N8917
 CLMA_82_213/COUT                  td                    0.097      10.948 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.948         ISP/uart_test/uart_tx_inst/_N8919
                                                         0.059      11.007 f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.007         ISP/uart_test/uart_tx_inst/_N8921
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.007         Logic Levels: 10 
                                                                                   Logic: 3.074ns(46.569%), Route: 3.527ns(53.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.564      23.756         sys_clk_g        
 CLMA_82_217/CLK                                                           r       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.650      24.406                          
 clock uncertainty                                      -0.050      24.356                          

 Setup time                                             -0.171      24.185                          

 Data required time                                                 24.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.185                          
 Data arrival time                                                 -11.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.178                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/state_1/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  3.756
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.564       3.756         sys_clk_g        
 CLMA_82_216/CLK                                                           r       ISP/uart_test/uart_tx_inst/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_82_216/Q0                    tco                   0.223       3.979 f       ISP/uart_test/uart_tx_inst/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.237       4.216         ISP/uart_test/uart_tx_inst/state_0
 CLMS_86_217/A0                                                            f       ISP/uart_test/uart_tx_inst/state_1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.216         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.839       4.403         sys_clk_g        
 CLMS_86_217/CLK                                                           r       ISP/uart_test/uart_tx_inst/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.031                          
 clock uncertainty                                       0.000       4.031                          

 Hold time                                              -0.125       3.906                          

 Data required time                                                  3.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.906                          
 Data arrival time                                                  -4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.407
  Launch Clock Delay      :  3.754
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.562       3.754         sys_clk_g        
 CLMA_98_224/CLK                                                           r       ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_224/Q0                    tco                   0.223       3.977 f       ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.188       4.165         ISP/uart_test/tx_data [7]
 CLMS_94_225/AD                                                            f       ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/D

 Data arrival time                                                   4.165         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.843       4.407         sys_clk_g        
 CLMS_94_225/CLK                                                           r       ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/CLK
 clock pessimism                                        -0.598       3.809                          
 clock uncertainty                                       0.000       3.809                          

 Hold time                                               0.033       3.842                          

 Data required time                                                  3.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.842                          
 Data arrival time                                                  -4.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.426
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.581       3.773         sys_clk_g        
 CLMA_142_268/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/CLK

 CLMA_142_268/Q0                   tco                   0.223       3.996 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/Q
                                   net (fanout=2)        0.144       4.140         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 [1]
 CLMA_142_268/AD                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/D

 Data arrival time                                                   4.140         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.862       4.426         sys_clk_g        
 CLMA_142_268/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.653       3.773                          
 clock uncertainty                                       0.000       3.773                          

 Hold time                                               0.033       3.806                          

 Data required time                                                  3.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.806                          
 Data arrival time                                                  -4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.765
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       4.582      12.220         nt_ddr_init_done 
 CLMA_138_272/A2                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                  12.220         Logic Levels: 0  
                                                                                   Logic: 0.261ns(5.389%), Route: 4.582ns(94.611%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.573      23.765         sys_clk_g        
 CLMA_138_272/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.137                          
 clock uncertainty                                      -0.050      24.087                          

 Setup time                                             -0.353      23.734                          

 Data required time                                                 23.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.734                          
 Data arrival time                                                 -12.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.223       6.483 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       3.751      10.234         nt_ddr_init_done 
 CLMA_138_272/A2                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.234         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.611%), Route: 3.751ns(94.389%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.854       4.418         sys_clk_g        
 CLMA_138_272/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.046                          
 clock uncertainty                                       0.050       4.096                          

 Hold time                                              -0.256       3.840                          

 Data required time                                                  3.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.840                          
 Data arrival time                                                 -10.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.394                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.344
  Launch Clock Delay      :  3.938
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.802       3.938         cmos_pclk_g      
 CLMA_58_49/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK

 CLMA_58_49/Q0                     tco                   0.261       4.199 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/Q
                                   net (fanout=5)        0.942       5.141         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8]
 CLMA_70_32/Y0                     td                    0.164       5.305 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N39_1/gateop_perm/Z
                                   net (fanout=4)        0.821       6.126         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [6]
 CLMA_66_24/Y3                     td                    0.377       6.503 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N29_3/gateop_perm/Z
                                   net (fanout=2)        0.486       6.989         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [3]
 CLMA_58_29/Y3                     td                    0.209       7.198 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=1)        0.593       7.791         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [0]
                                                         0.281       8.072 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       8.072         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_58_45/COUT                   td                    0.097       8.169 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.169         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_58_49/Y0                     td                    0.130       8.299 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.621       8.920         _N190            
 CLMS_66_57/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.920         Logic Levels: 5  
                                                                                   Logic: 1.519ns(30.490%), Route: 3.463ns(69.510%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.520      13.344         cmos_pclk_g      
 CLMS_66_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.882                          
 clock uncertainty                                      -0.050      13.832                          

 Setup time                                             -0.130      13.702                          

 Data required time                                                 13.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.702                          
 Data arrival time                                                  -8.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.782                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.369
  Launch Clock Delay      :  3.972
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.836       3.972         cmos_pclk_g      
 CLMA_70_29/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_70_29/Q0                     tco                   0.261       4.233 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.963       5.196         write_en         
                                                         0.238       5.434 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.434         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_58_53/COUT                   td                    0.097       5.531 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.531         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
 CLMA_58_57/Y1                     td                    0.381       5.912 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.280       7.192         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMS_66_37/C1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.192         Logic Levels: 2  
                                                                                   Logic: 0.977ns(30.342%), Route: 2.243ns(69.658%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.545      13.369         cmos_pclk_g      
 CLMS_66_37/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.907                          
 clock uncertainty                                      -0.050      13.857                          

 Setup time                                             -0.251      13.606                          

 Data required time                                                 13.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.606                          
 Data arrival time                                                  -7.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.414                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/L2
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.369
  Launch Clock Delay      :  3.972
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.836       3.972         cmos_pclk_g      
 CLMA_70_29/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_70_29/Q0                     tco                   0.261       4.233 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.963       5.196         write_en         
                                                         0.238       5.434 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.434         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_58_53/COUT                   td                    0.097       5.531 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.531         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
                                                         0.060       5.591 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.591         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9151
 CLMA_58_57/Y2                     td                    0.198       5.789 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        1.258       7.047         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [6]
 CLMS_66_37/A2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/L2

 Data arrival time                                                   7.047         Logic Levels: 2  
                                                                                   Logic: 0.854ns(27.772%), Route: 2.221ns(72.228%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.545      13.369         cmos_pclk_g      
 CLMS_66_37/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.907                          
 clock uncertainty                                      -0.050      13.857                          

 Setup time                                             -0.353      13.504                          

 Data required time                                                 13.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.504                          
 Data arrival time                                                  -7.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.457                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.343
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.519       3.343         cmos_pclk_g      
 CLMA_58_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_53/Q1                     tco                   0.223       3.566 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.260       3.826         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [1]
 DRM_62_40/ADA0[4]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.826         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.398                          
 clock uncertainty                                       0.000       3.398                          

 Hold time                                               0.142       3.540                          

 Data required time                                                  3.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.540                          
 Data arrival time                                                  -3.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[6]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.343
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.519       3.343         cmos_pclk_g      
 CLMA_58_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_53/Q3                     tco                   0.223       3.566 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.260       3.826         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [3]
 DRM_62_40/ADA0[6]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[6]

 Data arrival time                                                   3.826         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.800       3.936         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.398                          
 clock uncertainty                                       0.000       3.398                          

 Hold time                                               0.142       3.540                          

 Data required time                                                  3.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.540                          
 Data arrival time                                                  -3.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.946
  Launch Clock Delay      :  3.338
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.514       3.338         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_65/Q0                     tco                   0.223       3.561 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.290       3.851         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [8]
 DRM_62_64/ADA0[11]                                                        f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   3.851         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.810       3.946         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.408                          
 clock uncertainty                                       0.000       3.408                          

 Hold time                                               0.142       3.550                          

 Data required time                                                  3.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.550                          
 Data arrival time                                                  -3.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.356
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.961       8.608         frame_read_write_m0/write_fifo_aclr
 DRM_62_64/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.608         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.358%), Route: 0.961ns(78.642%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.532      13.356         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.356                          
 clock uncertainty                                      -0.050      13.306                          

 Setup time                                             -0.017      13.289                          

 Data required time                                                 13.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.289                          
 Data arrival time                                                  -8.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.681                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.346
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.739       8.386         frame_read_write_m0/write_fifo_aclr
 DRM_62_40/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.386         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.100%), Route: 0.739ns(73.900%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.522      13.346         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.346                          
 clock uncertainty                                      -0.050      13.296                          

 Setup time                                             -0.017      13.279                          

 Data required time                                                 13.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.279                          
 Data arrival time                                                  -8.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.893                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  7.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.817       7.390         ntclkbufg_1      
 CLMA_58_36/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_58_36/Q3                     tco                   0.261       7.651 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.692       8.343         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5]
 CLMA_66_24/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   8.343         Logic Levels: 0  
                                                                                   Logic: 0.261ns(27.387%), Route: 0.692ns(72.613%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.560      13.384         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      13.384                          
 clock uncertainty                                      -0.050      13.334                          

 Setup time                                             -0.067      13.267                          

 Data required time                                                 13.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.267                          
 Data arrival time                                                  -8.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.924                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.968
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.549       6.283         ntclkbufg_1      
 CLMA_58_29/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_29/Q1                     tco                   0.223       6.506 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.256       6.762         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMA_58_24/M0                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   6.762         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.832       3.968         cmos_pclk_g      
 CLMA_58_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.968                          
 clock uncertainty                                       0.050       4.018                          

 Hold time                                              -0.016       4.002                          

 Data required time                                                  4.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.002                          
 Data arrival time                                                  -6.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.760                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.955
  Launch Clock Delay      :  6.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.539       6.273         ntclkbufg_1      
 CLMA_58_36/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_58_36/Q0                     tco                   0.223       6.496 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.256       6.752         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
 CLMA_54_32/M1                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D

 Data arrival time                                                   6.752         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.819       3.955         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.955                          
 clock uncertainty                                       0.050       4.005                          

 Hold time                                              -0.016       3.989                          

 Data required time                                                  3.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.989                          
 Data arrival time                                                  -6.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.763                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.955
  Launch Clock Delay      :  6.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.539       6.273         ntclkbufg_1      
 CLMA_58_36/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_58_36/Q1                     tco                   0.223       6.496 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.257       6.753         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [6]
 CLMA_54_32/M3                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   6.753         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.819       3.955         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       3.955                          
 clock uncertainty                                       0.050       4.005                          

 Hold time                                              -0.016       3.989                          

 Data required time                                                  3.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.989                          
 Data arrival time                                                  -6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.764                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK
Endpoint    : ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.296
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.824       7.392         video_clk        
 CLMA_22_321/CLK                                                           r       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK

 CLMA_22_321/Q0                    tco                   0.261       7.653 r       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/Q
                                   net (fanout=15)       3.411      11.064         ISP/judge_single0_inst/feature_inst/b1 [15]
 APM_110_200/P[19]                 td                    2.255      13.319 r       ISP/judge_single0_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        2.190      15.509         ISP/judge_single0_inst/feature_inst/_N19
 CLMA_58_276/Y1                    td                    0.276      15.785 r       ISP/judge_single0_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.742      17.527         ISP/judge_single0_inst/feature_inst/N24 [19]
                                                         0.281      17.808 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      17.808         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [2]
 CLMA_14_349/COUT                  td                    0.097      17.905 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.905         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      17.965 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      17.965         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [6]
 CLMA_14_353/COUT                  td                    0.097      18.062 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.062         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      18.122 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      18.122         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [10]
 CLMA_14_357/Y3                    td                    0.380      18.502 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y1
                                   net (fanout=1)        0.928      19.430         ISP/judge_single0_inst/feature_inst/_N619
 CLMA_30_329/Y0                    td                    0.282      19.712 r       ISP/judge_single0_inst/feature_inst/N34_sel23[11]/gateop_perm/Z
                                   net (fanout=3)        1.276      20.988         ISP/judge_single0_inst/feature_inst/_N643
 CLMA_14_364/COUT                  td                    0.326      21.314 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.314         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      21.374 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      21.374         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [18]
 CLMA_14_368/Y3                    td                    0.340      21.714 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.766      22.480         _N36             
                                                         0.382      22.862 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      22.862         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [1]
 CLMA_22_348/Y3                    td                    0.380      23.242 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        0.904      24.146         ISP/judge_single0_inst/feature_inst/_N683
                                                         0.382      24.528 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_0/gateop_A2/Cout
                                                         0.000      24.528         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [2]
 CLMA_18_360/COUT                  td                    0.097      24.625 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.625         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [6]
                                                         0.060      24.685 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_4/gateop_A2/Cout
                                                         0.000      24.685         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [10]
 CLMA_18_364/COUT                  td                    0.097      24.782 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.782         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [14]
                                                         0.060      24.842 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      24.842         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [18]
 CLMA_18_368/Y3                    td                    0.340      25.182 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.765      25.947         _N35             
                                                         0.382      26.329 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      26.329         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [1]
 CLMS_26_349/COUT                  td                    0.097      26.426 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.426         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      26.486 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      26.486         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [5]
 CLMS_26_353/COUT                  td                    0.097      26.583 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.583         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      26.643 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      26.643         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [9]
 CLMS_26_357/COUT                  td                    0.097      26.740 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.740         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      26.800 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      26.800         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [13]
 CLMS_26_361/COUT                  td                    0.097      26.897 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.897         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      26.957 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      26.957         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [17]
 CLMS_26_365/Y3                    td                    0.380      27.337 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.230      28.567         ISP/judge_single0_inst/feature_inst/_N748
                                                         0.382      28.949 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      28.949         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt20.co [18]
 CLMA_30_344/Y3                    td                    0.340      29.289 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.752      30.041         _N34             
                                                         0.438      30.479 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      30.479         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [5]
 CLMA_30_352/COUT                  td                    0.097      30.576 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.576         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      30.636 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      30.636         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [9]
 CLMA_30_356/COUT                  td                    0.097      30.733 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.733         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [11]
                                                         0.060      30.793 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      30.793         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [13]
 CLMA_30_360/COUT                  td                    0.097      30.890 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.890         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [15]
                                                         0.060      30.950 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      30.950         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [17]
 CLMA_30_364/Y3                    td                    0.380      31.330 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.067      32.397         ISP/judge_single0_inst/feature_inst/_N797
                                                         0.382      32.779 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      32.779         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [18]
 CLMA_30_345/Y3                    td                    0.340      33.119 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.947      34.066         _N33             
                                                         0.382      34.448 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      34.448         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [1]
 CLMA_26_348/COUT                  td                    0.097      34.545 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.545         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      34.605 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      34.605         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [5]
 CLMA_26_352/COUT                  td                    0.097      34.702 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.702         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      34.762 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      34.762         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [9]
 CLMA_26_356/COUT                  td                    0.097      34.859 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.859         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      34.919 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      34.919         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [13]
 CLMA_26_360/COUT                  td                    0.097      35.016 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.016         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      35.076 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      35.076         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [17]
 CLMA_26_364/COUT                  td                    0.097      35.173 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.173         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [19]
                                                         0.060      35.233 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      35.233         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [21]
 CLMA_26_368/Y3                    td                    0.380      35.613 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.247      36.860         ISP/judge_single0_inst/feature_inst/_N850
 CLMS_26_345/Y3                    td                    0.505      37.365 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.047      38.412         _N32             
                                                         0.382      38.794 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      38.794         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [5]
 CLMA_30_353/COUT                  td                    0.097      38.891 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.891         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      38.951 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      38.951         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [9]
 CLMA_30_357/COUT                  td                    0.097      39.048 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.048         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      39.108 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      39.108         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [13]
 CLMA_30_361/COUT                  td                    0.097      39.205 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.205         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [15]
                                                         0.060      39.265 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      39.265         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [17]
 CLMA_30_365/Y3                    td                    0.380      39.645 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.207      40.852         ISP/judge_single0_inst/feature_inst/_N895
                                                         0.382      41.234 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      41.234         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [18]
 CLMA_26_344/Y3                    td                    0.340      41.574 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.929      42.503         _N31             
                                                         0.382      42.885 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      42.885         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [1]
 CLMA_22_349/COUT                  td                    0.097      42.982 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.982         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      43.042 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      43.042         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [5]
 CLMA_22_353/COUT                  td                    0.097      43.139 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.139         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      43.199 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      43.199         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [9]
 CLMA_22_357/COUT                  td                    0.097      43.296 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.296         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      43.356 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      43.356         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [13]
 CLMA_22_361/COUT                  td                    0.097      43.453 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.453         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [15]
                                                         0.060      43.513 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      43.513         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [17]
 CLMA_22_365/COUT                  td                    0.097      43.610 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.610         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [19]
 CLMA_22_369/Y1                    td                    0.381      43.991 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.574      46.565         ISP/judge_single0_inst/feature_inst/_N946
 CLMS_46_305/Y3                    td                    0.508      47.073 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.892      48.965         _N30             
                                                         0.438      49.403 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      49.403         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [9]
 CLMS_18_357/COUT                  td                    0.097      49.500 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.500         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [11]
                                                         0.060      49.560 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      49.560         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [13]
 CLMS_18_361/COUT                  td                    0.097      49.657 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.657         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      49.717 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      49.717         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [17]
 CLMS_18_365/COUT                  td                    0.097      49.814 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.814         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [19]
 CLMS_18_369/Y1                    td                    0.381      50.195 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.331      52.526         ISP/judge_single0_inst/feature_inst/_N995
 CLMA_46_304/Y3                    td                    0.508      53.034 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.236      54.270         _N29             
                                                         0.382      54.652 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      54.652         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [1]
 CLMS_54_285/COUT                  td                    0.097      54.749 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.749         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      54.809 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      54.809         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [5]
 CLMS_54_289/Y3                    td                    0.380      55.189 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        3.502      58.691         ISP/judge_single0_inst/feature_inst/_N1030
 CLMA_86_356/COUT                  td                    0.427      59.118 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.118         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [6]
                                                         0.060      59.178 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      59.178         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [10]
 CLMA_86_360/COUT                  td                    0.097      59.275 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.275         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      59.335 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      59.335         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [18]
 CLMA_86_364/Y3                    td                    0.340      59.675 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.828      62.503         _N28             
                                                         0.438      62.941 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      62.941         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_289/COUT                  td                    0.097      63.038 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.038         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      63.098 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      63.098         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [9]
 CLMA_50_293/COUT                  td                    0.097      63.195 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.195         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [11]
 CLMA_50_297/Y1                    td                    0.381      63.576 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.669      66.245         ISP/judge_single0_inst/feature_inst/_N1085
 CLMA_78_340/COUT                  td                    0.429      66.674 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.674         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      66.734 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      66.734         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [18]
 CLMA_78_344/Y3                    td                    0.340      67.074 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.366      68.440         _N27             
 CLMA_98_352/Y1                    td                    0.563      69.003 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.623      71.626         ISP/judge_single0_inst/feature_inst/_N1126
 CLMS_78_337/COUT                  td                    0.429      72.055 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.055         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [6]
                                                         0.060      72.115 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      72.115         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [10]
 CLMS_78_341/COUT                  td                    0.097      72.212 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.212         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      72.272 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      72.272         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [18]
 CLMS_78_345/Y3                    td                    0.340      72.612 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.018      73.630         _N26             
                                                         0.382      74.012 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      74.012         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [1]
 CLMS_94_349/COUT                  td                    0.097      74.109 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.109         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      74.169 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      74.169         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [5]
 CLMS_94_353/COUT                  td                    0.097      74.266 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.266         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      74.326 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      74.326         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [9]
 CLMS_94_357/Y3                    td                    0.380      74.706 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.349      77.055         ISP/judge_single0_inst/feature_inst/_N1181
                                                         0.382      77.437 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      77.437         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [10]
 CLMA_82_340/COUT                  td                    0.097      77.534 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.534         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      77.594 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      77.594         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [18]
 CLMA_82_344/Y3                    td                    0.340      77.934 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.015      79.949         _N25             
                                                         0.438      80.387 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      80.387         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [9]
 CLMA_58_293/COUT                  td                    0.097      80.484 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.484         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      80.544 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      80.544         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [13]
 CLMA_58_297/COUT                  td                    0.097      80.641 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.641         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [15]
                                                         0.060      80.701 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      80.701         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [17]
 CLMA_58_301/COUT                  td                    0.097      80.798 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.798         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [19]
                                                         0.060      80.858 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Cout
                                                         0.000      80.858         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [21]
 CLMA_58_305/Y3                    td                    0.380      81.238 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        2.795      84.033         ISP/judge_single0_inst/feature_inst/_N1242
 CLMA_82_345/Y3                    td                    0.505      84.538 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.591      85.129         _N24             
                                                         0.438      85.567 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      85.567         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [5]
 CLMS_78_353/COUT                  td                    0.097      85.664 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.664         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      85.724 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      85.724         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [9]
 CLMS_78_357/COUT                  td                    0.097      85.821 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.821         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [11]
 CLMS_78_361/Y0                    td                    0.198      86.019 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.946      88.965         ISP/judge_single0_inst/feature_inst/_N1280
 CLMS_86_341/COUT                  td                    0.326      89.291 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.291         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [14]
                                                         0.060      89.351 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      89.351         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [18]
 CLMS_86_345/Y3                    td                    0.340      89.691 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.807      90.498         _N23             
                                                         0.438      90.936 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      90.936         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [5]
 CLMA_82_352/COUT                  td                    0.097      91.033 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.033         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      91.093 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      91.093         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [9]
 CLMA_82_356/Y2                    td                    0.198      91.291 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.831      93.122         ISP/judge_single0_inst/feature_inst/_N1327
                                                         0.281      93.403 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      93.403         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [10]
 CLMA_90_340/COUT                  td                    0.097      93.500 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.500         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      93.560 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      93.560         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [18]
 CLMA_90_344/Y3                    td                    0.340      93.900 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.943      94.843         _N22             
                                                         0.438      95.281 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      95.281         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [9]
 CLMS_86_357/COUT                  td                    0.097      95.378 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.378         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [11]
 CLMS_86_361/Y0                    td                    0.198      95.576 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.300      97.876         ISP/judge_single0_inst/feature_inst/_N1378
 CLMA_90_341/COUT                  td                    0.326      98.202 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.202         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [14]
                                                         0.060      98.262 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      98.262         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [18]
 CLMA_90_345/Y3                    td                    0.340      98.602 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.912      99.514         _N21             
                                                         0.438      99.952 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      99.952         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [5]
 CLMA_94_352/COUT                  td                    0.097     100.049 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.049         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     100.109 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     100.109         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [9]
 CLMA_94_356/Y2                    td                    0.198     100.307 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.580     101.887         ISP/judge_single0_inst/feature_inst/_N1425
                                                         0.281     102.168 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000     102.168         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [10]
 CLMA_102_356/COUT                 td                    0.097     102.265 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.265         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [14]
                                                         0.060     102.325 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     102.325         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [18]
 CLMA_102_360/Y3                   td                    0.340     102.665 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.600     103.265         _N20             
                                                         0.382     103.647 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     103.647         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [1]
 CLMA_98_349/COUT                  td                    0.097     103.744 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.744         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [3]
 CLMA_98_353/Y1                    td                    0.381     104.125 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.312     106.437         ISP/judge_single0_inst/feature_inst/_N1469
 CLMS_94_337/COUT                  td                    0.429     106.866 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.866         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [6]
                                                         0.060     106.926 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000     106.926         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [10]
 CLMS_94_341/COUT                  td                    0.097     107.023 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.023         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     107.083 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     107.083         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [18]
 CLMS_94_345/Y3                    td                    0.340     107.423 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.760     108.183         _N19             
                                                         0.438     108.621 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     108.621         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [5]
 CLMA_90_352/COUT                  td                    0.097     108.718 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.718         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     108.778 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     108.778         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [9]
 CLMA_90_356/COUT                  td                    0.097     108.875 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.875         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     108.935 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     108.935         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [13]
 CLMA_90_360/COUT                  td                    0.097     109.032 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.032         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [15]
                                                         0.060     109.092 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000     109.092         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [17]
 CLMA_90_364/COUT                  td                    0.097     109.189 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.189         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [19]
 CLMA_90_368/Y1                    td                    0.381     109.570 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.303     111.873         ISP/judge_single0_inst/feature_inst/_N1534
 CLMS_86_333/Y3                    td                    0.508     112.381 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.982     113.363         _N18             
                                                         0.382     113.745 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     113.745         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [1]
 CLMA_82_349/COUT                  td                    0.097     113.842 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     113.842         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [3]
 CLMA_82_353/Y1                    td                    0.381     114.223 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Y1
                                   net (fanout=5)        1.527     115.750         ISP/judge_single0_inst/feature_inst/_N1567
                                                         0.387     116.137 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_5/gateop_A2/Cout
                                                         0.000     116.137         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [6]
 CLMA_90_353/COUT                  td                    0.097     116.234 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.234         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [8]
                                                         0.060     116.294 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_9/gateop_A2/Cout
                                                         0.000     116.294         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [10]
 CLMA_90_357/COUT                  td                    0.097     116.391 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.391         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [12]
 CLMA_90_361/Y1                    td                    0.381     116.772 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_13/gateop_A2/Y1
                                   net (fanout=2)        2.961     119.733         ISP/judge_single0_inst/feature_inst/_N1601
 CLMA_58_277/Y3                    td                    0.377     120.110 r       ISP/judge_single0_inst/feature_inst/N34_sel3[13]/gateop_perm/Z
                                   net (fanout=3)        3.155     123.265         ISP/judge_single0_inst/feature_inst/_N1625
 CLMA_106_364/COUT                 td                    0.326     123.591 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     123.591         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     123.651 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     123.651         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [18]
 CLMA_106_368/Y3                   td                    0.340     123.991 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       2.112     126.103         _N16             
 CLMA_70_292/Y1                    td                    0.209     126.312 r       ISP/judge_single0_inst/feature_inst/N34_sel2[10]/gateop_perm/Z
                                   net (fanout=4)        2.511     128.823         ISP/judge_single0_inst/feature_inst/_N1671
                                                         0.382     129.205 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     129.205         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [10]
 CLMA_106_352/COUT                 td                    0.097     129.302 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     129.302         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [14]
                                                         0.060     129.362 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     129.362         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [18]
 CLMA_106_356/Y3                   td                    0.340     129.702 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.942     130.644         _N15             
 CLMS_102_333/Y0                   td                    0.383     131.027 r       ISP/judge_single0_inst/feature_inst/N34_sel1[1]/gateop_perm/Z
                                   net (fanout=1)        1.190     132.217         ISP/judge_single0_inst/feature_inst/_N1711
                                                         0.281     132.498 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_0/gateop_A2/Cout
                                                         0.000     132.498         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [2]
 CLMA_106_337/COUT                 td                    0.097     132.595 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     132.595         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [6]
                                                         0.060     132.655 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     132.655         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [10]
 CLMA_106_341/COUT                 td                    0.097     132.752 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     132.752         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [14]
                                                         0.059     132.811 f       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     132.811         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 132.811         Logic Levels: 113
                                                                                   Logic: 42.548ns(33.925%), Route: 82.871ns(66.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.567      21.680         video_clk        
 CLMA_106_345/CLK                                                          r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.519                          
 clock uncertainty                                      -0.150      22.369                          

 Setup time                                             -0.357      22.012                          

 Data required time                                                 22.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.012                          
 Data arrival time                                                -132.811                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -110.799                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK
Endpoint    : ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.296
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.824       7.392         video_clk        
 CLMA_22_321/CLK                                                           r       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK

 CLMA_22_321/Q0                    tco                   0.261       7.653 r       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/Q
                                   net (fanout=15)       3.411      11.064         ISP/judge_single0_inst/feature_inst/b1 [15]
 APM_110_200/P[19]                 td                    2.255      13.319 r       ISP/judge_single0_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        2.190      15.509         ISP/judge_single0_inst/feature_inst/_N19
 CLMA_58_276/Y1                    td                    0.276      15.785 r       ISP/judge_single0_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.742      17.527         ISP/judge_single0_inst/feature_inst/N24 [19]
                                                         0.281      17.808 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      17.808         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [2]
 CLMA_14_349/COUT                  td                    0.097      17.905 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.905         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      17.965 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      17.965         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [6]
 CLMA_14_353/COUT                  td                    0.097      18.062 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.062         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      18.122 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      18.122         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [10]
 CLMA_14_357/Y3                    td                    0.380      18.502 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y1
                                   net (fanout=1)        0.928      19.430         ISP/judge_single0_inst/feature_inst/_N619
 CLMA_30_329/Y0                    td                    0.282      19.712 r       ISP/judge_single0_inst/feature_inst/N34_sel23[11]/gateop_perm/Z
                                   net (fanout=3)        1.276      20.988         ISP/judge_single0_inst/feature_inst/_N643
 CLMA_14_364/COUT                  td                    0.326      21.314 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.314         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      21.374 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      21.374         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [18]
 CLMA_14_368/Y3                    td                    0.340      21.714 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.766      22.480         _N36             
                                                         0.382      22.862 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      22.862         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [1]
 CLMA_22_348/Y3                    td                    0.380      23.242 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        0.904      24.146         ISP/judge_single0_inst/feature_inst/_N683
                                                         0.382      24.528 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_0/gateop_A2/Cout
                                                         0.000      24.528         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [2]
 CLMA_18_360/COUT                  td                    0.097      24.625 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.625         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [6]
                                                         0.060      24.685 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_4/gateop_A2/Cout
                                                         0.000      24.685         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [10]
 CLMA_18_364/COUT                  td                    0.097      24.782 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.782         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [14]
                                                         0.060      24.842 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      24.842         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [18]
 CLMA_18_368/Y3                    td                    0.340      25.182 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.765      25.947         _N35             
                                                         0.382      26.329 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      26.329         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [1]
 CLMS_26_349/COUT                  td                    0.097      26.426 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.426         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      26.486 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      26.486         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [5]
 CLMS_26_353/COUT                  td                    0.097      26.583 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.583         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      26.643 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      26.643         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [9]
 CLMS_26_357/COUT                  td                    0.097      26.740 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.740         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      26.800 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      26.800         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [13]
 CLMS_26_361/COUT                  td                    0.097      26.897 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.897         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      26.957 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      26.957         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [17]
 CLMS_26_365/Y3                    td                    0.380      27.337 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.230      28.567         ISP/judge_single0_inst/feature_inst/_N748
                                                         0.382      28.949 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      28.949         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt20.co [18]
 CLMA_30_344/Y3                    td                    0.340      29.289 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.752      30.041         _N34             
                                                         0.438      30.479 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      30.479         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [5]
 CLMA_30_352/COUT                  td                    0.097      30.576 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.576         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      30.636 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      30.636         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [9]
 CLMA_30_356/COUT                  td                    0.097      30.733 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.733         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [11]
                                                         0.060      30.793 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      30.793         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [13]
 CLMA_30_360/COUT                  td                    0.097      30.890 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.890         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [15]
                                                         0.060      30.950 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      30.950         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [17]
 CLMA_30_364/Y3                    td                    0.380      31.330 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.067      32.397         ISP/judge_single0_inst/feature_inst/_N797
                                                         0.382      32.779 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      32.779         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [18]
 CLMA_30_345/Y3                    td                    0.340      33.119 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.947      34.066         _N33             
                                                         0.382      34.448 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      34.448         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [1]
 CLMA_26_348/COUT                  td                    0.097      34.545 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.545         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      34.605 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      34.605         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [5]
 CLMA_26_352/COUT                  td                    0.097      34.702 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.702         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      34.762 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      34.762         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [9]
 CLMA_26_356/COUT                  td                    0.097      34.859 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.859         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      34.919 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      34.919         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [13]
 CLMA_26_360/COUT                  td                    0.097      35.016 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.016         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      35.076 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      35.076         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [17]
 CLMA_26_364/COUT                  td                    0.097      35.173 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.173         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [19]
                                                         0.060      35.233 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      35.233         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [21]
 CLMA_26_368/Y3                    td                    0.380      35.613 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.247      36.860         ISP/judge_single0_inst/feature_inst/_N850
 CLMS_26_345/Y3                    td                    0.505      37.365 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.047      38.412         _N32             
                                                         0.382      38.794 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      38.794         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [5]
 CLMA_30_353/COUT                  td                    0.097      38.891 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.891         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      38.951 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      38.951         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [9]
 CLMA_30_357/COUT                  td                    0.097      39.048 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.048         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      39.108 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      39.108         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [13]
 CLMA_30_361/COUT                  td                    0.097      39.205 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.205         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [15]
                                                         0.060      39.265 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      39.265         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [17]
 CLMA_30_365/Y3                    td                    0.380      39.645 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.207      40.852         ISP/judge_single0_inst/feature_inst/_N895
                                                         0.382      41.234 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      41.234         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [18]
 CLMA_26_344/Y3                    td                    0.340      41.574 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.929      42.503         _N31             
                                                         0.382      42.885 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      42.885         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [1]
 CLMA_22_349/COUT                  td                    0.097      42.982 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.982         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      43.042 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      43.042         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [5]
 CLMA_22_353/COUT                  td                    0.097      43.139 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.139         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      43.199 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      43.199         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [9]
 CLMA_22_357/COUT                  td                    0.097      43.296 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.296         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      43.356 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      43.356         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [13]
 CLMA_22_361/COUT                  td                    0.097      43.453 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.453         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [15]
                                                         0.060      43.513 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      43.513         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [17]
 CLMA_22_365/COUT                  td                    0.097      43.610 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.610         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [19]
 CLMA_22_369/Y1                    td                    0.381      43.991 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.574      46.565         ISP/judge_single0_inst/feature_inst/_N946
 CLMS_46_305/Y3                    td                    0.508      47.073 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.892      48.965         _N30             
                                                         0.438      49.403 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      49.403         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [9]
 CLMS_18_357/COUT                  td                    0.097      49.500 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.500         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [11]
                                                         0.060      49.560 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      49.560         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [13]
 CLMS_18_361/COUT                  td                    0.097      49.657 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.657         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      49.717 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      49.717         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [17]
 CLMS_18_365/COUT                  td                    0.097      49.814 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.814         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [19]
 CLMS_18_369/Y1                    td                    0.381      50.195 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.331      52.526         ISP/judge_single0_inst/feature_inst/_N995
 CLMA_46_304/Y3                    td                    0.508      53.034 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.236      54.270         _N29             
                                                         0.382      54.652 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      54.652         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [1]
 CLMS_54_285/COUT                  td                    0.097      54.749 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.749         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      54.809 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      54.809         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [5]
 CLMS_54_289/Y3                    td                    0.380      55.189 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        3.502      58.691         ISP/judge_single0_inst/feature_inst/_N1030
 CLMA_86_356/COUT                  td                    0.427      59.118 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.118         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [6]
                                                         0.060      59.178 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      59.178         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [10]
 CLMA_86_360/COUT                  td                    0.097      59.275 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.275         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      59.335 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      59.335         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [18]
 CLMA_86_364/Y3                    td                    0.340      59.675 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.828      62.503         _N28             
                                                         0.438      62.941 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      62.941         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_289/COUT                  td                    0.097      63.038 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.038         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      63.098 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      63.098         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [9]
 CLMA_50_293/COUT                  td                    0.097      63.195 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.195         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [11]
 CLMA_50_297/Y1                    td                    0.381      63.576 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.669      66.245         ISP/judge_single0_inst/feature_inst/_N1085
 CLMA_78_340/COUT                  td                    0.429      66.674 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.674         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      66.734 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      66.734         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [18]
 CLMA_78_344/Y3                    td                    0.340      67.074 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.366      68.440         _N27             
 CLMA_98_352/Y1                    td                    0.563      69.003 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.623      71.626         ISP/judge_single0_inst/feature_inst/_N1126
 CLMS_78_337/COUT                  td                    0.429      72.055 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.055         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [6]
                                                         0.060      72.115 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      72.115         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [10]
 CLMS_78_341/COUT                  td                    0.097      72.212 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.212         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      72.272 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      72.272         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [18]
 CLMS_78_345/Y3                    td                    0.340      72.612 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.018      73.630         _N26             
                                                         0.382      74.012 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      74.012         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [1]
 CLMS_94_349/COUT                  td                    0.097      74.109 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.109         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      74.169 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      74.169         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [5]
 CLMS_94_353/COUT                  td                    0.097      74.266 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.266         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      74.326 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      74.326         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [9]
 CLMS_94_357/Y3                    td                    0.380      74.706 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.349      77.055         ISP/judge_single0_inst/feature_inst/_N1181
                                                         0.382      77.437 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      77.437         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [10]
 CLMA_82_340/COUT                  td                    0.097      77.534 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.534         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      77.594 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      77.594         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [18]
 CLMA_82_344/Y3                    td                    0.340      77.934 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.015      79.949         _N25             
                                                         0.438      80.387 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      80.387         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [9]
 CLMA_58_293/COUT                  td                    0.097      80.484 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.484         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      80.544 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      80.544         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [13]
 CLMA_58_297/COUT                  td                    0.097      80.641 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.641         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [15]
                                                         0.060      80.701 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      80.701         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [17]
 CLMA_58_301/COUT                  td                    0.097      80.798 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.798         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [19]
                                                         0.060      80.858 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Cout
                                                         0.000      80.858         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [21]
 CLMA_58_305/Y3                    td                    0.380      81.238 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        2.795      84.033         ISP/judge_single0_inst/feature_inst/_N1242
 CLMA_82_345/Y3                    td                    0.505      84.538 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.591      85.129         _N24             
                                                         0.438      85.567 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      85.567         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [5]
 CLMS_78_353/COUT                  td                    0.097      85.664 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.664         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      85.724 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      85.724         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [9]
 CLMS_78_357/COUT                  td                    0.097      85.821 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.821         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [11]
 CLMS_78_361/Y0                    td                    0.198      86.019 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.946      88.965         ISP/judge_single0_inst/feature_inst/_N1280
 CLMS_86_341/COUT                  td                    0.326      89.291 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.291         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [14]
                                                         0.060      89.351 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      89.351         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [18]
 CLMS_86_345/Y3                    td                    0.340      89.691 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.807      90.498         _N23             
                                                         0.438      90.936 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      90.936         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [5]
 CLMA_82_352/COUT                  td                    0.097      91.033 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.033         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      91.093 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      91.093         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [9]
 CLMA_82_356/Y2                    td                    0.198      91.291 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.831      93.122         ISP/judge_single0_inst/feature_inst/_N1327
                                                         0.281      93.403 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      93.403         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [10]
 CLMA_90_340/COUT                  td                    0.097      93.500 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.500         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      93.560 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      93.560         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [18]
 CLMA_90_344/Y3                    td                    0.340      93.900 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.943      94.843         _N22             
                                                         0.438      95.281 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      95.281         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [9]
 CLMS_86_357/COUT                  td                    0.097      95.378 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.378         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [11]
 CLMS_86_361/Y0                    td                    0.198      95.576 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.300      97.876         ISP/judge_single0_inst/feature_inst/_N1378
 CLMA_90_341/COUT                  td                    0.326      98.202 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.202         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [14]
                                                         0.060      98.262 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      98.262         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [18]
 CLMA_90_345/Y3                    td                    0.340      98.602 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.912      99.514         _N21             
                                                         0.438      99.952 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      99.952         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [5]
 CLMA_94_352/COUT                  td                    0.097     100.049 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.049         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     100.109 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     100.109         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [9]
 CLMA_94_356/Y2                    td                    0.198     100.307 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.580     101.887         ISP/judge_single0_inst/feature_inst/_N1425
                                                         0.281     102.168 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000     102.168         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [10]
 CLMA_102_356/COUT                 td                    0.097     102.265 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.265         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [14]
                                                         0.060     102.325 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     102.325         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [18]
 CLMA_102_360/Y3                   td                    0.340     102.665 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.600     103.265         _N20             
                                                         0.382     103.647 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     103.647         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [1]
 CLMA_98_349/COUT                  td                    0.097     103.744 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.744         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [3]
 CLMA_98_353/Y1                    td                    0.381     104.125 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.312     106.437         ISP/judge_single0_inst/feature_inst/_N1469
 CLMS_94_337/COUT                  td                    0.429     106.866 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.866         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [6]
                                                         0.060     106.926 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000     106.926         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [10]
 CLMS_94_341/COUT                  td                    0.097     107.023 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.023         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     107.083 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     107.083         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [18]
 CLMS_94_345/Y3                    td                    0.340     107.423 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.760     108.183         _N19             
                                                         0.438     108.621 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     108.621         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [5]
 CLMA_90_352/COUT                  td                    0.097     108.718 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.718         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     108.778 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     108.778         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [9]
 CLMA_90_356/COUT                  td                    0.097     108.875 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.875         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     108.935 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     108.935         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [13]
 CLMA_90_360/COUT                  td                    0.097     109.032 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.032         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [15]
                                                         0.060     109.092 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000     109.092         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [17]
 CLMA_90_364/COUT                  td                    0.097     109.189 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.189         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [19]
 CLMA_90_368/Y1                    td                    0.381     109.570 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.303     111.873         ISP/judge_single0_inst/feature_inst/_N1534
 CLMS_86_333/Y3                    td                    0.508     112.381 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.982     113.363         _N18             
                                                         0.382     113.745 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     113.745         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [1]
 CLMA_82_349/COUT                  td                    0.097     113.842 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     113.842         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [3]
 CLMA_82_353/Y1                    td                    0.381     114.223 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Y1
                                   net (fanout=5)        1.527     115.750         ISP/judge_single0_inst/feature_inst/_N1567
                                                         0.387     116.137 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_5/gateop_A2/Cout
                                                         0.000     116.137         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [6]
 CLMA_90_353/COUT                  td                    0.097     116.234 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.234         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [8]
                                                         0.060     116.294 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_9/gateop_A2/Cout
                                                         0.000     116.294         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [10]
 CLMA_90_357/COUT                  td                    0.097     116.391 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.391         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [12]
 CLMA_90_361/Y1                    td                    0.381     116.772 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_13/gateop_A2/Y1
                                   net (fanout=2)        2.961     119.733         ISP/judge_single0_inst/feature_inst/_N1601
 CLMA_58_277/Y3                    td                    0.377     120.110 r       ISP/judge_single0_inst/feature_inst/N34_sel3[13]/gateop_perm/Z
                                   net (fanout=3)        3.155     123.265         ISP/judge_single0_inst/feature_inst/_N1625
 CLMA_106_364/COUT                 td                    0.326     123.591 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     123.591         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     123.651 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     123.651         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [18]
 CLMA_106_368/Y3                   td                    0.340     123.991 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       2.112     126.103         _N16             
 CLMA_70_292/Y1                    td                    0.209     126.312 r       ISP/judge_single0_inst/feature_inst/N34_sel2[10]/gateop_perm/Z
                                   net (fanout=4)        2.254     128.566         ISP/judge_single0_inst/feature_inst/_N1671
 CLMA_106_357/COUT                 td                    0.431     128.997 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.997         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [12]
                                                         0.060     129.057 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     129.057         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [14]
 CLMA_106_361/COUT                 td                    0.097     129.154 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     129.154         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [16]
                                                         0.060     129.214 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     129.214         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [18]
 CLMA_106_365/COUT                 td                    0.097     129.311 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     129.311         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [20]
                                                         0.060     129.371 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Cout
                                                         0.000     129.371         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [22]
 CLMA_106_369/Y2                   td                    0.198     129.569 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_23/gateop_perm/Y
                                   net (fanout=1)        1.023     130.592         ISP/judge_single0_inst/feature_inst/_N1708
 CLMA_102_348/Y0                   td                    0.383     130.975 r       ISP/judge_single0_inst/feature_inst/N34_sel1[22]/gateop_perm/Z
                                   net (fanout=1)        0.419     131.394         ISP/judge_single0_inst/feature_inst/_N1732
 CLMA_106_345/D3                                                           r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13

 Data arrival time                                                 131.394         Logic Levels: 113
                                                                                   Logic: 42.078ns(33.933%), Route: 81.924ns(66.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.567      21.680         video_clk        
 CLMA_106_345/CLK                                                          r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.519                          
 clock uncertainty                                      -0.150      22.369                          

 Setup time                                             -0.465      21.904                          

 Data required time                                                 21.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.904                          
 Data arrival time                                                -131.394                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -109.490                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK
Endpoint    : ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.296
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.824       7.392         video_clk        
 CLMA_22_321/CLK                                                           r       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK

 CLMA_22_321/Q0                    tco                   0.261       7.653 r       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/Q
                                   net (fanout=15)       3.411      11.064         ISP/judge_single0_inst/feature_inst/b1 [15]
 APM_110_200/P[19]                 td                    2.255      13.319 r       ISP/judge_single0_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        2.190      15.509         ISP/judge_single0_inst/feature_inst/_N19
 CLMA_58_276/Y1                    td                    0.276      15.785 r       ISP/judge_single0_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.742      17.527         ISP/judge_single0_inst/feature_inst/N24 [19]
                                                         0.281      17.808 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      17.808         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [2]
 CLMA_14_349/COUT                  td                    0.097      17.905 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.905         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      17.965 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      17.965         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [6]
 CLMA_14_353/COUT                  td                    0.097      18.062 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.062         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      18.122 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      18.122         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [10]
 CLMA_14_357/Y3                    td                    0.380      18.502 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y1
                                   net (fanout=1)        0.928      19.430         ISP/judge_single0_inst/feature_inst/_N619
 CLMA_30_329/Y0                    td                    0.282      19.712 r       ISP/judge_single0_inst/feature_inst/N34_sel23[11]/gateop_perm/Z
                                   net (fanout=3)        1.276      20.988         ISP/judge_single0_inst/feature_inst/_N643
 CLMA_14_364/COUT                  td                    0.326      21.314 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.314         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      21.374 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      21.374         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [18]
 CLMA_14_368/Y3                    td                    0.340      21.714 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.766      22.480         _N36             
                                                         0.382      22.862 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      22.862         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [1]
 CLMA_22_348/Y3                    td                    0.380      23.242 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        0.904      24.146         ISP/judge_single0_inst/feature_inst/_N683
                                                         0.382      24.528 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_0/gateop_A2/Cout
                                                         0.000      24.528         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [2]
 CLMA_18_360/COUT                  td                    0.097      24.625 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.625         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [6]
                                                         0.060      24.685 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_4/gateop_A2/Cout
                                                         0.000      24.685         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [10]
 CLMA_18_364/COUT                  td                    0.097      24.782 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.782         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [14]
                                                         0.060      24.842 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      24.842         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [18]
 CLMA_18_368/Y3                    td                    0.340      25.182 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.765      25.947         _N35             
                                                         0.382      26.329 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      26.329         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [1]
 CLMS_26_349/COUT                  td                    0.097      26.426 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.426         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [3]
                                                         0.060      26.486 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      26.486         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [5]
 CLMS_26_353/COUT                  td                    0.097      26.583 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.583         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      26.643 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      26.643         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [9]
 CLMS_26_357/COUT                  td                    0.097      26.740 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.740         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      26.800 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      26.800         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [13]
 CLMS_26_361/COUT                  td                    0.097      26.897 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.897         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      26.957 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      26.957         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [17]
 CLMS_26_365/Y3                    td                    0.380      27.337 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.230      28.567         ISP/judge_single0_inst/feature_inst/_N748
                                                         0.382      28.949 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      28.949         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt20.co [18]
 CLMA_30_344/Y3                    td                    0.340      29.289 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.752      30.041         _N34             
                                                         0.438      30.479 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      30.479         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [5]
 CLMA_30_352/COUT                  td                    0.097      30.576 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.576         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      30.636 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      30.636         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [9]
 CLMA_30_356/COUT                  td                    0.097      30.733 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.733         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [11]
                                                         0.060      30.793 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      30.793         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [13]
 CLMA_30_360/COUT                  td                    0.097      30.890 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.890         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [15]
                                                         0.060      30.950 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      30.950         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [17]
 CLMA_30_364/Y3                    td                    0.380      31.330 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.067      32.397         ISP/judge_single0_inst/feature_inst/_N797
                                                         0.382      32.779 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      32.779         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [18]
 CLMA_30_345/Y3                    td                    0.340      33.119 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.947      34.066         _N33             
                                                         0.382      34.448 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      34.448         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [1]
 CLMA_26_348/COUT                  td                    0.097      34.545 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.545         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      34.605 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      34.605         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [5]
 CLMA_26_352/COUT                  td                    0.097      34.702 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.702         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      34.762 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      34.762         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [9]
 CLMA_26_356/COUT                  td                    0.097      34.859 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.859         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      34.919 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      34.919         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [13]
 CLMA_26_360/COUT                  td                    0.097      35.016 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.016         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      35.076 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      35.076         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [17]
 CLMA_26_364/COUT                  td                    0.097      35.173 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.173         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [19]
                                                         0.060      35.233 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      35.233         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [21]
 CLMA_26_368/Y3                    td                    0.380      35.613 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.247      36.860         ISP/judge_single0_inst/feature_inst/_N850
 CLMS_26_345/Y3                    td                    0.505      37.365 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.047      38.412         _N32             
                                                         0.382      38.794 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      38.794         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [5]
 CLMA_30_353/COUT                  td                    0.097      38.891 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.891         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      38.951 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      38.951         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [9]
 CLMA_30_357/COUT                  td                    0.097      39.048 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.048         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      39.108 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      39.108         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [13]
 CLMA_30_361/COUT                  td                    0.097      39.205 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.205         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [15]
                                                         0.060      39.265 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      39.265         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [17]
 CLMA_30_365/Y3                    td                    0.380      39.645 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.207      40.852         ISP/judge_single0_inst/feature_inst/_N895
                                                         0.382      41.234 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      41.234         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [18]
 CLMA_26_344/Y3                    td                    0.340      41.574 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.929      42.503         _N31             
                                                         0.382      42.885 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      42.885         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [1]
 CLMA_22_349/COUT                  td                    0.097      42.982 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.982         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      43.042 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      43.042         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [5]
 CLMA_22_353/COUT                  td                    0.097      43.139 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.139         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      43.199 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      43.199         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [9]
 CLMA_22_357/COUT                  td                    0.097      43.296 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.296         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      43.356 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      43.356         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [13]
 CLMA_22_361/COUT                  td                    0.097      43.453 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.453         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [15]
                                                         0.060      43.513 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      43.513         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [17]
 CLMA_22_365/COUT                  td                    0.097      43.610 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.610         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [19]
 CLMA_22_369/Y1                    td                    0.381      43.991 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.574      46.565         ISP/judge_single0_inst/feature_inst/_N946
 CLMS_46_305/Y3                    td                    0.508      47.073 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.892      48.965         _N30             
                                                         0.438      49.403 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      49.403         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [9]
 CLMS_18_357/COUT                  td                    0.097      49.500 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.500         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [11]
                                                         0.060      49.560 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      49.560         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [13]
 CLMS_18_361/COUT                  td                    0.097      49.657 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.657         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      49.717 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      49.717         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [17]
 CLMS_18_365/COUT                  td                    0.097      49.814 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.814         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [19]
 CLMS_18_369/Y1                    td                    0.381      50.195 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.331      52.526         ISP/judge_single0_inst/feature_inst/_N995
 CLMA_46_304/Y3                    td                    0.508      53.034 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.236      54.270         _N29             
                                                         0.382      54.652 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      54.652         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [1]
 CLMS_54_285/COUT                  td                    0.097      54.749 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.749         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      54.809 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      54.809         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [5]
 CLMS_54_289/Y3                    td                    0.380      55.189 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        3.502      58.691         ISP/judge_single0_inst/feature_inst/_N1030
 CLMA_86_356/COUT                  td                    0.427      59.118 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.118         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [6]
                                                         0.060      59.178 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      59.178         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [10]
 CLMA_86_360/COUT                  td                    0.097      59.275 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.275         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      59.335 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      59.335         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [18]
 CLMA_86_364/Y3                    td                    0.340      59.675 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.828      62.503         _N28             
                                                         0.438      62.941 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      62.941         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_289/COUT                  td                    0.097      63.038 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.038         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      63.098 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      63.098         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [9]
 CLMA_50_293/COUT                  td                    0.097      63.195 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.195         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [11]
 CLMA_50_297/Y1                    td                    0.381      63.576 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.669      66.245         ISP/judge_single0_inst/feature_inst/_N1085
 CLMA_78_340/COUT                  td                    0.429      66.674 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.674         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      66.734 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      66.734         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [18]
 CLMA_78_344/Y3                    td                    0.340      67.074 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.366      68.440         _N27             
 CLMA_98_352/Y1                    td                    0.563      69.003 r       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.623      71.626         ISP/judge_single0_inst/feature_inst/_N1126
 CLMS_78_337/COUT                  td                    0.429      72.055 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.055         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [6]
                                                         0.060      72.115 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      72.115         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [10]
 CLMS_78_341/COUT                  td                    0.097      72.212 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.212         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      72.272 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      72.272         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [18]
 CLMS_78_345/Y3                    td                    0.340      72.612 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.018      73.630         _N26             
                                                         0.382      74.012 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      74.012         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [1]
 CLMS_94_349/COUT                  td                    0.097      74.109 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.109         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      74.169 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      74.169         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [5]
 CLMS_94_353/COUT                  td                    0.097      74.266 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.266         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      74.326 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      74.326         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [9]
 CLMS_94_357/Y3                    td                    0.380      74.706 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.349      77.055         ISP/judge_single0_inst/feature_inst/_N1181
                                                         0.382      77.437 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      77.437         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [10]
 CLMA_82_340/COUT                  td                    0.097      77.534 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.534         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      77.594 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      77.594         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [18]
 CLMA_82_344/Y3                    td                    0.340      77.934 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.015      79.949         _N25             
                                                         0.438      80.387 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      80.387         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [9]
 CLMA_58_293/COUT                  td                    0.097      80.484 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.484         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      80.544 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      80.544         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [13]
 CLMA_58_297/COUT                  td                    0.097      80.641 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.641         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [15]
                                                         0.060      80.701 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      80.701         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [17]
 CLMA_58_301/COUT                  td                    0.097      80.798 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.798         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [19]
                                                         0.060      80.858 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Cout
                                                         0.000      80.858         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [21]
 CLMA_58_305/Y3                    td                    0.380      81.238 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        2.795      84.033         ISP/judge_single0_inst/feature_inst/_N1242
 CLMA_82_345/Y3                    td                    0.505      84.538 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.591      85.129         _N24             
                                                         0.438      85.567 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      85.567         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [5]
 CLMS_78_353/COUT                  td                    0.097      85.664 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.664         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      85.724 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      85.724         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [9]
 CLMS_78_357/COUT                  td                    0.097      85.821 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.821         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [11]
 CLMS_78_361/Y0                    td                    0.198      86.019 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.946      88.965         ISP/judge_single0_inst/feature_inst/_N1280
 CLMS_86_341/COUT                  td                    0.326      89.291 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.291         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [14]
                                                         0.060      89.351 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      89.351         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [18]
 CLMS_86_345/Y3                    td                    0.340      89.691 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.807      90.498         _N23             
                                                         0.438      90.936 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      90.936         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [5]
 CLMA_82_352/COUT                  td                    0.097      91.033 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.033         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      91.093 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      91.093         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [9]
 CLMA_82_356/Y2                    td                    0.198      91.291 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.831      93.122         ISP/judge_single0_inst/feature_inst/_N1327
                                                         0.281      93.403 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      93.403         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [10]
 CLMA_90_340/COUT                  td                    0.097      93.500 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.500         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      93.560 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      93.560         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [18]
 CLMA_90_344/Y3                    td                    0.340      93.900 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.943      94.843         _N22             
                                                         0.438      95.281 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      95.281         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [9]
 CLMS_86_357/COUT                  td                    0.097      95.378 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.378         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [11]
 CLMS_86_361/Y0                    td                    0.198      95.576 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.300      97.876         ISP/judge_single0_inst/feature_inst/_N1378
 CLMA_90_341/COUT                  td                    0.326      98.202 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.202         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [14]
                                                         0.060      98.262 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      98.262         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [18]
 CLMA_90_345/Y3                    td                    0.340      98.602 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.912      99.514         _N21             
                                                         0.438      99.952 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      99.952         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [5]
 CLMA_94_352/COUT                  td                    0.097     100.049 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.049         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     100.109 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     100.109         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [9]
 CLMA_94_356/Y2                    td                    0.198     100.307 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.580     101.887         ISP/judge_single0_inst/feature_inst/_N1425
                                                         0.281     102.168 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000     102.168         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [10]
 CLMA_102_356/COUT                 td                    0.097     102.265 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.265         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [14]
                                                         0.060     102.325 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     102.325         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [18]
 CLMA_102_360/Y3                   td                    0.340     102.665 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.600     103.265         _N20             
                                                         0.382     103.647 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     103.647         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [1]
 CLMA_98_349/COUT                  td                    0.097     103.744 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.744         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [3]
 CLMA_98_353/Y1                    td                    0.381     104.125 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.312     106.437         ISP/judge_single0_inst/feature_inst/_N1469
 CLMS_94_337/COUT                  td                    0.429     106.866 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.866         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [6]
                                                         0.060     106.926 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000     106.926         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [10]
 CLMS_94_341/COUT                  td                    0.097     107.023 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.023         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     107.083 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     107.083         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [18]
 CLMS_94_345/Y3                    td                    0.340     107.423 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.760     108.183         _N19             
                                                         0.438     108.621 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     108.621         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [5]
 CLMA_90_352/COUT                  td                    0.097     108.718 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.718         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     108.778 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     108.778         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [9]
 CLMA_90_356/COUT                  td                    0.097     108.875 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.875         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     108.935 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     108.935         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [13]
 CLMA_90_360/COUT                  td                    0.097     109.032 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.032         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [15]
                                                         0.060     109.092 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000     109.092         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [17]
 CLMA_90_364/COUT                  td                    0.097     109.189 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.189         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [19]
 CLMA_90_368/Y1                    td                    0.381     109.570 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.303     111.873         ISP/judge_single0_inst/feature_inst/_N1534
 CLMS_86_333/Y3                    td                    0.508     112.381 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.982     113.363         _N18             
                                                         0.382     113.745 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     113.745         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [1]
 CLMA_82_349/COUT                  td                    0.097     113.842 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     113.842         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [3]
 CLMA_82_353/Y1                    td                    0.381     114.223 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Y1
                                   net (fanout=5)        1.527     115.750         ISP/judge_single0_inst/feature_inst/_N1567
                                                         0.387     116.137 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_5/gateop_A2/Cout
                                                         0.000     116.137         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [6]
 CLMA_90_353/COUT                  td                    0.097     116.234 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.234         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [8]
                                                         0.060     116.294 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_9/gateop_A2/Cout
                                                         0.000     116.294         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [10]
 CLMA_90_357/COUT                  td                    0.097     116.391 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     116.391         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [12]
 CLMA_90_361/Y1                    td                    0.381     116.772 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_13/gateop_A2/Y1
                                   net (fanout=2)        2.961     119.733         ISP/judge_single0_inst/feature_inst/_N1601
 CLMA_58_277/Y3                    td                    0.377     120.110 r       ISP/judge_single0_inst/feature_inst/N34_sel3[13]/gateop_perm/Z
                                   net (fanout=3)        3.155     123.265         ISP/judge_single0_inst/feature_inst/_N1625
 CLMA_106_364/COUT                 td                    0.326     123.591 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     123.591         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     123.651 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     123.651         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [18]
 CLMA_106_368/Y3                   td                    0.340     123.991 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       2.112     126.103         _N16             
 CLMA_70_292/Y1                    td                    0.209     126.312 r       ISP/judge_single0_inst/feature_inst/N34_sel2[10]/gateop_perm/Z
                                   net (fanout=4)        2.511     128.823         ISP/judge_single0_inst/feature_inst/_N1671
                                                         0.382     129.205 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     129.205         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [10]
 CLMA_106_352/COUT                 td                    0.097     129.302 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     129.302         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [14]
                                                         0.060     129.362 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     129.362         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [18]
 CLMA_106_356/Y3                   td                    0.340     129.702 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.768     130.470         _N15             
 CLMA_98_344/Y2                    td                    0.284     130.754 r       ISP/judge_single0_inst/feature_inst/N34_sel1[19]/gateop_perm/Z
                                   net (fanout=1)        0.572     131.326         ISP/judge_single0_inst/feature_inst/_N1729
 CLMA_106_345/C1                                                           r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01

 Data arrival time                                                 131.326         Logic Levels: 111
                                                                                   Logic: 41.855ns(33.772%), Route: 82.079ns(66.228%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.567      21.680         video_clk        
 CLMA_106_345/CLK                                                          r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.519                          
 clock uncertainty                                      -0.150      22.369                          

 Setup time                                             -0.251      22.118                          

 Data required time                                                 22.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.118                          
 Data arrival time                                                -131.326                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -109.208                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_29[13]/opit_0_inv/CLK
Endpoint    : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_30[13]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.301
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.572       6.301         video_clk        
 CLMA_118_121/CLK                                                          r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_29[13]/opit_0_inv/CLK

 CLMA_118_121/Q0                   tco                   0.224       6.525 r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_29[13]/opit_0_inv/Q
                                   net (fanout=1)        0.178       6.703         ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_29 [13]
 CLMA_118_125/M0                                                           r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_30[13]/opit_0_inv/D

 Data arrival time                                                   6.703         Logic Levels: 0  
                                                                                   Logic: 0.224ns(55.721%), Route: 0.178ns(44.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.850       7.418         video_clk        
 CLMA_118_125/CLK                                                          r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_30[13]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.579                          
 clock uncertainty                                       0.000       6.579                          

 Hold time                                              -0.012       6.567                          

 Data required time                                                  6.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.567                          
 Data arrival time                                                  -6.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[3]/opit_0/CLK
Endpoint    : ISP/judge_single2_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/ADDRA[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.416
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.578       6.307         video_clk        
 CLMA_118_257/CLK                                                          r       ISP/judge_single0_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[3]/opit_0/CLK

 CLMA_118_257/Q2                   tco                   0.223       6.530 f       ISP/judge_single0_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[3]/opit_0/Q
                                   net (fanout=3)        0.362       6.892         ISP/judge_single2_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1 [3]
 DRM_122_228/ADA0[3]                                                       f       ISP/judge_single2_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/ADDRA[3]

 Data arrival time                                                   6.892         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.120%), Route: 0.362ns(61.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.848       7.416         video_clk        
 DRM_122_228/CLKA[0]                                                       r       ISP/judge_single2_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/CLKA
 clock pessimism                                        -0.839       6.577                          
 clock uncertainty                                       0.000       6.577                          

 Hold time                                               0.164       6.741                          

 Data required time                                                  6.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.741                          
 Data arrival time                                                  -6.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d2/opit_0/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/DIA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.437
  Launch Clock Delay      :  6.308
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.579       6.308         video_clk        
 CLMA_58_240/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d2/opit_0/CLK

 CLMA_58_240/Q1                    tco                   0.223       6.531 f       ISP/judge_single1_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d2/opit_0/Q
                                   net (fanout=1)        0.361       6.892         ISP/judge_single1_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d2
 DRM_62_248/DA0[0]                                                         f       ISP/judge_single1_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/DIA[0]

 Data arrival time                                                   6.892         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.185%), Route: 0.361ns(61.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.869       7.437         video_clk        
 DRM_62_248/CLKA[0]                                                        r       ISP/judge_single1_inst/handle_inst/area_0_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/CLKA
 clock pessimism                                        -0.839       6.598                          
 clock uncertainty                                       0.000       6.598                          

 Hold time                                               0.131       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                  -6.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.538  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[17]             tco                   1.445   19038.878 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[43]
                                   net (fanout=1)        1.730   19040.608         rd_burst_data[43]
 DRM_34_104/DB0[3]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]

 Data arrival time                                               19040.608         Logic Levels: 0  
                                                                                   Logic: 1.445ns(45.512%), Route: 1.730ns(54.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.568   19036.305         video_clk        
 DRM_34_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.903                          
 clock uncertainty                                      -0.150   19036.753                          

 Setup time                                              0.035   19036.788                          

 Data required time                                              19036.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.788                          
 Data arrival time                                              -19040.608                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.272
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[13]             tco                   1.380   19038.813 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[39]
                                   net (fanout=1)        1.635   19040.448         rd_burst_data[39]
 DRM_34_84/DB0[7]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[7]

 Data arrival time                                               19040.448         Logic Levels: 0  
                                                                                   Logic: 1.380ns(45.771%), Route: 1.635ns(54.229%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.543   19036.280         video_clk        
 DRM_34_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.878                          
 clock uncertainty                                      -0.150   19036.728                          

 Setup time                                              0.035   19036.763                          

 Data required time                                              19036.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.763                          
 Data arrival time                                              -19040.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.538  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[17]             tco                   1.426   19038.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[63]
                                   net (fanout=1)        1.569   19040.428         rd_burst_data[63]
 DRM_34_104/DB0[16]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]

 Data arrival time                                               19040.428         Logic Levels: 0  
                                                                                   Logic: 1.426ns(47.613%), Route: 1.569ns(52.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.568   19036.305         video_clk        
 DRM_34_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.903                          
 clock uncertainty                                      -0.150   19036.753                          

 Setup time                                              0.035   19036.788                          

 Data required time                                              19036.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.788                          
 Data arrival time                                              -19040.428                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.640                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.393
  Launch Clock Delay      :  6.281
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.547   19236.281         ntclkbufg_1      
 CLMA_42_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_42_100/Q1                    tco                   0.224   19236.505 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138   19236.643         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_42_101/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                               19236.643         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.825   19237.393         video_clk        
 CLMA_42_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.598   19236.795                          
 clock uncertainty                                       0.150   19236.945                          

 Hold time                                              -0.012   19236.933                          

 Data required time                                              19236.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.933                          
 Data arrival time                                              -19236.643                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.290                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.393
  Launch Clock Delay      :  6.281
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.547   19236.281         ntclkbufg_1      
 CLMA_42_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_42_100/Q0                    tco                   0.224   19236.505 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138   19236.643         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_42_101/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                               19236.643         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.825   19237.393         video_clk        
 CLMA_42_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.598   19236.795                          
 clock uncertainty                                       0.150   19236.945                          

 Hold time                                              -0.012   19236.933                          

 Data required time                                              19236.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.933                          
 Data arrival time                                              -19236.643                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.290                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.506  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.398
  Launch Clock Delay      :  6.294
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560   19236.294         ntclkbufg_1      
 CLMS_38_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_38_109/Q0                    tco                   0.223   19236.517 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.256   19236.773         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_42_104/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19236.773         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.830   19237.398         video_clk        
 CLMA_42_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.598   19236.800                          
 clock uncertainty                                       0.150   19236.950                          

 Hold time                                              -0.016   19236.934                          

 Data required time                                              19236.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.934                          
 Data arrival time                                              -19236.773                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.245
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.474      10.875         s00_axi_wready   
 CLMA_50_37/Y2                     td                    0.165      11.040 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.580      11.620         u_aq_axi_master/N5
                                                         0.276      11.896 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      11.896         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9159
 CLMA_46_48/Y2                     td                    0.198      12.094 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.578      12.672         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [2]
 CLMS_54_41/Y1                     td                    0.169      12.841 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[2]/gateop_perm/Z
                                   net (fanout=2)        0.724      13.565         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMA_54_48/COUT                   td                    0.431      13.996 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3]
                                                         0.060      14.056 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      14.056         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMA_54_52/COUT                   td                    0.095      14.151 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      14.151         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_54_56/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.151         Logic Levels: 5  
                                                                                   Logic: 2.362ns(35.159%), Route: 4.356ns(64.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511      16.245         ntclkbufg_1      
 CLMA_54_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.839      17.084                          
 clock uncertainty                                      -0.150      16.934                          

 Setup time                                             -0.171      16.763                          

 Data required time                                                 16.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.763                          
 Data arrival time                                                 -14.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.612                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        2.474      10.875         s00_axi_wready   
 CLMA_50_37/Y2                     td                    0.165      11.040 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.580      11.620         u_aq_axi_master/N5
                                                         0.276      11.896 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      11.896         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9159
 CLMA_46_48/Y3                     td                    0.380      12.276 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.590      12.866         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [3]
 CLMS_54_41/Y0                     td                    0.164      13.030 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[3]/gateop_perm/Z
                                   net (fanout=2)        0.572      13.602         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.382      13.984 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_0/gateop_A2/Cout
                                                         0.000      13.984         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [2]
 CLMA_50_49/COUT                   td                    0.095      14.079 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.079         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_50_53/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  14.079         Logic Levels: 4  
                                                                                   Logic: 2.430ns(36.563%), Route: 4.216ns(63.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.513      16.247         ntclkbufg_1      
 CLMA_50_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.839      17.086                          
 clock uncertainty                                      -0.150      16.936                          

 Setup time                                             -0.171      16.765                          

 Data required time                                                 16.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.765                          
 Data arrival time                                                 -14.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.686                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.306
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL39_RX_DATA[1]   tco                   0.784       8.217 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RVALID_1
                                   net (fanout=12)       1.664       9.881         s00_axi_rvalid   
                                                         0.276      10.157 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.157         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9123
 CLMA_30_92/COUT                   td                    0.097      10.254 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.254         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9125
                                                         0.060      10.314 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.314         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9127
 CLMA_30_96/Y3                     td                    0.380      10.694 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.008      11.702         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
 CLMA_42_120/Y2                    td                    0.216      11.918 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=3)        1.021      12.939         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/nb2 [7]
 CLMS_26_109/Y3                    td                    0.509      13.448 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.716      14.164         _N189            
 CLMA_42_120/D4                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.164         Logic Levels: 4  
                                                                                   Logic: 2.322ns(34.497%), Route: 4.409ns(65.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.572      16.306         ntclkbufg_1      
 CLMA_42_120/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.839      17.145                          
 clock uncertainty                                      -0.150      16.995                          

 Setup time                                             -0.132      16.863                          

 Data required time                                                 16.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.863                          
 Data arrival time                                                 -14.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.699                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.399
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.546       6.280         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_92/Q0                     tco                   0.223       6.503 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.245       6.748         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [0]
 DRM_34_84/ADA0[5]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   6.748         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.826       7.399         ntclkbufg_1      
 DRM_34_84/CLKA[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.065       6.334                          
 clock uncertainty                                       0.000       6.334                          

 Hold time                                               0.142       6.476                          

 Data required time                                                  6.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.476                          
 Data arrival time                                                  -6.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.399
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.546       6.280         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_30_92/Q3                     tco                   0.223       6.503 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.245       6.748         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3]
 DRM_34_84/ADA0[8]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   6.748         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.826       7.399         ntclkbufg_1      
 DRM_34_84/CLKA[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.065       6.334                          
 clock uncertainty                                       0.000       6.334                          

 Hold time                                               0.142       6.476                          

 Data required time                                                  6.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.476                          
 Data arrival time                                                  -6.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.399
  Launch Clock Delay      :  6.280
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.546       6.280         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_92/Q1                     tco                   0.223       6.503 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.246       6.749         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [1]
 DRM_34_84/ADA0[6]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]

 Data arrival time                                                   6.749         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.548%), Route: 0.246ns(52.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.826       7.399         ntclkbufg_1      
 DRM_34_84/CLKA[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.065       6.334                          
 clock uncertainty                                       0.000       6.334                          

 Hold time                                               0.142       6.476                          

 Data required time                                                  6.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.476                          
 Data arrival time                                                  -6.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.268
  Launch Clock Delay      :  3.959
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.823       3.959         cmos_pclk_g      
 CLMS_66_37/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_66_37/Q3                     tco                   0.261       4.220 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.014       5.234         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2]
 CLMA_58_41/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                                   5.234         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.471%), Route: 1.014ns(79.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.534      16.268         ntclkbufg_1      
 CLMA_58_41/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      16.268                          
 clock uncertainty                                      -0.150      16.118                          

 Setup time                                             -0.067      16.051                          

 Data required time                                                 16.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.051                          
 Data arrival time                                                  -5.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.817                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.258
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.803       3.939         cmos_pclk_g      
 CLMS_66_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_66_53/Q0                     tco                   0.261       4.200 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.987       5.187         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMA_58_48/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   5.187         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.913%), Route: 0.987ns(79.087%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.524      16.258         ntclkbufg_1      
 CLMA_58_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      16.258                          
 clock uncertainty                                      -0.150      16.108                          

 Setup time                                             -0.067      16.041                          

 Data required time                                                 16.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.041                          
 Data arrival time                                                  -5.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.854                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.264
  Launch Clock Delay      :  3.922
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.786       3.922         cmos_pclk_g      
 CLMA_50_57/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_50_57/Q1                     tco                   0.261       4.183 r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.862       5.045         read_addr_index[1]
 CLMS_38_85/M3                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   5.045         Logic Levels: 0  
                                                                                   Logic: 0.261ns(23.241%), Route: 0.862ns(76.759%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.530      16.264         ntclkbufg_1      
 CLMS_38_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      16.264                          
 clock uncertainty                                      -0.150      16.114                          

 Setup time                                             -0.067      16.047                          

 Data required time                                                 16.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.047                          
 Data arrival time                                                  -5.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.002                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.359
  Launch Clock Delay      :  3.332
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.508       3.332         cmos_pclk_g      
 CLMA_50_57/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_57/Q0                     tco                   0.224       3.556 r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.140       3.696         write_addr_index[1]
 CLMA_50_56/M1                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   3.696         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.786       7.359         ntclkbufg_1      
 CLMA_50_56/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       7.359                          
 clock uncertainty                                       0.150       7.509                          

 Hold time                                              -0.012       7.497                          

 Data required time                                                  7.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.497                          
 Data arrival time                                                  -3.696                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.801                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.385
  Launch Clock Delay      :  3.363
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.539       3.363         cmos_pclk_g      
 CLMA_58_37/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_58_37/Q0                     tco                   0.223       3.586 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.244       3.830         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7]
 CLMA_58_41/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                                   3.830         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.812       7.385         ntclkbufg_1      
 CLMA_58_41/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       7.385                          
 clock uncertainty                                       0.150       7.535                          

 Hold time                                               0.033       7.568                          

 Data required time                                                  7.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.568                          
 Data arrival time                                                  -3.830                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.738                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.386
  Launch Clock Delay      :  3.357
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.533       3.357         cmos_pclk_g      
 CLMA_50_36/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.223       3.580 f       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       3.836         write_req        
 CLMA_46_32/M2                                                             f       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   3.836         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       7.386                          
 clock uncertainty                                       0.150       7.536                          

 Hold time                                              -0.016       7.520                          

 Data required time                                                  7.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.520                          
 Data arrival time                                                  -3.836                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.684                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.310
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.840     207.400         video_clk        
 CLMA_42_112/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_42_112/Q0                    tco                   0.261     207.661 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.197     208.858         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_30_117/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                 208.858         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.901%), Route: 1.197ns(82.099%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.576     206.310         ntclkbufg_1      
 CLMA_30_117/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.598     206.908                          
 clock uncertainty                                      -0.150     206.758                          

 Setup time                                             -0.067     206.691                          

 Data required time                                                206.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.691                          
 Data arrival time                                                -208.858                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.167                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.486  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.298
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.814     207.374         video_clk        
 CLMA_30_85/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_30_85/Q2                     tco                   0.261     207.635 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.984     208.619         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_26_104/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                 208.619         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.964%), Route: 0.984ns(79.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.564     206.298         ntclkbufg_1      
 CLMA_26_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.598     206.896                          
 clock uncertainty                                      -0.150     206.746                          

 Setup time                                             -0.067     206.679                          

 Data required time                                                206.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.679                          
 Data arrival time                                                -208.619                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.940                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.295
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.862     207.422         video_clk        
 CLMS_26_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_26_121/Q3                    tco                   0.261     207.683 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.814     208.497         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_30_105/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                 208.497         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.279%), Route: 0.814ns(75.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.561     206.295         ntclkbufg_1      
 CLMA_30_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.598     206.893                          
 clock uncertainty                                      -0.150     206.743                          

 Setup time                                             -0.067     206.676                          

 Data required time                                                206.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.676                          
 Data arrival time                                                -208.497                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.821                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.412
  Launch Clock Delay      :  6.284
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.555       6.284         video_clk        
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_38_105/Q3                    tco                   0.223       6.507 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.285       6.792         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_30_105/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   6.792         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.898%), Route: 0.285ns(56.102%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.839       7.412         ntclkbufg_1      
 CLMA_30_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.598       6.814                          
 clock uncertainty                                       0.150       6.964                          

 Hold time                                              -0.016       6.948                          

 Data required time                                                  6.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.948                          
 Data arrival time                                                  -6.792                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.156                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.400
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.536       6.265         video_clk        
 CLMA_30_85/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_30_85/Q0                     tco                   0.223       6.488 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.370       6.858         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_26_92/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   6.858         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.605%), Route: 0.370ns(62.395%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.827       7.400         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.598       6.802                          
 clock uncertainty                                       0.150       6.952                          

 Hold time                                              -0.016       6.936                          

 Data required time                                                  6.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.936                          
 Data arrival time                                                  -6.858                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.078                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.412
  Launch Clock Delay      :  6.264
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.535       6.264         video_clk        
 CLMA_38_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_38_88/Q0                     tco                   0.223       6.487 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.417       6.904         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_30_105/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   6.904         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.844%), Route: 0.417ns(65.156%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.839       7.412         ntclkbufg_1      
 CLMA_30_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.598       6.814                          
 clock uncertainty                                       0.150       6.964                          

 Hold time                                              -0.016       6.948                          

 Data required time                                                  6.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.948                          
 Data arrival time                                                  -6.904                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[13]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.379
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.809       7.379         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK

 CLMA_30_41/Q2                     tco                   0.261       7.640 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=48)       3.422      11.062         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6]
 CLMA_10_188/Y1                    td                    0.178      11.240 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_13/LUT7_inst_perm/Z
                                   net (fanout=1)        2.286      13.526         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [13]
 CLMA_30_89/Y3                     td                    0.276      13.802 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[13]/gateop_perm/Z
                                   net (fanout=1)        1.598      15.400         u_ipsl_hmic_h_top/ddrc_pwdata [13]
 HMEMC_16_1/SRB_IOL3_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[13]

 Data arrival time                                                  15.400         Logic Levels: 2  
                                                                                   Logic: 0.715ns(8.914%), Route: 7.306ns(91.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -0.913      26.305                          

 Data required time                                                 26.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.305                          
 Data arrival time                                                 -15.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.379
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.809       7.379         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_30_41/Q0                     tco                   0.261       7.640 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.981       8.621         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMS_26_17/Y2                     td                    0.389       9.010 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.595       9.605         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N22929
 CLMS_26_37/Y3                     td                    0.169       9.774 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.802      10.576         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_64/Y2                     td                    0.216      10.792 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]_3/gateop_perm/Z
                                   net (fanout=40)       1.181      11.973         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19899
 CLMA_42_108/Y3                    td                    0.377      12.350 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.731      14.081         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  14.081         Logic Levels: 4  
                                                                                   Logic: 1.412ns(21.068%), Route: 5.290ns(78.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -2.004      25.214                          

 Data required time                                                 25.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.214                          
 Data arrival time                                                 -14.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[26]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.814       7.384         ntclkbufg_0      
 CLMA_30_37/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_37/Q1                     tco                   0.261       7.645 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=170)      3.861      11.506         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1]
 CLMS_18_197/Y1                    td                    0.435      11.941 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_26/LUT7_inst_perm/Z
                                   net (fanout=1)        1.668      13.609         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [26]
 CLMA_42_108/Y1                    td                    0.169      13.778 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[26]/gateop_perm/Z
                                   net (fanout=1)        1.582      15.360         u_ipsl_hmic_h_top/ddrc_pwdata [26]
 HMEMC_16_1/SRB_IOL2_TX_DATA[6]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[26]

 Data arrival time                                                  15.360         Logic Levels: 2  
                                                                                   Logic: 0.865ns(10.845%), Route: 7.111ns(89.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -0.543      26.675                          

 Data required time                                                 26.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.675                          
 Data arrival time                                                 -15.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.407
  Launch Clock Delay      :  6.290
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.559       6.290         ntclkbufg_0      
 CLMA_58_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK

 CLMA_58_20/Q0                     tco                   0.224       6.514 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/Q
                                   net (fanout=3)        0.142       6.656         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [1]
 CLMA_58_21/M1                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/D

 Data arrival time                                                   6.656         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837       7.407         ntclkbufg_0      
 CLMA_58_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.323                          
 clock uncertainty                                       0.000       6.323                          

 Hold time                                              -0.012       6.311                          

 Data required time                                                  6.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.311                          
 Data arrival time                                                  -6.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.409
  Launch Clock Delay      :  6.292
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.561       6.292         ntclkbufg_0      
 CLMA_30_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK

 CLMA_30_17/Q3                     tco                   0.224       6.516 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/Q
                                   net (fanout=1)        0.138       6.654         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl
 CLMA_30_17/M1                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/D

 Data arrival time                                                   6.654         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.839       7.409         ntclkbufg_0      
 CLMA_30_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.292                          
 clock uncertainty                                       0.000       6.292                          

 Hold time                                              -0.012       6.280                          

 Data required time                                                  6.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.280                          
 Data arrival time                                                  -6.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.408
  Launch Clock Delay      :  6.291
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.560       6.291         ntclkbufg_0      
 CLMA_46_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/CLK

 CLMA_46_12/Q1                     tco                   0.224       6.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       6.653         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d [0]
 CLMA_46_12/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/D

 Data arrival time                                                   6.653         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.838       7.408         ntclkbufg_0      
 CLMA_46_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_update_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.291                          
 clock uncertainty                                       0.000       6.291                          

 Hold time                                              -0.012       6.279                          

 Data required time                                                  6.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.279                          
 Data arrival time                                                  -6.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.291
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.661      23.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_24/Y0                     td                    0.282      24.251 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.555      24.806         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_12/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.806         Logic Levels: 1  
                                                                                   Logic: 1.686ns(43.209%), Route: 2.216ns(56.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.560      26.291         ntclkbufg_0      
 CLMA_38_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.979                          
 clock uncertainty                                      -0.150      26.829                          

 Setup time                                             -0.277      26.552                          

 Data required time                                                 26.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.552                          
 Data arrival time                                                 -24.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.291
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.661      23.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_24/Y0                     td                    0.282      24.251 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.555      24.806         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_12/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.806         Logic Levels: 1  
                                                                                   Logic: 1.686ns(43.209%), Route: 2.216ns(56.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.560      26.291         ntclkbufg_0      
 CLMA_38_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.979                          
 clock uncertainty                                      -0.150      26.829                          

 Setup time                                             -0.277      26.552                          

 Data required time                                                 26.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.552                          
 Data arrival time                                                 -24.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.271
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.661      23.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_24/Y0                     td                    0.282      24.251 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.384      24.635         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_38_29/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.635         Logic Levels: 1  
                                                                                   Logic: 1.686ns(45.189%), Route: 2.045ns(54.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.271         ntclkbufg_0      
 CLMS_38_29/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.959                          
 clock uncertainty                                      -0.150      26.809                          

 Setup time                                             -0.277      26.532                          

 Data required time                                                 26.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.532                          
 Data arrival time                                                 -24.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.107 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.609      26.716         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_68/M3                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.716         Logic Levels: 0  
                                                                                   Logic: 1.092ns(64.198%), Route: 0.609ns(35.802%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.797      27.367         ntclkbufg_0      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.688      26.679                          
 clock uncertainty                                       0.150      26.829                          

 Hold time                                              -0.016      26.813                          

 Data required time                                                 26.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.813                          
 Data arrival time                                                 -26.716                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.682  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.385
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.028      27.073         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_42_28/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.073         Logic Levels: 0  
                                                                                   Logic: 1.030ns(50.049%), Route: 1.028ns(49.951%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.815      27.385         ntclkbufg_0      
 CLMA_42_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.697                          
 clock uncertainty                                       0.150      26.847                          

 Hold time                                              -0.081      26.766                          

 Data required time                                                 26.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.766                          
 Data arrival time                                                 -27.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.388
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.065      27.155         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_38_29/A0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.155         Logic Levels: 0  
                                                                                   Logic: 1.075ns(50.234%), Route: 1.065ns(49.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.818      27.388         ntclkbufg_0      
 CLMS_38_29/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.700                          
 clock uncertainty                                       0.150      26.850                          

 Hold time                                              -0.125      26.725                          

 Data required time                                                 26.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.725                          
 Data arrival time                                                 -27.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.717  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.420
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.850       7.420         ntclkbufg_0      
 CLMA_42_0/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_42_0/Q0                      tco                   0.261       7.681 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.374       9.055         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMS_26_65/Y1                     td                    0.276       9.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.587       9.918         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.918         Logic Levels: 1  
                                                                                   Logic: 0.537ns(21.497%), Route: 1.961ns(78.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -9.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.666                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.656  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.069       8.689         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.689         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.624%), Route: 1.069ns(80.376%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.707  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.410
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.840       7.410         ntclkbufg_0      
 CLMA_42_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_42_8/Q0                      tco                   0.261       7.671 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.690       9.361         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   9.361         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.378%), Route: 1.690ns(86.622%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.122      10.675                          

 Data required time                                                 10.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.675                          
 Data arrival time                                                  -9.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.255
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.524       6.255         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_73/Q0                     tco                   0.223       6.478 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.404       6.882         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.882         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.566%), Route: 0.404ns(64.434%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.532       5.898                          

 Data required time                                                  5.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.898                          
 Data arrival time                                                  -6.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.534       6.265         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_41/Q0                     tco                   0.223       6.488 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.631       7.119         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   7.119         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.112%), Route: 0.631ns(73.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.651       6.017                          

 Data required time                                                  6.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.017                          
 Data arrival time                                                  -7.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.256
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.525       6.256         ntclkbufg_0      
 CLMS_38_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_38_41/Q1                     tco                   0.223       6.479 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.716       7.195         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   7.195         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.749%), Route: 0.716ns(76.251%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -7.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.755
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       5.344      12.982         nt_ddr_init_done 
 CLMA_138_281/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  12.982         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.657%), Route: 5.344ns(95.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.563      23.755         sys_clk_g        
 CLMA_138_281/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.372      24.127                          
 clock uncertainty                                      -0.050      24.077                          

 Recovery time                                          -0.277      23.800                          

 Data required time                                                 23.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.800                          
 Data arrival time                                                 -12.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.756
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       5.336      12.974         nt_ddr_init_done 
 CLMA_126_272/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.974         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.663%), Route: 5.336ns(95.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.564      23.756         sys_clk_g        
 CLMA_126_272/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.128                          
 clock uncertainty                                      -0.050      24.078                          

 Recovery time                                          -0.277      23.801                          

 Data required time                                                 23.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.801                          
 Data arrival time                                                 -12.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.756
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       5.336      12.974         nt_ddr_init_done 
 CLMA_126_272/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.974         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.663%), Route: 5.336ns(95.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.564      23.756         sys_clk_g        
 CLMA_126_272/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.128                          
 clock uncertainty                                      -0.050      24.078                          

 Recovery time                                          -0.277      23.801                          

 Data required time                                                 23.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.801                          
 Data arrival time                                                 -12.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.389
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.224       6.484 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       3.373       9.857         nt_ddr_init_done 
 CLMA_138_213/RS                                                           r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   9.857         Logic Levels: 0  
                                                                                   Logic: 0.224ns(6.227%), Route: 3.373ns(93.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.825       4.389         sys_clk_g        
 CLMA_138_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.372       4.017                          
 clock uncertainty                                       0.050       4.067                          

 Removal time                                           -0.223       3.844                          

 Data required time                                                  3.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.844                          
 Data arrival time                                                  -9.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.013                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.224       6.484 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       3.422       9.906         nt_ddr_init_done 
 CLMA_118_261/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.906         Logic Levels: 0  
                                                                                   Logic: 0.224ns(6.144%), Route: 3.422ns(93.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.854       4.418         sys_clk_g        
 CLMA_118_261/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.046                          
 clock uncertainty                                       0.050       4.096                          

 Removal time                                           -0.223       3.873                          

 Data required time                                                  3.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.873                          
 Data arrival time                                                  -9.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.033                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.224       6.484 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       3.422       9.906         nt_ddr_init_done 
 CLMA_118_261/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.906         Logic Levels: 0  
                                                                                   Logic: 0.224ns(6.144%), Route: 3.422ns(93.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.854       4.418         sys_clk_g        
 CLMA_118_261/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.046                          
 clock uncertainty                                       0.050       4.096                          

 Removal time                                           -0.223       3.873                          

 Data required time                                                  3.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.873                          
 Data arrival time                                                  -9.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.033                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.713       8.360         frame_read_write_m0/write_fifo_aclr
 CLMA_58_25/RSCO                   td                    0.118       8.478 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.478         _N277            
 CLMA_58_29/RSCO                   td                    0.089       8.567 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.567         _N276            
 CLMA_58_33/RSCO                   td                    0.089       8.656 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       8.656         _N275            
 CLMA_58_37/RSCO                   td                    0.089       8.745 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.745         _N274            
 CLMA_58_41/RSCO                   td                    0.089       8.834 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.834         _N273            
 CLMA_58_45/RSCO                   td                    0.089       8.923 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.923         _N272            
 CLMA_58_49/RSCO                   td                    0.089       9.012 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.012         _N271            
 CLMA_58_53/RSCO                   td                    0.089       9.101 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.101         _N270            
 CLMA_58_57/RSCO                   td                    0.089       9.190 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.190         _N269            
 CLMA_58_65/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/RS

 Data arrival time                                                   9.190         Logic Levels: 9  
                                                                                   Logic: 1.091ns(60.477%), Route: 0.713ns(39.523%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.514      13.338         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.000      13.338                          
 clock uncertainty                                      -0.050      13.288                          

 Recovery time                                           0.000      13.288                          

 Data required time                                                 13.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.288                          
 Data arrival time                                                  -9.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.098                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.713       8.360         frame_read_write_m0/write_fifo_aclr
 CLMA_58_25/RSCO                   td                    0.118       8.478 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.478         _N277            
 CLMA_58_29/RSCO                   td                    0.089       8.567 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.567         _N276            
 CLMA_58_33/RSCO                   td                    0.089       8.656 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       8.656         _N275            
 CLMA_58_37/RSCO                   td                    0.089       8.745 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.745         _N274            
 CLMA_58_41/RSCO                   td                    0.089       8.834 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.834         _N273            
 CLMA_58_45/RSCO                   td                    0.089       8.923 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.923         _N272            
 CLMA_58_49/RSCO                   td                    0.089       9.012 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.012         _N271            
 CLMA_58_53/RSCO                   td                    0.089       9.101 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.101         _N270            
 CLMA_58_57/RSCO                   td                    0.089       9.190 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.190         _N269            
 CLMA_58_65/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.190         Logic Levels: 9  
                                                                                   Logic: 1.091ns(60.477%), Route: 0.713ns(39.523%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.514      13.338         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      13.338                          
 clock uncertainty                                      -0.050      13.288                          

 Recovery time                                           0.000      13.288                          

 Data required time                                                 13.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.288                          
 Data arrival time                                                  -9.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.098                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.338
  Launch Clock Delay      :  7.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.813       7.386         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.261       7.647 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.713       8.360         frame_read_write_m0/write_fifo_aclr
 CLMA_58_25/RSCO                   td                    0.118       8.478 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.478         _N277            
 CLMA_58_29/RSCO                   td                    0.089       8.567 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.567         _N276            
 CLMA_58_33/RSCO                   td                    0.089       8.656 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       8.656         _N275            
 CLMA_58_37/RSCO                   td                    0.089       8.745 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.745         _N274            
 CLMA_58_41/RSCO                   td                    0.089       8.834 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.834         _N273            
 CLMA_58_45/RSCO                   td                    0.089       8.923 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.923         _N272            
 CLMA_58_49/RSCO                   td                    0.089       9.012 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.012         _N271            
 CLMA_58_53/RSCO                   td                    0.089       9.101 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.101         _N270            
 CLMA_58_57/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.101         Logic Levels: 8  
                                                                                   Logic: 1.002ns(58.426%), Route: 0.713ns(41.574%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.514      13.338         cmos_pclk_g      
 CLMA_58_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      13.338                          
 clock uncertainty                                      -0.050      13.288                          

 Recovery time                                           0.000      13.288                          

 Data required time                                                 13.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.288                          
 Data arrival time                                                  -9.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.187                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.955
  Launch Clock Delay      :  6.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.535       6.269         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.223       6.492 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.273       6.765         frame_read_write_m0/write_fifo_aclr
 CLMA_54_32/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS

 Data arrival time                                                   6.765         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.819       3.955         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.955                          
 clock uncertainty                                       0.050       4.005                          

 Removal time                                           -0.211       3.794                          

 Data required time                                                  3.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.794                          
 Data arrival time                                                  -6.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.971                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.955
  Launch Clock Delay      :  6.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.535       6.269         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.223       6.492 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.273       6.765         frame_read_write_m0/write_fifo_aclr
 CLMA_54_32/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS

 Data arrival time                                                   6.765         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.819       3.955         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       3.955                          
 clock uncertainty                                       0.050       4.005                          

 Removal time                                           -0.211       3.794                          

 Data required time                                                  3.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.794                          
 Data arrival time                                                  -6.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.971                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.955
  Launch Clock Delay      :  6.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.535       6.269         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.223       6.492 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.273       6.765         frame_read_write_m0/write_fifo_aclr
 CLMA_54_32/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS

 Data arrival time                                                   6.765         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.819       3.955         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                         0.000       3.955                          
 clock uncertainty                                       0.050       4.005                          

 Removal time                                           -0.211       3.794                          

 Data required time                                                  3.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.794                          
 Data arrival time                                                  -6.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.971                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.269
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857   19037.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261   19037.691 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       1.203   19038.894         frame_read_write_m0/read_fifo_aclr
 CLMS_38_93/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/RS

 Data arrival time                                               19038.894         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.828%), Route: 1.203ns(82.172%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.540   19036.277         video_clk        
 CLMS_38_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.598   19036.875                          
 clock uncertainty                                      -0.150   19036.725                          

 Recovery time                                          -0.277   19036.448                          

 Data required time                                              19036.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.448                          
 Data arrival time                                              -19038.894                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.446                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.293
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857   19037.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261   19037.691 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       1.212   19038.903         frame_read_write_m0/read_fifo_aclr
 CLMS_26_105/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                               19038.903         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.719%), Route: 1.212ns(82.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.564   19036.301         video_clk        
 CLMS_26_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.598   19036.899                          
 clock uncertainty                                      -0.150   19036.749                          

 Recovery time                                          -0.277   19036.472                          

 Data required time                                              19036.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.472                          
 Data arrival time                                              -19038.903                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.431                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.568  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.264
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857   19037.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261   19037.691 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       1.161   19038.852         frame_read_write_m0/read_fifo_aclr
 CLMA_38_88/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               19038.852         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.354%), Route: 1.161ns(81.646%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.535   19036.272         video_clk        
 CLMA_38_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.870                          
 clock uncertainty                                      -0.150   19036.720                          

 Recovery time                                          -0.277   19036.443                          

 Data required time                                              19036.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.443                          
 Data arrival time                                              -19038.852                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.409                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.413
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579   19236.313         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.223   19236.536 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.649   19237.185         frame_read_write_m0/read_fifo_aclr
 CLMA_42_112/RSCO                  td                    0.113   19237.298 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000   19237.298         _N215            
 CLMA_42_116/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                               19237.298         Logic Levels: 1  
                                                                                   Logic: 0.336ns(34.112%), Route: 0.649ns(65.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.845   19237.413         video_clk        
 CLMA_42_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.815                          
 clock uncertainty                                       0.150   19236.965                          

 Removal time                                            0.000   19236.965                          

 Data required time                                              19236.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.965                          
 Data arrival time                                              -19237.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.519  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.430
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579   19236.313         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.223   19236.536 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.588   19237.124         frame_read_write_m0/read_fifo_aclr
 CLMS_26_113/RSCO                  td                    0.113   19237.237 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000   19237.237         _N230            
 CLMS_26_117/RSCO                  td                    0.078   19237.315 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000   19237.315         _N229            
 CLMS_26_121/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                               19237.315         Logic Levels: 2  
                                                                                   Logic: 0.414ns(41.317%), Route: 0.588ns(58.683%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.862   19237.430         video_clk        
 CLMS_26_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.832                          
 clock uncertainty                                       0.150   19236.982                          

 Removal time                                            0.000   19236.982                          

 Data required time                                              19236.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.982                          
 Data arrival time                                              -19237.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.502  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.413
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579   19236.313         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.223   19236.536 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.649   19237.185         frame_read_write_m0/read_fifo_aclr
 CLMA_42_112/RSCO                  td                    0.113   19237.298 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000   19237.298         _N215            
 CLMA_42_116/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                               19237.298         Logic Levels: 1  
                                                                                   Logic: 0.336ns(34.112%), Route: 0.649ns(65.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.845   19237.413         video_clk        
 CLMA_42_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.815                          
 clock uncertainty                                       0.150   19236.965                          

 Removal time                                            0.000   19236.965                          

 Data required time                                              19236.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.965                          
 Data arrival time                                              -19237.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.298
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       1.212       8.903         frame_read_write_m0/read_fifo_aclr
 CLMA_26_104/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   8.903         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.719%), Route: 1.212ns(82.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.564      16.298         ntclkbufg_1      
 CLMA_26_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                         0.839      17.137                          
 clock uncertainty                                      -0.150      16.987                          

 Recovery time                                          -0.277      16.710                          

 Data required time                                                 16.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.710                          
 Data arrival time                                                  -8.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.298
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       1.212       8.903         frame_read_write_m0/read_fifo_aclr
 CLMA_26_104/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/RS

 Data arrival time                                                   8.903         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.719%), Route: 1.212ns(82.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.564      16.298         ntclkbufg_1      
 CLMA_26_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.839      17.137                          
 clock uncertainty                                      -0.150      16.987                          

 Recovery time                                          -0.277      16.710                          

 Data required time                                                 16.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.710                          
 Data arrival time                                                  -8.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.298
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       1.212       8.903         frame_read_write_m0/read_fifo_aclr
 CLMA_26_104/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RS

 Data arrival time                                                   8.903         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.719%), Route: 1.212ns(82.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.564      16.298         ntclkbufg_1      
 CLMA_26_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                         0.839      17.137                          
 clock uncertainty                                      -0.150      16.987                          

 Recovery time                                          -0.277      16.710                          

 Data required time                                                 16.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.710                          
 Data arrival time                                                  -8.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.807                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579       6.313         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.223       6.536 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.378       6.914         frame_read_write_m0/read_fifo_aclr
 CLMA_30_120/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RS

 Data arrival time                                                   6.914         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.105%), Route: 0.378ns(62.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.859       7.432         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
 clock pessimism                                        -0.839       6.593                          
 clock uncertainty                                       0.000       6.593                          

 Removal time                                           -0.211       6.382                          

 Data required time                                                  6.382                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.382                          
 Data arrival time                                                  -6.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.532                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.422
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579       6.313         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.223       6.536 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.494       7.030         frame_read_write_m0/read_fifo_aclr
 CLMA_30_108/RSCO                  td                    0.113       7.143 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.143         _N262            
 CLMA_30_112/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RS

 Data arrival time                                                   7.143         Logic Levels: 1  
                                                                                   Logic: 0.336ns(40.482%), Route: 0.494ns(59.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.849       7.422         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.839       6.583                          
 clock uncertainty                                       0.000       6.583                          

 Removal time                                            0.000       6.583                          

 Data required time                                                  6.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.583                          
 Data arrival time                                                  -7.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.560                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.430
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579       6.313         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.223       6.536 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.588       7.124         frame_read_write_m0/read_fifo_aclr
 CLMA_26_112/RSCO                  td                    0.113       7.237 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.237         _N251            
 CLMA_26_116/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

 Data arrival time                                                   7.237         Logic Levels: 1  
                                                                                   Logic: 0.336ns(36.364%), Route: 0.588ns(63.636%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.839       6.591                          
 clock uncertainty                                       0.000       6.591                          

 Removal time                                            0.000       6.591                          

 Data required time                                                  6.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.591                          
 Data arrival time                                                  -7.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.270
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.261       7.680 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       1.842       9.522         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS

 Data arrival time                                                   9.522         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.411%), Route: 1.842ns(87.589%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539      26.270         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/CLK
 clock pessimism                                         1.065      27.335                          
 clock uncertainty                                      -0.150      27.185                          

 Recovery time                                          -0.277      26.908                          

 Data required time                                                 26.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.908                          
 Data arrival time                                                  -9.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.241
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.261       7.680 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       1.553       9.233         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_68/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/RS

 Data arrival time                                                   9.233         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.388%), Route: 1.553ns(85.612%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.510      26.241         ntclkbufg_0      
 CLMA_38_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK
 clock pessimism                                         1.065      27.306                          
 clock uncertainty                                      -0.150      27.156                          

 Recovery time                                          -0.277      26.879                          

 Data required time                                                 26.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.879                          
 Data arrival time                                                  -9.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.646                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.419
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.261       7.680 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       1.512       9.192         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_73/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/RS

 Data arrival time                                                   9.192         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.721%), Route: 1.512ns(85.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.524      26.255         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.320                          
 clock uncertainty                                      -0.150      27.170                          

 Recovery time                                          -0.277      26.893                          

 Data required time                                                 26.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.893                          
 Data arrival time                                                  -9.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.701                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.427
  Launch Clock Delay      :  6.302
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.571       6.302         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.223       6.525 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       0.278       6.803         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_4/RS                                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/RS

 Data arrival time                                                   6.803         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.511%), Route: 0.278ns(55.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.857       7.427         ntclkbufg_0      
 CLMA_58_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/CLK
 clock pessimism                                        -1.065       6.362                          
 clock uncertainty                                       0.000       6.362                          

 Removal time                                           -0.211       6.151                          

 Data required time                                                  6.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.151                          
 Data arrival time                                                  -6.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.427
  Launch Clock Delay      :  6.302
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.571       6.302         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.223       6.525 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       0.278       6.803         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_4/RS                                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/RS

 Data arrival time                                                   6.803         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.511%), Route: 0.278ns(55.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.857       7.427         ntclkbufg_0      
 CLMA_58_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/CLK
 clock pessimism                                        -1.065       6.362                          
 clock uncertainty                                       0.000       6.362                          

 Removal time                                           -0.211       6.151                          

 Data required time                                                  6.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.151                          
 Data arrival time                                                  -6.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.405
  Launch Clock Delay      :  6.302
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.571       6.302         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.223       6.525 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       0.371       6.896         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_9/RSCO                    td                    0.104       7.000 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.000         _N1238           
 CLMA_42_13/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.000         Logic Levels: 1  
                                                                                   Logic: 0.327ns(46.848%), Route: 0.371ns(53.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.835       7.405         ntclkbufg_0      
 CLMA_42_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.065       6.340                          
 clock uncertainty                                       0.000       6.340                          

 Removal time                                            0.000       6.340                          

 Data required time                                                  6.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.340                          
 Data arrival time                                                  -7.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.660                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.258       7.635 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       4.749      12.384         nt_ddr_init_done 
 IOL_151_294/DO                    td                    0.122      12.506 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.506         ddr_init_done_obuf/ntO
 IOBD_152_294/PAD                  td                    2.287      14.793 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.075      14.868         ddr_init_done    
 C15                                                                       f       ddr_init_done (port)

 Data arrival time                                                  14.868         Logic Levels: 2  
                                                                                   Logic: 2.667ns(35.603%), Route: 4.824ns(64.397%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.840       7.410         ntclkbufg_0      
 CLMA_42_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_42_9/Q0                      tco                   0.261       7.671 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.121       9.792         nt_ddrphy_rst_done
 IOL_151_9/DO                      td                    0.128       9.920 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.920         ddrphy_rst_done_obuf/ntO
 IOBS_152_9/PAD                    td                    2.141      12.061 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.075      12.136         ddrphy_rst_done  
 P14                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  12.136         Logic Levels: 2  
                                                                                   Logic: 2.530ns(53.534%), Route: 2.196ns(46.466%)
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.828       4.392         sys_clk_g        
 CLMA_94_212/CLK                                                           r       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q1                    tco                   0.258       4.650 f       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.579       7.229         nt_uart_tx       
 IOL_151_361/DO                    td                    0.122       7.351 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.351         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.788      10.139 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084      10.223         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                  10.223         Logic Levels: 2  
                                                                                   Logic: 3.168ns(54.330%), Route: 2.663ns(45.670%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/tx_cnt6[4]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.125
  Launch Clock Delay      :  3.580
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.513       3.580         sys_clk_g        
 CLMA_78_224/CLK                                                           r       ISP/uart_test/tx_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_78_224/Q2                    tco                   0.209       3.789 r       ISP/uart_test/tx_cnt[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.420       4.209         ISP/uart_test/tx_cnt [2]
 CLMA_70_225/Y0                    td                    0.226       4.435 r       ISP/uart_test/N14_mux3_4/gateop_perm/Z
                                   net (fanout=1)        0.391       4.826         ISP/uart_test/_N11168
 CLMS_78_229/Y1                    td                    0.302       5.128 r       ISP/uart_test/N14_mux6/gateop_perm/Z
                                   net (fanout=3)        0.478       5.606         ISP/uart_test/_N9823
 CLMS_78_217/Y0                    td                    0.171       5.777 r       ISP/uart_test/N3644_1/gateop_perm/Z
                                   net (fanout=16)       0.562       6.339         ISP/uart_test/N3650
 CLMA_94_232/Y0                    td                    0.192       6.531 f       ISP/uart_test/N3756_2/gateop_perm/Z
                                   net (fanout=3)        0.687       7.218         ISP/uart_test/N3732
 CLMA_90_240/Y3                    td                    0.143       7.361 f       ISP/uart_test/N3784_3/gateop_perm/Z
                                   net (fanout=4)        2.082       9.443         ISP/uart_test/N3784
 CLMA_82_285/CE                                                            f       ISP/uart_test/tx_cnt6[4]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.443         Logic Levels: 5  
                                                                                   Logic: 1.243ns(21.201%), Route: 4.620ns(78.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.316      23.125         sys_clk_g        
 CLMA_82_285/CLK                                                           r       ISP/uart_test/tx_cnt6[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.383                          
 clock uncertainty                                      -0.050      23.333                          

 Setup time                                             -0.212      23.121                          

 Data required time                                                 23.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.121                          
 Data arrival time                                                  -9.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.678                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.567
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.500       3.567         sys_clk_g        
 CLMA_82_217/CLK                                                           r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_82_217/Q0                    tco                   0.209       3.776 r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.358       4.134         ISP/uart_test/uart_tx_inst/cycle_cnt [12]
 CLMA_82_212/Y0                    td                    0.310       4.444 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.369       4.813         ISP/uart_test/uart_tx_inst/_N23337
 CLMA_82_204/Y2                    td                    0.308       5.121 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.240       5.361         ISP/uart_test/uart_tx_inst/_N23340
 CLMA_82_204/Y1                    td                    0.135       5.496 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.494       5.990         ISP/uart_test/uart_tx_inst/N141
 CLMA_90_208/Y1                    td                    0.221       6.211 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.240       6.451         ISP/uart_test/uart_tx_inst/_N13476
 CLMA_90_208/Y2                    td                    0.132       6.583 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.363       6.946         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_90_216/Y1                    td                    0.369       7.315 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.233       7.548         ISP/uart_test/uart_tx_inst/N100
 CLMS_86_217/Y1                    td                    0.135       7.683 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.638       8.321         ISP/uart_test/uart_tx_inst/N102
                                                         0.267       8.588 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.588         ISP/uart_test/uart_tx_inst/_N8909
 CLMA_82_205/COUT                  td                    0.083       8.671 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.671         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.055       8.726 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.726         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_82_209/COUT                  td                    0.083       8.809 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.809         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.055       8.864 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.864         ISP/uart_test/uart_tx_inst/_N8917
 CLMA_82_213/COUT                  td                    0.083       8.947 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.947         ISP/uart_test/uart_tx_inst/_N8919
                                                         0.055       9.002 f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.002         ISP/uart_test/uart_tx_inst/_N8921
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.002         Logic Levels: 10 
                                                                                   Logic: 2.500ns(45.998%), Route: 2.935ns(54.002%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.304      23.113         sys_clk_g        
 CLMA_82_217/CLK                                                           r       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.454      23.567                          
 clock uncertainty                                      -0.050      23.517                          

 Setup time                                             -0.110      23.407                          

 Data required time                                                 23.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.407                          
 Data arrival time                                                  -9.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.405                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.567
  Clock Pessimism Removal :  0.454

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.500       3.567         sys_clk_g        
 CLMA_82_217/CLK                                                           r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_82_217/Q0                    tco                   0.209       3.776 r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.358       4.134         ISP/uart_test/uart_tx_inst/cycle_cnt [12]
 CLMA_82_212/Y0                    td                    0.310       4.444 r       ISP/uart_test/uart_tx_inst/N141_11/gateop_perm/Z
                                   net (fanout=1)        0.369       4.813         ISP/uart_test/uart_tx_inst/_N23337
 CLMA_82_204/Y2                    td                    0.308       5.121 r       ISP/uart_test/uart_tx_inst/N141_14/gateop_perm/Z
                                   net (fanout=1)        0.240       5.361         ISP/uart_test/uart_tx_inst/_N23340
 CLMA_82_204/Y1                    td                    0.135       5.496 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.494       5.990         ISP/uart_test/uart_tx_inst/N141
 CLMA_90_208/Y1                    td                    0.221       6.211 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.240       6.451         ISP/uart_test/uart_tx_inst/_N13476
 CLMA_90_208/Y2                    td                    0.132       6.583 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.363       6.946         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_90_216/Y1                    td                    0.369       7.315 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.233       7.548         ISP/uart_test/uart_tx_inst/N100
 CLMS_86_217/Y1                    td                    0.135       7.683 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       0.638       8.321         ISP/uart_test/uart_tx_inst/N102
                                                         0.267       8.588 r       ISP/uart_test/uart_tx_inst/cycle_cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.588         ISP/uart_test/uart_tx_inst/_N8909
 CLMA_82_205/COUT                  td                    0.083       8.671 r       ISP/uart_test/uart_tx_inst/cycle_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.671         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.055       8.726 f       ISP/uart_test/uart_tx_inst/cycle_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.726         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_82_209/COUT                  td                    0.083       8.809 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.809         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.055       8.864 f       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.864         ISP/uart_test/uart_tx_inst/_N8917
 CLMA_82_213/COUT                  td                    0.082       8.946 f       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.946         ISP/uart_test/uart_tx_inst/_N8919
 CLMA_82_217/CIN                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.946         Logic Levels: 10 
                                                                                   Logic: 2.444ns(45.436%), Route: 2.935ns(54.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.304      23.113         sys_clk_g        
 CLMA_82_217/CLK                                                           r       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.454      23.567                          
 clock uncertainty                                      -0.050      23.517                          

 Setup time                                             -0.110      23.407                          

 Data required time                                                 23.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.407                          
 Data arrival time                                                  -8.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.461                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.591
  Launch Clock Delay      :  3.133
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.324       3.133         sys_clk_g        
 CLMA_142_268/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/CLK

 CLMA_142_268/Q0                   tco                   0.197       3.330 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/opit_0_inv/Q
                                   net (fanout=2)        0.138       3.468         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 [1]
 CLMA_142_268/AD                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/D

 Data arrival time                                                   3.468         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.524       3.591         sys_clk_g        
 CLMA_142_268/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.458       3.133                          
 clock uncertainty                                       0.000       3.133                          

 Hold time                                               0.028       3.161                          

 Data required time                                                  3.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.161                          
 Data arrival time                                                  -3.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.566
  Launch Clock Delay      :  3.108
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.299       3.108         sys_clk_g        
 CLMA_98_224/CLK                                                           r       ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_224/Q0                    tco                   0.197       3.305 f       ISP/uart_test/tx_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.182       3.487         ISP/uart_test/tx_data [7]
 CLMS_94_225/AD                                                            f       ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/D

 Data arrival time                                                   3.487         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.499       3.566         sys_clk_g        
 CLMS_94_225/CLK                                                           r       ISP/uart_test/uart_tx_inst/tx_data_latch[7]/opit_0_inv/CLK
 clock pessimism                                        -0.416       3.150                          
 clock uncertainty                                       0.000       3.150                          

 Hold time                                               0.028       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                  -3.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/state_1/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.564
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.304       3.113         sys_clk_g        
 CLMA_82_216/CLK                                                           r       ISP/uart_test/uart_tx_inst/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_82_216/Q0                    tco                   0.197       3.310 f       ISP/uart_test/uart_tx_inst/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.230       3.540         ISP/uart_test/uart_tx_inst/state_0
 CLMS_86_217/A0                                                            f       ISP/uart_test/uart_tx_inst/state_1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.540         Logic Levels: 0  
                                                                                   Logic: 0.197ns(46.136%), Route: 0.230ns(53.864%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.497       3.564         sys_clk_g        
 CLMS_86_217/CLK                                                           r       ISP/uart_test/uart_tx_inst/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.306                          
 clock uncertainty                                       0.000       3.306                          

 Hold time                                              -0.082       3.224                          

 Data required time                                                  3.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.224                          
 Data arrival time                                                  -3.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.558  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.125
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       4.298      10.445         nt_ddr_init_done 
 CLMA_138_272/A2                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.445         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.574%), Route: 4.298ns(95.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.316      23.125         sys_clk_g        
 CLMA_138_272/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.383                          
 clock uncertainty                                      -0.050      23.333                          

 Setup time                                             -0.225      23.108                          

 Data required time                                                 23.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.108                          
 Data arrival time                                                 -10.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.836  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       3.389       8.748         nt_ddr_init_done 
 CLMA_138_272/A2                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.748         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.520%), Route: 3.389ns(94.480%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.516       3.583         sys_clk_g        
 CLMA_138_272/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.325                          
 clock uncertainty                                       0.050       3.375                          

 Hold time                                              -0.186       3.189                          

 Data required time                                                  3.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.189                          
 Data arrival time                                                  -8.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.559                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.460       3.189         cmos_pclk_g      
 CLMA_58_49/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK

 CLMA_58_49/Q0                     tco                   0.209       3.398 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/Q
                                   net (fanout=5)        0.739       4.137         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [8]
 CLMA_70_32/Y0                     td                    0.131       4.268 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N39_1/gateop_perm/Z
                                   net (fanout=4)        0.622       4.890         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [6]
 CLMA_66_24/Y3                     td                    0.302       5.192 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N29_3/gateop_perm/Z
                                   net (fanout=2)        0.384       5.576         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [3]
 CLMA_58_29/Y3                     td                    0.167       5.743 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=1)        0.485       6.228         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [0]
                                                         0.225       6.453 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       6.453         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_58_45/COUT                   td                    0.083       6.536 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.536         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_58_49/Y0                     td                    0.104       6.640 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.510       7.150         _N190            
 CLMS_66_57/A4                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.150         Logic Levels: 5  
                                                                                   Logic: 1.221ns(30.826%), Route: 2.740ns(69.174%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.261      12.772         cmos_pclk_g      
 CLMS_66_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.148                          
 clock uncertainty                                      -0.050      13.098                          

 Setup time                                             -0.071      13.027                          

 Data required time                                                 13.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.027                          
 Data arrival time                                                  -7.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.877                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.795
  Launch Clock Delay      :  3.222
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.493       3.222         cmos_pclk_g      
 CLMA_70_29/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_70_29/Q0                     tco                   0.209       3.431 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.755       4.186         write_en         
                                                         0.190       4.376 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.376         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_58_53/COUT                   td                    0.083       4.459 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.459         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
 CLMA_58_57/Y1                     td                    0.318       4.777 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.952       5.729         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMS_66_37/C1                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.729         Logic Levels: 2  
                                                                                   Logic: 0.800ns(31.911%), Route: 1.707ns(68.089%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.284      12.795         cmos_pclk_g      
 CLMS_66_37/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.171                          
 clock uncertainty                                      -0.050      13.121                          

 Setup time                                             -0.154      12.967                          

 Data required time                                                 12.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.967                          
 Data arrival time                                                  -5.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.238                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/L2
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.795
  Launch Clock Delay      :  3.222
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.493       3.222         cmos_pclk_g      
 CLMA_70_29/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_70_29/Q0                     tco                   0.209       3.431 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.755       4.186         write_en         
                                                         0.190       4.376 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.376         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_58_53/COUT                   td                    0.083       4.459 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.459         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
                                                         0.055       4.514 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.514         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9151
 CLMA_58_57/Y2                     td                    0.173       4.687 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.943       5.630         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [6]
 CLMS_66_37/A2                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.630         Logic Levels: 2  
                                                                                   Logic: 0.710ns(29.485%), Route: 1.698ns(70.515%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.284      12.795         cmos_pclk_g      
 CLMS_66_37/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.171                          
 clock uncertainty                                      -0.050      13.121                          

 Setup time                                             -0.225      12.896                          

 Data required time                                                 12.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.896                          
 Data arrival time                                                  -5.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.266                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.291       2.802         cmos_pclk_g      
 CLMA_58_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK

 CLMA_58_24/Q0                     tco                   0.198       3.000 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/Q
                                   net (fanout=1)        0.140       3.140         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMA_58_25/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D

 Data arrival time                                                   3.140         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.488       3.217         cmos_pclk_g      
 CLMA_58_25/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.388       2.829                          
 clock uncertainty                                       0.000       2.829                          

 Hold time                                              -0.003       2.826                          

 Data required time                                                  2.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.826                          
 Data arrival time                                                  -3.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[0]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.782
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.271       2.782         cmos_pclk_g      
 CLMA_98_45/CLK                                                            r       cmos_8_16bit_m0/pdata_i_d0[0]/opit_0/CLK

 CLMA_98_45/Q1                     tco                   0.197       2.979 f       cmos_8_16bit_m0/pdata_i_d0[0]/opit_0/Q
                                   net (fanout=1)        0.109       3.088         cmos_8_16bit_m0/pdata_i_d0 [0]
 CLMA_98_36/B4                                                             f       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.088         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.477       3.206         cmos_pclk_g      
 CLMA_98_36/CLK                                                            r       cmos_8_16bit_m0/pdata_o[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.388       2.818                          
 clock uncertainty                                       0.000       2.818                          

 Hold time                                              -0.057       2.761                          

 Data required time                                                  2.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.761                          
 Data arrival time                                                  -3.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  2.809
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.298       2.809         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK

 CLMA_66_24/Q1                     tco                   0.198       3.007 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/Q
                                   net (fanout=1)        0.140       3.147         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
 CLMA_66_24/M1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D

 Data arrival time                                                   3.147         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.494       3.223         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                        -0.414       2.809                          
 clock uncertainty                                       0.000       2.809                          

 Hold time                                              -0.003       2.806                          

 Data required time                                                  2.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.806                          
 Data arrival time                                                  -3.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.782
  Launch Clock Delay      :  5.947
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.468       5.947         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.206       6.153 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.776       6.929         frame_read_write_m0/write_fifo_aclr
 DRM_62_64/RSTA[0]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.929         Logic Levels: 0  
                                                                                   Logic: 0.206ns(20.978%), Route: 0.776ns(79.022%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.271      12.782         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.782                          
 clock uncertainty                                      -0.050      12.732                          

 Setup time                                             -0.006      12.726                          

 Data required time                                                 12.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.726                          
 Data arrival time                                                  -6.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.797                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  5.947
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.468       5.947         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.209       6.156 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.589       6.745         frame_read_write_m0/write_fifo_aclr
 DRM_62_40/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.745         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.190%), Route: 0.589ns(73.810%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.262      12.773         cmos_pclk_g      
 DRM_62_40/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.773                          
 clock uncertainty                                      -0.050      12.723                          

 Setup time                                             -0.013      12.710                          

 Data required time                                                 12.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.710                          
 Data arrival time                                                  -6.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.965                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.809
  Launch Clock Delay      :  5.953
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.474       5.953         ntclkbufg_1      
 CLMA_58_36/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_58_36/Q3                     tco                   0.206       6.159 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.539       6.698         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5]
 CLMA_66_24/M2                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   6.698         Logic Levels: 0  
                                                                                   Logic: 0.206ns(27.651%), Route: 0.539ns(72.349%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.298      12.809         cmos_pclk_g      
 CLMA_66_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      12.809                          
 clock uncertainty                                      -0.050      12.759                          

 Setup time                                             -0.035      12.724                          

 Data required time                                                 12.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.724                          
 Data arrival time                                                  -6.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.026                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.964  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.286       5.181         ntclkbufg_1      
 CLMA_58_29/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_29/Q1                     tco                   0.198       5.379 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.241       5.620         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMA_58_24/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   5.620         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.103%), Route: 0.241ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.488       3.217         cmos_pclk_g      
 CLMA_58_24/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.217                          
 clock uncertainty                                       0.050       3.267                          

 Hold time                                              -0.003       3.264                          

 Data required time                                                  3.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.264                          
 Data arrival time                                                  -5.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.356                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.968  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  5.172
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.277       5.172         ntclkbufg_1      
 CLMA_58_36/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_58_36/Q1                     tco                   0.198       5.370 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.241       5.611         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [6]
 CLMA_54_32/M3                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   5.611         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.103%), Route: 0.241ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.475       3.204         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       3.204                          
 clock uncertainty                                       0.050       3.254                          

 Hold time                                              -0.003       3.251                          

 Data required time                                                  3.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.251                          
 Data arrival time                                                  -5.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.360                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.968  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  5.172
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.277       5.172         ntclkbufg_1      
 CLMA_58_36/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_58_36/Q0                     tco                   0.198       5.370 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.241       5.611         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
 CLMA_54_32/M1                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D

 Data arrival time                                                   5.611         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.103%), Route: 0.241ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.475       3.204         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.204                          
 clock uncertainty                                       0.050       3.254                          

 Hold time                                              -0.003       3.251                          

 Data required time                                                  3.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.251                          
 Data arrival time                                                  -5.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.360                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK
Endpoint    : ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.489       5.964         video_clk        
 CLMA_22_321/CLK                                                           r       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK

 CLMA_22_321/Q0                    tco                   0.206       6.170 f       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/Q
                                   net (fanout=15)       3.224       9.394         ISP/judge_single0_inst/feature_inst/b1 [15]
 APM_110_200/P[19]                 td                    2.074      11.468 f       ISP/judge_single0_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        1.789      13.257         ISP/judge_single0_inst/feature_inst/_N19
 CLMA_58_276/Y1                    td                    0.217      13.474 f       ISP/judge_single0_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.389      14.863         ISP/judge_single0_inst/feature_inst/N24 [19]
                                                         0.225      15.088 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      15.088         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [2]
 CLMA_14_349/COUT                  td                    0.083      15.171 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.171         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      15.226 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      15.226         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [6]
 CLMA_14_353/COUT                  td                    0.083      15.309 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.309         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [8]
                                                         0.055      15.364 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      15.364         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [10]
 CLMA_14_357/Y3                    td                    0.305      15.669 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y1
                                   net (fanout=1)        0.727      16.396         ISP/judge_single0_inst/feature_inst/_N619
 CLMA_30_329/Y0                    td                    0.225      16.621 f       ISP/judge_single0_inst/feature_inst/N34_sel23[11]/gateop_perm/Z
                                   net (fanout=3)        1.001      17.622         ISP/judge_single0_inst/feature_inst/_N643
 CLMA_14_364/COUT                  td                    0.262      17.884 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.884         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      17.939 f       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      17.939         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [18]
 CLMA_14_368/Y3                    td                    0.272      18.211 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.615      18.826         _N36             
                                                         0.307      19.133 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      19.133         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [1]
 CLMA_22_348/COUT                  td                    0.083      19.216 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.216         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      19.271 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      19.271         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [5]
 CLMA_22_352/COUT                  td                    0.083      19.354 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.354         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      19.409 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      19.409         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [9]
 CLMA_22_356/COUT                  td                    0.083      19.492 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.492         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      19.547 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      19.547         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [13]
 CLMA_22_360/COUT                  td                    0.083      19.630 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.630         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      19.685 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      19.685         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [17]
 CLMA_22_364/Y3                    td                    0.305      19.990 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.476      20.466         ISP/judge_single0_inst/feature_inst/_N699
                                                         0.307      20.773 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      20.773         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [18]
 CLMA_18_368/Y3                    td                    0.272      21.045 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.616      21.661         _N35             
                                                         0.307      21.968 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      21.968         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [1]
 CLMS_26_349/COUT                  td                    0.083      22.051 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.051         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [3]
                                                         0.057      22.108 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      22.108         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [5]
 CLMS_26_353/COUT                  td                    0.083      22.191 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.191         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [7]
                                                         0.057      22.248 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      22.248         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [9]
 CLMS_26_357/COUT                  td                    0.083      22.331 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.331         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [11]
                                                         0.057      22.388 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      22.388         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [13]
 CLMS_26_361/COUT                  td                    0.083      22.471 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.471         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [15]
                                                         0.057      22.528 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      22.528         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [17]
 CLMS_26_365/Y3                    td                    0.315      22.843 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.907      23.750         ISP/judge_single0_inst/feature_inst/_N748
                                                         0.307      24.057 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      24.057         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt20.co [18]
 CLMA_30_344/Y3                    td                    0.272      24.329 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.605      24.934         _N34             
                                                         0.351      25.285 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      25.285         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [5]
 CLMA_30_352/COUT                  td                    0.083      25.368 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.368         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      25.423 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      25.423         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [9]
 CLMA_30_356/COUT                  td                    0.083      25.506 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.506         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      25.561 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      25.561         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [13]
 CLMA_30_360/COUT                  td                    0.083      25.644 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.644         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [15]
                                                         0.055      25.699 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      25.699         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [17]
 CLMA_30_364/Y3                    td                    0.305      26.004 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.831      26.835         ISP/judge_single0_inst/feature_inst/_N797
                                                         0.307      27.142 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      27.142         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [18]
 CLMA_30_345/Y3                    td                    0.272      27.414 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.750      28.164         _N33             
                                                         0.307      28.471 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      28.471         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [1]
 CLMA_26_348/COUT                  td                    0.083      28.554 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.554         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      28.609 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      28.609         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [5]
 CLMA_26_352/COUT                  td                    0.083      28.692 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.692         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      28.747 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      28.747         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [9]
 CLMA_26_356/COUT                  td                    0.083      28.830 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.830         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      28.885 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      28.885         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [13]
 CLMA_26_360/COUT                  td                    0.083      28.968 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.968         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      29.023 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      29.023         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [17]
 CLMA_26_364/COUT                  td                    0.083      29.106 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.106         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [19]
                                                         0.055      29.161 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      29.161         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [21]
 CLMA_26_368/Y3                    td                    0.315      29.476 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        0.963      30.439         ISP/judge_single0_inst/feature_inst/_N850
 CLMS_26_345/Y3                    td                    0.405      30.844 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.796      31.640         _N32             
                                                         0.307      31.947 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      31.947         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [5]
 CLMA_30_353/COUT                  td                    0.083      32.030 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.030         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      32.085 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      32.085         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [9]
 CLMA_30_357/COUT                  td                    0.083      32.168 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.168         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [11]
                                                         0.055      32.223 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      32.223         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [13]
 CLMA_30_361/COUT                  td                    0.083      32.306 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.306         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [15]
                                                         0.055      32.361 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      32.361         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [17]
 CLMA_30_365/Y3                    td                    0.315      32.676 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.945      33.621         ISP/judge_single0_inst/feature_inst/_N895
                                                         0.307      33.928 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      33.928         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [18]
 CLMA_26_344/Y3                    td                    0.272      34.200 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.733      34.933         _N31             
                                                         0.307      35.240 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      35.240         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [1]
 CLMA_22_349/COUT                  td                    0.083      35.323 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.323         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [3]
                                                         0.055      35.378 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      35.378         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [5]
 CLMA_22_353/COUT                  td                    0.083      35.461 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.461         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [7]
                                                         0.055      35.516 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      35.516         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [9]
 CLMA_22_357/COUT                  td                    0.083      35.599 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.599         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [11]
                                                         0.055      35.654 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      35.654         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [13]
 CLMA_22_361/COUT                  td                    0.083      35.737 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.737         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [15]
                                                         0.055      35.792 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      35.792         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [17]
 CLMA_22_365/COUT                  td                    0.083      35.875 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.875         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [19]
 CLMA_22_369/Y1                    td                    0.318      36.193 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.272      38.465         ISP/judge_single0_inst/feature_inst/_N946
 CLMS_46_305/Y3                    td                    0.408      38.873 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.319      40.192         _N30             
                                                         0.307      40.499 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      40.499         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [5]
 CLMS_18_353/COUT                  td                    0.083      40.582 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.582         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [7]
                                                         0.057      40.639 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      40.639         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [9]
 CLMS_18_357/COUT                  td                    0.083      40.722 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.722         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [11]
                                                         0.057      40.779 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      40.779         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [13]
 CLMS_18_361/COUT                  td                    0.083      40.862 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.862         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [15]
                                                         0.057      40.919 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      40.919         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [17]
 CLMS_18_365/COUT                  td                    0.083      41.002 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.002         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [19]
 CLMS_18_369/Y1                    td                    0.318      41.320 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.104      43.424         ISP/judge_single0_inst/feature_inst/_N995
 CLMA_46_304/Y3                    td                    0.408      43.832 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.957      44.789         _N29             
                                                         0.307      45.096 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      45.096         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [1]
 CLMS_54_285/COUT                  td                    0.083      45.179 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.179         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [3]
                                                         0.057      45.236 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      45.236         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [5]
 CLMS_54_289/Y3                    td                    0.315      45.551 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        3.082      48.633         ISP/judge_single0_inst/feature_inst/_N1030
 CLMA_86_356/COUT                  td                    0.342      48.975 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.975         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [6]
                                                         0.055      49.030 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      49.030         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [10]
 CLMA_86_360/COUT                  td                    0.083      49.113 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.113         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [14]
                                                         0.055      49.168 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      49.168         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [18]
 CLMA_86_364/Y3                    td                    0.264      49.432 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.426      51.858         _N28             
                                                         0.351      52.209 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      52.209         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_289/COUT                  td                    0.083      52.292 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.292         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [7]
 CLMA_50_293/Y0                    td                    0.173      52.465 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.768      55.233         ISP/judge_single0_inst/feature_inst/_N1080
                                                         0.267      55.500 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      55.500         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [10]
 CLMA_78_340/COUT                  td                    0.083      55.583 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.583         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      55.638 f       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      55.638         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [18]
 CLMA_78_344/Y3                    td                    0.272      55.910 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.049      56.959         _N27             
 CLMA_98_352/Y1                    td                    0.430      57.389 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.332      59.721         ISP/judge_single0_inst/feature_inst/_N1126
 CLMS_78_337/COUT                  td                    0.345      60.066 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.066         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [6]
                                                         0.057      60.123 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      60.123         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [10]
 CLMS_78_341/COUT                  td                    0.083      60.206 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.206         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [14]
                                                         0.057      60.263 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      60.263         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [18]
 CLMS_78_345/Y3                    td                    0.272      60.535 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.792      61.327         _N26             
                                                         0.307      61.634 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      61.634         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [1]
 CLMS_94_349/COUT                  td                    0.083      61.717 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.717         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [3]
                                                         0.057      61.774 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      61.774         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [5]
 CLMS_94_353/COUT                  td                    0.083      61.857 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.857         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [7]
                                                         0.057      61.914 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      61.914         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [9]
 CLMS_94_357/Y3                    td                    0.315      62.229 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.902      64.131         ISP/judge_single0_inst/feature_inst/_N1181
                                                         0.307      64.438 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      64.438         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [10]
 CLMA_82_340/COUT                  td                    0.083      64.521 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.521         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [14]
                                                         0.055      64.576 f       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      64.576         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [18]
 CLMA_82_344/Y3                    td                    0.264      64.840 f       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.757      66.597         _N25             
                                                         0.351      66.948 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      66.948         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [9]
 CLMA_58_293/COUT                  td                    0.083      67.031 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.031         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [11]
                                                         0.055      67.086 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      67.086         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [13]
 CLMA_58_297/COUT                  td                    0.083      67.169 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.169         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [15]
                                                         0.055      67.224 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      67.224         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [17]
 CLMA_58_301/COUT                  td                    0.083      67.307 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.307         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [19]
                                                         0.055      67.362 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Cout
                                                         0.000      67.362         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [21]
 CLMA_58_305/Y3                    td                    0.315      67.677 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        2.308      69.985         ISP/judge_single0_inst/feature_inst/_N1242
 CLMA_82_345/Y3                    td                    0.405      70.390 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.486      70.876         _N24             
                                                         0.351      71.227 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      71.227         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [5]
 CLMS_78_353/COUT                  td                    0.083      71.310 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.310         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      71.367 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      71.367         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [9]
 CLMS_78_357/COUT                  td                    0.083      71.450 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.450         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [11]
 CLMS_78_361/Y0                    td                    0.173      71.623 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.902      74.525         ISP/judge_single0_inst/feature_inst/_N1280
 CLMS_86_341/COUT                  td                    0.262      74.787 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.787         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [14]
                                                         0.057      74.844 f       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      74.844         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [18]
 CLMS_86_345/Y3                    td                    0.272      75.116 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.645      75.761         _N23             
                                                         0.351      76.112 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      76.112         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [5]
 CLMA_82_352/COUT                  td                    0.083      76.195 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.195         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      76.250 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      76.250         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [9]
 CLMA_82_356/Y2                    td                    0.173      76.423 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.613      78.036         ISP/judge_single0_inst/feature_inst/_N1327
                                                         0.225      78.261 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      78.261         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [10]
 CLMA_90_340/COUT                  td                    0.083      78.344 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.344         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      78.399 f       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      78.399         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [18]
 CLMA_90_344/Y3                    td                    0.272      78.671 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.516      79.187         _N22             
                                                         0.307      79.494 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      79.494         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [1]
 CLMS_86_349/COUT                  td                    0.083      79.577 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.577         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      79.634 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      79.634         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [5]
 CLMS_86_353/COUT                  td                    0.083      79.717 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.717         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      79.774 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      79.774         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [9]
 CLMS_86_357/COUT                  td                    0.083      79.857 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.857         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [11]
 CLMS_86_361/Y0                    td                    0.173      80.030 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.171      82.201         ISP/judge_single0_inst/feature_inst/_N1378
 CLMA_90_341/COUT                  td                    0.262      82.463 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.463         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [14]
                                                         0.055      82.518 f       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      82.518         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [18]
 CLMA_90_345/Y3                    td                    0.272      82.790 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.699      83.489         _N21             
                                                         0.351      83.840 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      83.840         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [5]
 CLMA_94_352/COUT                  td                    0.083      83.923 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.923         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      83.978 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      83.978         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [9]
 CLMA_94_356/Y2                    td                    0.173      84.151 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.222      85.373         ISP/judge_single0_inst/feature_inst/_N1425
                                                         0.225      85.598 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000      85.598         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [10]
 CLMA_102_356/COUT                 td                    0.083      85.681 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.681         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [14]
                                                         0.055      85.736 f       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      85.736         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [18]
 CLMA_102_360/Y3                   td                    0.272      86.008 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.497      86.505         _N20             
                                                         0.307      86.812 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      86.812         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [1]
 CLMA_98_349/COUT                  td                    0.083      86.895 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.895         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [3]
 CLMA_98_353/Y1                    td                    0.318      87.213 f       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.813      89.026         ISP/judge_single0_inst/feature_inst/_N1469
 CLMS_94_337/COUT                  td                    0.345      89.371 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.371         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [6]
                                                         0.057      89.428 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000      89.428         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [10]
 CLMS_94_341/COUT                  td                    0.083      89.511 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.511         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [14]
                                                         0.057      89.568 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      89.568         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [18]
 CLMS_94_345/Y3                    td                    0.272      89.840 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.586      90.426         _N19             
                                                         0.351      90.777 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      90.777         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [5]
 CLMA_90_352/COUT                  td                    0.083      90.860 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.860         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      90.915 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      90.915         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [9]
 CLMA_90_356/Y3                    td                    0.315      91.230 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.967      93.197         ISP/judge_single0_inst/feature_inst/_N1524
                                                         0.307      93.504 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      93.504         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [10]
 CLMS_86_329/COUT                  td                    0.083      93.587 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.587         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [14]
                                                         0.057      93.644 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      93.644         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [18]
 CLMS_86_333/Y3                    td                    0.272      93.916 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.775      94.691         _N18             
                                                         0.307      94.998 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000      94.998         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [1]
 CLMA_82_349/COUT                  td                    0.083      95.081 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.081         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [3]
 CLMA_82_353/Y1                    td                    0.318      95.399 f       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Y1
                                   net (fanout=5)        1.136      96.535         ISP/judge_single0_inst/feature_inst/_N1567
                                                         0.310      96.845 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_5/gateop_A2/Cout
                                                         0.000      96.845         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [6]
 CLMA_90_353/COUT                  td                    0.083      96.928 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.928         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [8]
                                                         0.055      96.983 f       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_9/gateop_A2/Cout
                                                         0.000      96.983         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [10]
 CLMA_90_357/COUT                  td                    0.083      97.066 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.066         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [12]
 CLMA_90_361/Y1                    td                    0.318      97.384 f       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_13/gateop_A2/Y1
                                   net (fanout=2)        2.594      99.978         ISP/judge_single0_inst/feature_inst/_N1601
 CLMA_58_277/Y3                    td                    0.270     100.248 f       ISP/judge_single0_inst/feature_inst/N34_sel3[13]/gateop_perm/Z
                                   net (fanout=3)        2.534     102.782         ISP/judge_single0_inst/feature_inst/_N1625
 CLMA_106_364/COUT                 td                    0.262     103.044 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.044         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [14]
                                                         0.055     103.099 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     103.099         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [18]
 CLMA_106_368/Y3                   td                    0.264     103.363 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.638     105.001         _N16             
 CLMA_70_292/Y1                    td                    0.185     105.186 f       ISP/judge_single0_inst/feature_inst/N34_sel2[10]/gateop_perm/Z
                                   net (fanout=4)        2.159     107.345         ISP/judge_single0_inst/feature_inst/_N1671
                                                         0.307     107.652 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     107.652         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [10]
 CLMA_106_352/COUT                 td                    0.083     107.735 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.735         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [14]
                                                         0.055     107.790 f       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     107.790         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [18]
 CLMA_106_356/Y3                   td                    0.272     108.062 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.744     108.806         _N15             
 CLMS_102_333/Y0                   td                    0.308     109.114 r       ISP/judge_single0_inst/feature_inst/N34_sel1[1]/gateop_perm/Z
                                   net (fanout=1)        0.890     110.004         ISP/judge_single0_inst/feature_inst/_N1711
                                                         0.225     110.229 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_0/gateop_A2/Cout
                                                         0.000     110.229         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [2]
 CLMA_106_337/COUT                 td                    0.083     110.312 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.312         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [6]
                                                         0.055     110.367 f       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     110.367         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [10]
 CLMA_106_341/COUT                 td                    0.083     110.450 r       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.450         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [14]
                                                         0.055     110.505 f       ISP/judge_single0_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     110.505         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 110.505         Logic Levels: 115
                                                                                   Logic: 35.519ns(33.976%), Route: 69.022ns(66.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.309      20.585         video_clk        
 CLMA_106_345/CLK                                                          r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.168                          
 clock uncertainty                                      -0.150      21.018                          

 Setup time                                             -0.250      20.768                          

 Data required time                                                 20.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.768                          
 Data arrival time                                                -110.505                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -89.737                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK
Endpoint    : ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.489       5.964         video_clk        
 CLMA_22_321/CLK                                                           r       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK

 CLMA_22_321/Q0                    tco                   0.206       6.170 f       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/Q
                                   net (fanout=15)       3.224       9.394         ISP/judge_single0_inst/feature_inst/b1 [15]
 APM_110_200/P[19]                 td                    2.074      11.468 f       ISP/judge_single0_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        1.789      13.257         ISP/judge_single0_inst/feature_inst/_N19
 CLMA_58_276/Y1                    td                    0.217      13.474 f       ISP/judge_single0_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.389      14.863         ISP/judge_single0_inst/feature_inst/N24 [19]
                                                         0.225      15.088 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      15.088         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [2]
 CLMA_14_349/COUT                  td                    0.083      15.171 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.171         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      15.226 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      15.226         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [6]
 CLMA_14_353/COUT                  td                    0.083      15.309 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.309         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [8]
                                                         0.055      15.364 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      15.364         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [10]
 CLMA_14_357/Y3                    td                    0.305      15.669 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y1
                                   net (fanout=1)        0.727      16.396         ISP/judge_single0_inst/feature_inst/_N619
 CLMA_30_329/Y0                    td                    0.225      16.621 f       ISP/judge_single0_inst/feature_inst/N34_sel23[11]/gateop_perm/Z
                                   net (fanout=3)        1.001      17.622         ISP/judge_single0_inst/feature_inst/_N643
 CLMA_14_364/COUT                  td                    0.262      17.884 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.884         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      17.939 f       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      17.939         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [18]
 CLMA_14_368/Y3                    td                    0.272      18.211 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.615      18.826         _N36             
                                                         0.307      19.133 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      19.133         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [1]
 CLMA_22_348/COUT                  td                    0.083      19.216 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.216         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      19.271 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      19.271         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [5]
 CLMA_22_352/COUT                  td                    0.083      19.354 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.354         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      19.409 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      19.409         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [9]
 CLMA_22_356/COUT                  td                    0.083      19.492 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.492         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      19.547 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      19.547         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [13]
 CLMA_22_360/COUT                  td                    0.083      19.630 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.630         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      19.685 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      19.685         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [17]
 CLMA_22_364/Y3                    td                    0.305      19.990 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.476      20.466         ISP/judge_single0_inst/feature_inst/_N699
                                                         0.307      20.773 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      20.773         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [18]
 CLMA_18_368/Y3                    td                    0.272      21.045 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.616      21.661         _N35             
                                                         0.307      21.968 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      21.968         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [1]
 CLMS_26_349/COUT                  td                    0.083      22.051 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.051         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [3]
                                                         0.057      22.108 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      22.108         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [5]
 CLMS_26_353/COUT                  td                    0.083      22.191 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.191         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [7]
                                                         0.057      22.248 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      22.248         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [9]
 CLMS_26_357/COUT                  td                    0.083      22.331 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.331         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [11]
                                                         0.057      22.388 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      22.388         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [13]
 CLMS_26_361/COUT                  td                    0.083      22.471 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.471         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [15]
                                                         0.057      22.528 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      22.528         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [17]
 CLMS_26_365/Y3                    td                    0.315      22.843 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.907      23.750         ISP/judge_single0_inst/feature_inst/_N748
                                                         0.307      24.057 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      24.057         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt20.co [18]
 CLMA_30_344/Y3                    td                    0.272      24.329 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.605      24.934         _N34             
                                                         0.351      25.285 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      25.285         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [5]
 CLMA_30_352/COUT                  td                    0.083      25.368 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.368         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      25.423 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      25.423         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [9]
 CLMA_30_356/COUT                  td                    0.083      25.506 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.506         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      25.561 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      25.561         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [13]
 CLMA_30_360/COUT                  td                    0.083      25.644 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.644         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [15]
                                                         0.055      25.699 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      25.699         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [17]
 CLMA_30_364/Y3                    td                    0.305      26.004 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.831      26.835         ISP/judge_single0_inst/feature_inst/_N797
                                                         0.307      27.142 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      27.142         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [18]
 CLMA_30_345/Y3                    td                    0.272      27.414 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.750      28.164         _N33             
                                                         0.307      28.471 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      28.471         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [1]
 CLMA_26_348/COUT                  td                    0.083      28.554 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.554         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      28.609 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      28.609         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [5]
 CLMA_26_352/COUT                  td                    0.083      28.692 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.692         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      28.747 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      28.747         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [9]
 CLMA_26_356/COUT                  td                    0.083      28.830 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.830         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      28.885 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      28.885         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [13]
 CLMA_26_360/COUT                  td                    0.083      28.968 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.968         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      29.023 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      29.023         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [17]
 CLMA_26_364/COUT                  td                    0.083      29.106 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.106         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [19]
                                                         0.055      29.161 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      29.161         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [21]
 CLMA_26_368/Y3                    td                    0.315      29.476 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        0.963      30.439         ISP/judge_single0_inst/feature_inst/_N850
 CLMS_26_345/Y3                    td                    0.405      30.844 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.796      31.640         _N32             
                                                         0.307      31.947 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      31.947         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [5]
 CLMA_30_353/COUT                  td                    0.083      32.030 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.030         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      32.085 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      32.085         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [9]
 CLMA_30_357/COUT                  td                    0.083      32.168 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.168         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [11]
                                                         0.055      32.223 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      32.223         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [13]
 CLMA_30_361/COUT                  td                    0.083      32.306 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.306         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [15]
                                                         0.055      32.361 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      32.361         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [17]
 CLMA_30_365/Y3                    td                    0.315      32.676 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.945      33.621         ISP/judge_single0_inst/feature_inst/_N895
                                                         0.307      33.928 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      33.928         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [18]
 CLMA_26_344/Y3                    td                    0.272      34.200 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.733      34.933         _N31             
                                                         0.307      35.240 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      35.240         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [1]
 CLMA_22_349/COUT                  td                    0.083      35.323 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.323         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [3]
                                                         0.055      35.378 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      35.378         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [5]
 CLMA_22_353/COUT                  td                    0.083      35.461 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.461         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [7]
                                                         0.055      35.516 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      35.516         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [9]
 CLMA_22_357/COUT                  td                    0.083      35.599 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.599         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [11]
                                                         0.055      35.654 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      35.654         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [13]
 CLMA_22_361/COUT                  td                    0.083      35.737 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.737         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [15]
                                                         0.055      35.792 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      35.792         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [17]
 CLMA_22_365/COUT                  td                    0.083      35.875 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.875         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [19]
 CLMA_22_369/Y1                    td                    0.318      36.193 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.272      38.465         ISP/judge_single0_inst/feature_inst/_N946
 CLMS_46_305/Y3                    td                    0.408      38.873 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.319      40.192         _N30             
                                                         0.307      40.499 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      40.499         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [5]
 CLMS_18_353/COUT                  td                    0.083      40.582 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.582         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [7]
                                                         0.057      40.639 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      40.639         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [9]
 CLMS_18_357/COUT                  td                    0.083      40.722 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.722         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [11]
                                                         0.057      40.779 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      40.779         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [13]
 CLMS_18_361/COUT                  td                    0.083      40.862 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.862         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [15]
                                                         0.057      40.919 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      40.919         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [17]
 CLMS_18_365/COUT                  td                    0.083      41.002 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.002         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [19]
 CLMS_18_369/Y1                    td                    0.318      41.320 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.104      43.424         ISP/judge_single0_inst/feature_inst/_N995
 CLMA_46_304/Y3                    td                    0.408      43.832 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.957      44.789         _N29             
                                                         0.307      45.096 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      45.096         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [1]
 CLMS_54_285/COUT                  td                    0.083      45.179 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.179         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [3]
                                                         0.057      45.236 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      45.236         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [5]
 CLMS_54_289/Y3                    td                    0.315      45.551 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        3.082      48.633         ISP/judge_single0_inst/feature_inst/_N1030
 CLMA_86_356/COUT                  td                    0.342      48.975 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.975         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [6]
                                                         0.055      49.030 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      49.030         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [10]
 CLMA_86_360/COUT                  td                    0.083      49.113 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.113         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [14]
                                                         0.055      49.168 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      49.168         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [18]
 CLMA_86_364/Y3                    td                    0.264      49.432 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.426      51.858         _N28             
                                                         0.351      52.209 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      52.209         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_289/COUT                  td                    0.083      52.292 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.292         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [7]
 CLMA_50_293/Y0                    td                    0.173      52.465 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.768      55.233         ISP/judge_single0_inst/feature_inst/_N1080
                                                         0.267      55.500 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      55.500         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [10]
 CLMA_78_340/COUT                  td                    0.083      55.583 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.583         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      55.638 f       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      55.638         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [18]
 CLMA_78_344/Y3                    td                    0.272      55.910 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.049      56.959         _N27             
 CLMA_98_352/Y1                    td                    0.430      57.389 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.332      59.721         ISP/judge_single0_inst/feature_inst/_N1126
 CLMS_78_337/COUT                  td                    0.345      60.066 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.066         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [6]
                                                         0.057      60.123 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      60.123         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [10]
 CLMS_78_341/COUT                  td                    0.083      60.206 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.206         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [14]
                                                         0.057      60.263 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      60.263         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [18]
 CLMS_78_345/Y3                    td                    0.272      60.535 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.792      61.327         _N26             
                                                         0.307      61.634 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      61.634         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [1]
 CLMS_94_349/COUT                  td                    0.083      61.717 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.717         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [3]
                                                         0.057      61.774 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      61.774         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [5]
 CLMS_94_353/COUT                  td                    0.083      61.857 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.857         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [7]
                                                         0.057      61.914 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      61.914         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [9]
 CLMS_94_357/Y3                    td                    0.315      62.229 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.902      64.131         ISP/judge_single0_inst/feature_inst/_N1181
                                                         0.307      64.438 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      64.438         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [10]
 CLMA_82_340/COUT                  td                    0.083      64.521 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.521         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [14]
                                                         0.055      64.576 f       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      64.576         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [18]
 CLMA_82_344/Y3                    td                    0.264      64.840 f       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.757      66.597         _N25             
                                                         0.351      66.948 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      66.948         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [9]
 CLMA_58_293/COUT                  td                    0.083      67.031 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.031         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [11]
                                                         0.055      67.086 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      67.086         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [13]
 CLMA_58_297/COUT                  td                    0.083      67.169 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.169         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [15]
                                                         0.055      67.224 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      67.224         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [17]
 CLMA_58_301/COUT                  td                    0.083      67.307 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.307         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [19]
                                                         0.055      67.362 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Cout
                                                         0.000      67.362         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [21]
 CLMA_58_305/Y3                    td                    0.315      67.677 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        2.308      69.985         ISP/judge_single0_inst/feature_inst/_N1242
 CLMA_82_345/Y3                    td                    0.405      70.390 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.486      70.876         _N24             
                                                         0.351      71.227 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      71.227         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [5]
 CLMS_78_353/COUT                  td                    0.083      71.310 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.310         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      71.367 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      71.367         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [9]
 CLMS_78_357/COUT                  td                    0.083      71.450 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.450         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [11]
 CLMS_78_361/Y0                    td                    0.173      71.623 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.902      74.525         ISP/judge_single0_inst/feature_inst/_N1280
 CLMS_86_341/COUT                  td                    0.262      74.787 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.787         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [14]
                                                         0.057      74.844 f       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      74.844         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [18]
 CLMS_86_345/Y3                    td                    0.272      75.116 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.645      75.761         _N23             
                                                         0.351      76.112 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      76.112         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [5]
 CLMA_82_352/COUT                  td                    0.083      76.195 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.195         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      76.250 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      76.250         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [9]
 CLMA_82_356/Y2                    td                    0.173      76.423 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.613      78.036         ISP/judge_single0_inst/feature_inst/_N1327
                                                         0.225      78.261 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      78.261         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [10]
 CLMA_90_340/COUT                  td                    0.083      78.344 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.344         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      78.399 f       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      78.399         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [18]
 CLMA_90_344/Y3                    td                    0.272      78.671 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.516      79.187         _N22             
                                                         0.307      79.494 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      79.494         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [1]
 CLMS_86_349/COUT                  td                    0.083      79.577 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.577         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      79.634 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      79.634         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [5]
 CLMS_86_353/COUT                  td                    0.083      79.717 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.717         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      79.774 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      79.774         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [9]
 CLMS_86_357/COUT                  td                    0.083      79.857 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.857         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [11]
 CLMS_86_361/Y0                    td                    0.173      80.030 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.171      82.201         ISP/judge_single0_inst/feature_inst/_N1378
 CLMA_90_341/COUT                  td                    0.262      82.463 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.463         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [14]
                                                         0.055      82.518 f       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      82.518         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [18]
 CLMA_90_345/Y3                    td                    0.272      82.790 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.699      83.489         _N21             
                                                         0.351      83.840 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      83.840         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [5]
 CLMA_94_352/COUT                  td                    0.083      83.923 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.923         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      83.978 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      83.978         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [9]
 CLMA_94_356/Y2                    td                    0.173      84.151 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.222      85.373         ISP/judge_single0_inst/feature_inst/_N1425
                                                         0.225      85.598 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000      85.598         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [10]
 CLMA_102_356/COUT                 td                    0.083      85.681 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.681         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [14]
                                                         0.055      85.736 f       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      85.736         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [18]
 CLMA_102_360/Y3                   td                    0.272      86.008 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.497      86.505         _N20             
                                                         0.307      86.812 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      86.812         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [1]
 CLMA_98_349/COUT                  td                    0.083      86.895 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.895         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [3]
 CLMA_98_353/Y1                    td                    0.318      87.213 f       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.813      89.026         ISP/judge_single0_inst/feature_inst/_N1469
 CLMS_94_337/COUT                  td                    0.345      89.371 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.371         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [6]
                                                         0.057      89.428 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000      89.428         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [10]
 CLMS_94_341/COUT                  td                    0.083      89.511 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.511         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [14]
                                                         0.057      89.568 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      89.568         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [18]
 CLMS_94_345/Y3                    td                    0.272      89.840 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.586      90.426         _N19             
                                                         0.351      90.777 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      90.777         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [5]
 CLMA_90_352/COUT                  td                    0.083      90.860 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.860         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      90.915 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      90.915         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [9]
 CLMA_90_356/Y3                    td                    0.315      91.230 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.967      93.197         ISP/judge_single0_inst/feature_inst/_N1524
                                                         0.307      93.504 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      93.504         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [10]
 CLMS_86_329/COUT                  td                    0.083      93.587 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.587         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [14]
                                                         0.057      93.644 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      93.644         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [18]
 CLMS_86_333/Y3                    td                    0.272      93.916 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.775      94.691         _N18             
                                                         0.307      94.998 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000      94.998         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [1]
 CLMA_82_349/COUT                  td                    0.083      95.081 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.081         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [3]
 CLMA_82_353/Y1                    td                    0.318      95.399 f       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Y1
                                   net (fanout=5)        1.136      96.535         ISP/judge_single0_inst/feature_inst/_N1567
                                                         0.310      96.845 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_5/gateop_A2/Cout
                                                         0.000      96.845         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [6]
 CLMA_90_353/COUT                  td                    0.083      96.928 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.928         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [8]
                                                         0.055      96.983 f       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_9/gateop_A2/Cout
                                                         0.000      96.983         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [10]
 CLMA_90_357/COUT                  td                    0.083      97.066 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.066         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [12]
 CLMA_90_361/Y1                    td                    0.318      97.384 f       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_13/gateop_A2/Y1
                                   net (fanout=2)        2.594      99.978         ISP/judge_single0_inst/feature_inst/_N1601
 CLMA_58_277/Y3                    td                    0.270     100.248 f       ISP/judge_single0_inst/feature_inst/N34_sel3[13]/gateop_perm/Z
                                   net (fanout=3)        2.534     102.782         ISP/judge_single0_inst/feature_inst/_N1625
 CLMA_106_364/COUT                 td                    0.262     103.044 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.044         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [14]
                                                         0.055     103.099 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     103.099         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [18]
 CLMA_106_368/Y3                   td                    0.264     103.363 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.638     105.001         _N16             
 CLMA_70_292/Y1                    td                    0.185     105.186 f       ISP/judge_single0_inst/feature_inst/N34_sel2[10]/gateop_perm/Z
                                   net (fanout=4)        1.771     106.957         ISP/judge_single0_inst/feature_inst/_N1671
 CLMA_106_357/COUT                 td                    0.346     107.303 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.303         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [12]
                                                         0.055     107.358 f       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     107.358         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [14]
 CLMA_106_361/COUT                 td                    0.083     107.441 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.441         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [16]
                                                         0.055     107.496 f       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     107.496         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [18]
 CLMA_106_365/COUT                 td                    0.083     107.579 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.579         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [20]
                                                         0.055     107.634 f       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Cout
                                                         0.000     107.634         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub1.co [22]
 CLMA_106_369/Y2                   td                    0.158     107.792 r       ISP/judge_single0_inst/feature_inst/N34_sub1.fsub_23/gateop_perm/Y
                                   net (fanout=1)        0.812     108.604         ISP/judge_single0_inst/feature_inst/_N1708
 CLMA_102_348/Y0                   td                    0.308     108.912 r       ISP/judge_single0_inst/feature_inst/N34_sel1[22]/gateop_perm/Z
                                   net (fanout=1)        0.358     109.270         ISP/judge_single0_inst/feature_inst/_N1732
 CLMA_106_345/D3                                                           r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13

 Data arrival time                                                 109.270         Logic Levels: 115
                                                                                   Logic: 35.136ns(34.012%), Route: 68.170ns(65.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.309      20.585         video_clk        
 CLMA_106_345/CLK                                                          r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.168                          
 clock uncertainty                                      -0.150      21.018                          

 Setup time                                             -0.313      20.705                          

 Data required time                                                 20.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.705                          
 Data arrival time                                                -109.270                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -88.565                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK
Endpoint    : ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.964
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.489       5.964         video_clk        
 CLMA_22_321/CLK                                                           r       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/CLK

 CLMA_22_321/Q0                    tco                   0.206       6.170 f       ISP/judge_single0_inst/feature_inst/b1[12]/opit_0_inv_AQ/Q
                                   net (fanout=15)       3.224       9.394         ISP/judge_single0_inst/feature_inst/b1 [15]
 APM_110_200/P[19]                 td                    2.074      11.468 f       ISP/judge_single0_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        1.789      13.257         ISP/judge_single0_inst/feature_inst/_N19
 CLMA_58_276/Y1                    td                    0.217      13.474 f       ISP/judge_single0_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.389      14.863         ISP/judge_single0_inst/feature_inst/N24 [19]
                                                         0.225      15.088 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      15.088         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [2]
 CLMA_14_349/COUT                  td                    0.083      15.171 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.171         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      15.226 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      15.226         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [6]
 CLMA_14_353/COUT                  td                    0.083      15.309 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.309         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [8]
                                                         0.055      15.364 f       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      15.364         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub23.co [10]
 CLMA_14_357/Y3                    td                    0.305      15.669 r       ISP/judge_single0_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y1
                                   net (fanout=1)        0.727      16.396         ISP/judge_single0_inst/feature_inst/_N619
 CLMA_30_329/Y0                    td                    0.225      16.621 f       ISP/judge_single0_inst/feature_inst/N34_sel23[11]/gateop_perm/Z
                                   net (fanout=3)        1.001      17.622         ISP/judge_single0_inst/feature_inst/_N643
 CLMA_14_364/COUT                  td                    0.262      17.884 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.884         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      17.939 f       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      17.939         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt22.co [18]
 CLMA_14_368/Y3                    td                    0.272      18.211 r       ISP/judge_single0_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.615      18.826         _N36             
                                                         0.307      19.133 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      19.133         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [1]
 CLMA_22_348/COUT                  td                    0.083      19.216 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.216         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      19.271 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      19.271         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [5]
 CLMA_22_352/COUT                  td                    0.083      19.354 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.354         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      19.409 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      19.409         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [9]
 CLMA_22_356/COUT                  td                    0.083      19.492 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.492         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      19.547 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      19.547         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [13]
 CLMA_22_360/COUT                  td                    0.083      19.630 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.630         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      19.685 f       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      19.685         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub22.co [17]
 CLMA_22_364/Y3                    td                    0.305      19.990 r       ISP/judge_single0_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.476      20.466         ISP/judge_single0_inst/feature_inst/_N699
                                                         0.307      20.773 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      20.773         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt21.co [18]
 CLMA_18_368/Y3                    td                    0.272      21.045 r       ISP/judge_single0_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.616      21.661         _N35             
                                                         0.307      21.968 r       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      21.968         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [1]
 CLMS_26_349/COUT                  td                    0.083      22.051 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.051         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [3]
                                                         0.057      22.108 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      22.108         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [5]
 CLMS_26_353/COUT                  td                    0.083      22.191 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.191         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [7]
                                                         0.057      22.248 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      22.248         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [9]
 CLMS_26_357/COUT                  td                    0.083      22.331 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.331         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [11]
                                                         0.057      22.388 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      22.388         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [13]
 CLMS_26_361/COUT                  td                    0.083      22.471 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.471         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [15]
                                                         0.057      22.528 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      22.528         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub21.co [17]
 CLMS_26_365/Y3                    td                    0.315      22.843 f       ISP/judge_single0_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.907      23.750         ISP/judge_single0_inst/feature_inst/_N748
                                                         0.307      24.057 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      24.057         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt20.co [18]
 CLMA_30_344/Y3                    td                    0.272      24.329 r       ISP/judge_single0_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.605      24.934         _N34             
                                                         0.351      25.285 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      25.285         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [5]
 CLMA_30_352/COUT                  td                    0.083      25.368 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.368         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      25.423 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      25.423         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [9]
 CLMA_30_356/COUT                  td                    0.083      25.506 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.506         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [11]
                                                         0.055      25.561 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      25.561         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [13]
 CLMA_30_360/COUT                  td                    0.083      25.644 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.644         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [15]
                                                         0.055      25.699 f       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      25.699         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub20.co [17]
 CLMA_30_364/Y3                    td                    0.305      26.004 r       ISP/judge_single0_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.831      26.835         ISP/judge_single0_inst/feature_inst/_N797
                                                         0.307      27.142 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      27.142         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt19.co [18]
 CLMA_30_345/Y3                    td                    0.272      27.414 r       ISP/judge_single0_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.750      28.164         _N33             
                                                         0.307      28.471 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      28.471         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [1]
 CLMA_26_348/COUT                  td                    0.083      28.554 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.554         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      28.609 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      28.609         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [5]
 CLMA_26_352/COUT                  td                    0.083      28.692 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.692         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      28.747 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      28.747         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [9]
 CLMA_26_356/COUT                  td                    0.083      28.830 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.830         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      28.885 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      28.885         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [13]
 CLMA_26_360/COUT                  td                    0.083      28.968 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.968         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      29.023 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      29.023         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [17]
 CLMA_26_364/COUT                  td                    0.083      29.106 r       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.106         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [19]
                                                         0.055      29.161 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_20/gateop_A2/Cout
                                                         0.000      29.161         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub19.co [21]
 CLMA_26_368/Y3                    td                    0.315      29.476 f       ISP/judge_single0_inst/feature_inst/N34_sub19.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        0.963      30.439         ISP/judge_single0_inst/feature_inst/_N850
 CLMS_26_345/Y3                    td                    0.405      30.844 r       ISP/judge_single0_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.796      31.640         _N32             
                                                         0.307      31.947 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      31.947         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [5]
 CLMA_30_353/COUT                  td                    0.083      32.030 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.030         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      32.085 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      32.085         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [9]
 CLMA_30_357/COUT                  td                    0.083      32.168 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.168         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [11]
                                                         0.055      32.223 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      32.223         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [13]
 CLMA_30_361/COUT                  td                    0.083      32.306 r       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.306         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [15]
                                                         0.055      32.361 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Cout
                                                         0.000      32.361         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub18.co [17]
 CLMA_30_365/Y3                    td                    0.315      32.676 f       ISP/judge_single0_inst/feature_inst/N34_sub18.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        0.945      33.621         ISP/judge_single0_inst/feature_inst/_N895
                                                         0.307      33.928 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      33.928         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt17.co [18]
 CLMA_26_344/Y3                    td                    0.272      34.200 r       ISP/judge_single0_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.733      34.933         _N31             
                                                         0.307      35.240 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      35.240         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [1]
 CLMA_22_349/COUT                  td                    0.083      35.323 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.323         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [3]
                                                         0.055      35.378 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      35.378         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [5]
 CLMA_22_353/COUT                  td                    0.083      35.461 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.461         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [7]
                                                         0.055      35.516 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      35.516         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [9]
 CLMA_22_357/COUT                  td                    0.083      35.599 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.599         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [11]
                                                         0.055      35.654 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      35.654         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [13]
 CLMA_22_361/COUT                  td                    0.083      35.737 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.737         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [15]
                                                         0.055      35.792 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      35.792         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [17]
 CLMA_22_365/COUT                  td                    0.083      35.875 r       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.875         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub17.co [19]
 CLMA_22_369/Y1                    td                    0.318      36.193 f       ISP/judge_single0_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.272      38.465         ISP/judge_single0_inst/feature_inst/_N946
 CLMS_46_305/Y3                    td                    0.408      38.873 r       ISP/judge_single0_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.319      40.192         _N30             
                                                         0.307      40.499 r       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      40.499         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [5]
 CLMS_18_353/COUT                  td                    0.083      40.582 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.582         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [7]
                                                         0.057      40.639 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      40.639         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [9]
 CLMS_18_357/COUT                  td                    0.083      40.722 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.722         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [11]
                                                         0.057      40.779 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      40.779         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [13]
 CLMS_18_361/COUT                  td                    0.083      40.862 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.862         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [15]
                                                         0.057      40.919 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      40.919         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [17]
 CLMS_18_365/COUT                  td                    0.083      41.002 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.002         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub16.co [19]
 CLMS_18_369/Y1                    td                    0.318      41.320 f       ISP/judge_single0_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.104      43.424         ISP/judge_single0_inst/feature_inst/_N995
 CLMA_46_304/Y3                    td                    0.408      43.832 r       ISP/judge_single0_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.957      44.789         _N29             
                                                         0.307      45.096 r       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      45.096         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [1]
 CLMS_54_285/COUT                  td                    0.083      45.179 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.179         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [3]
                                                         0.057      45.236 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      45.236         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub15.co [5]
 CLMS_54_289/Y3                    td                    0.315      45.551 f       ISP/judge_single0_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        3.082      48.633         ISP/judge_single0_inst/feature_inst/_N1030
 CLMA_86_356/COUT                  td                    0.342      48.975 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.975         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [6]
                                                         0.055      49.030 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_4/gateop_A2/Cout
                                                         0.000      49.030         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [10]
 CLMA_86_360/COUT                  td                    0.083      49.113 r       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.113         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [14]
                                                         0.055      49.168 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      49.168         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt14.co [18]
 CLMA_86_364/Y3                    td                    0.264      49.432 f       ISP/judge_single0_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.426      51.858         _N28             
                                                         0.351      52.209 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      52.209         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [5]
 CLMA_50_289/COUT                  td                    0.083      52.292 r       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.292         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub14.co [7]
 CLMA_50_293/Y0                    td                    0.173      52.465 f       ISP/judge_single0_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.768      55.233         ISP/judge_single0_inst/feature_inst/_N1080
                                                         0.267      55.500 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      55.500         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [10]
 CLMA_78_340/COUT                  td                    0.083      55.583 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.583         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      55.638 f       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      55.638         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt13.co [18]
 CLMA_78_344/Y3                    td                    0.272      55.910 r       ISP/judge_single0_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.049      56.959         _N27             
 CLMA_98_352/Y1                    td                    0.430      57.389 f       ISP/judge_single0_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        2.332      59.721         ISP/judge_single0_inst/feature_inst/_N1126
 CLMS_78_337/COUT                  td                    0.345      60.066 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.066         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [6]
                                                         0.057      60.123 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      60.123         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [10]
 CLMS_78_341/COUT                  td                    0.083      60.206 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.206         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [14]
                                                         0.057      60.263 f       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      60.263         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt12.co [18]
 CLMS_78_345/Y3                    td                    0.272      60.535 r       ISP/judge_single0_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.792      61.327         _N26             
                                                         0.307      61.634 r       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      61.634         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [1]
 CLMS_94_349/COUT                  td                    0.083      61.717 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.717         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [3]
                                                         0.057      61.774 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      61.774         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [5]
 CLMS_94_353/COUT                  td                    0.083      61.857 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.857         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [7]
                                                         0.057      61.914 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      61.914         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub12.co [9]
 CLMS_94_357/Y3                    td                    0.315      62.229 f       ISP/judge_single0_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.902      64.131         ISP/judge_single0_inst/feature_inst/_N1181
                                                         0.307      64.438 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      64.438         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [10]
 CLMA_82_340/COUT                  td                    0.083      64.521 r       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.521         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [14]
                                                         0.055      64.576 f       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      64.576         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt11.co [18]
 CLMA_82_344/Y3                    td                    0.264      64.840 f       ISP/judge_single0_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.757      66.597         _N25             
                                                         0.351      66.948 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      66.948         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [9]
 CLMA_58_293/COUT                  td                    0.083      67.031 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.031         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [11]
                                                         0.055      67.086 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      67.086         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [13]
 CLMA_58_297/COUT                  td                    0.083      67.169 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.169         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [15]
                                                         0.055      67.224 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      67.224         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [17]
 CLMA_58_301/COUT                  td                    0.083      67.307 r       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.307         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [19]
                                                         0.055      67.362 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Cout
                                                         0.000      67.362         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub11.co [21]
 CLMA_58_305/Y3                    td                    0.315      67.677 f       ISP/judge_single0_inst/feature_inst/N34_sub11.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        2.308      69.985         ISP/judge_single0_inst/feature_inst/_N1242
 CLMA_82_345/Y3                    td                    0.405      70.390 r       ISP/judge_single0_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.486      70.876         _N24             
                                                         0.351      71.227 r       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      71.227         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [5]
 CLMS_78_353/COUT                  td                    0.083      71.310 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.310         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      71.367 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      71.367         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [9]
 CLMS_78_357/COUT                  td                    0.083      71.450 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.450         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub10.co [11]
 CLMS_78_361/Y0                    td                    0.173      71.623 f       ISP/judge_single0_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.902      74.525         ISP/judge_single0_inst/feature_inst/_N1280
 CLMS_86_341/COUT                  td                    0.262      74.787 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.787         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [14]
                                                         0.057      74.844 f       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      74.844         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt9.co [18]
 CLMS_86_345/Y3                    td                    0.272      75.116 r       ISP/judge_single0_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.645      75.761         _N23             
                                                         0.351      76.112 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      76.112         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [5]
 CLMA_82_352/COUT                  td                    0.083      76.195 r       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.195         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      76.250 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      76.250         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub9.co [9]
 CLMA_82_356/Y2                    td                    0.173      76.423 f       ISP/judge_single0_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.613      78.036         ISP/judge_single0_inst/feature_inst/_N1327
                                                         0.225      78.261 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      78.261         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [10]
 CLMA_90_340/COUT                  td                    0.083      78.344 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.344         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      78.399 f       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      78.399         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt8.co [18]
 CLMA_90_344/Y3                    td                    0.272      78.671 r       ISP/judge_single0_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.516      79.187         _N22             
                                                         0.307      79.494 r       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      79.494         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [1]
 CLMS_86_349/COUT                  td                    0.083      79.577 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.577         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [3]
                                                         0.057      79.634 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      79.634         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [5]
 CLMS_86_353/COUT                  td                    0.083      79.717 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.717         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [7]
                                                         0.057      79.774 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      79.774         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [9]
 CLMS_86_357/COUT                  td                    0.083      79.857 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.857         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub8.co [11]
 CLMS_86_361/Y0                    td                    0.173      80.030 f       ISP/judge_single0_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.171      82.201         ISP/judge_single0_inst/feature_inst/_N1378
 CLMA_90_341/COUT                  td                    0.262      82.463 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.463         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [14]
                                                         0.055      82.518 f       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      82.518         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt7.co [18]
 CLMA_90_345/Y3                    td                    0.272      82.790 r       ISP/judge_single0_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.699      83.489         _N21             
                                                         0.351      83.840 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      83.840         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [5]
 CLMA_94_352/COUT                  td                    0.083      83.923 r       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.923         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      83.978 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      83.978         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub7.co [9]
 CLMA_94_356/Y2                    td                    0.173      84.151 f       ISP/judge_single0_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.222      85.373         ISP/judge_single0_inst/feature_inst/_N1425
                                                         0.225      85.598 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000      85.598         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [10]
 CLMA_102_356/COUT                 td                    0.083      85.681 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.681         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [14]
                                                         0.055      85.736 f       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      85.736         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt6.co [18]
 CLMA_102_360/Y3                   td                    0.272      86.008 r       ISP/judge_single0_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.497      86.505         _N20             
                                                         0.307      86.812 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      86.812         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [1]
 CLMA_98_349/COUT                  td                    0.083      86.895 r       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.895         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub6.co [3]
 CLMA_98_353/Y1                    td                    0.318      87.213 f       ISP/judge_single0_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.813      89.026         ISP/judge_single0_inst/feature_inst/_N1469
 CLMS_94_337/COUT                  td                    0.345      89.371 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.371         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [6]
                                                         0.057      89.428 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000      89.428         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [10]
 CLMS_94_341/COUT                  td                    0.083      89.511 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.511         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [14]
                                                         0.057      89.568 f       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      89.568         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt5.co [18]
 CLMS_94_345/Y3                    td                    0.272      89.840 r       ISP/judge_single0_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.586      90.426         _N19             
                                                         0.351      90.777 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      90.777         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [5]
 CLMA_90_352/COUT                  td                    0.083      90.860 r       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.860         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      90.915 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      90.915         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub5.co [9]
 CLMA_90_356/Y3                    td                    0.315      91.230 f       ISP/judge_single0_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.967      93.197         ISP/judge_single0_inst/feature_inst/_N1524
                                                         0.307      93.504 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      93.504         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [10]
 CLMS_86_329/COUT                  td                    0.083      93.587 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.587         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [14]
                                                         0.057      93.644 f       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      93.644         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt4.co [18]
 CLMS_86_333/Y3                    td                    0.272      93.916 r       ISP/judge_single0_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.775      94.691         _N18             
                                                         0.307      94.998 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000      94.998         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [1]
 CLMA_82_349/COUT                  td                    0.083      95.081 r       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.081         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub4.co [3]
 CLMA_82_353/Y1                    td                    0.318      95.399 f       ISP/judge_single0_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Y1
                                   net (fanout=5)        1.136      96.535         ISP/judge_single0_inst/feature_inst/_N1567
                                                         0.310      96.845 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_5/gateop_A2/Cout
                                                         0.000      96.845         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [6]
 CLMA_90_353/COUT                  td                    0.083      96.928 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.928         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [8]
                                                         0.055      96.983 f       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_9/gateop_A2/Cout
                                                         0.000      96.983         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [10]
 CLMA_90_357/COUT                  td                    0.083      97.066 r       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.066         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_sub3.co [12]
 CLMA_90_361/Y1                    td                    0.318      97.384 f       ISP/judge_single0_inst/feature_inst/N34_sub3.fsub_13/gateop_A2/Y1
                                   net (fanout=2)        2.594      99.978         ISP/judge_single0_inst/feature_inst/_N1601
 CLMA_58_277/Y3                    td                    0.270     100.248 f       ISP/judge_single0_inst/feature_inst/N34_sel3[13]/gateop_perm/Z
                                   net (fanout=3)        2.534     102.782         ISP/judge_single0_inst/feature_inst/_N1625
 CLMA_106_364/COUT                 td                    0.262     103.044 r       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.044         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [14]
                                                         0.055     103.099 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     103.099         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt2.co [18]
 CLMA_106_368/Y3                   td                    0.264     103.363 f       ISP/judge_single0_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.638     105.001         _N16             
 CLMA_70_292/Y1                    td                    0.185     105.186 f       ISP/judge_single0_inst/feature_inst/N34_sel2[10]/gateop_perm/Z
                                   net (fanout=4)        2.159     107.345         ISP/judge_single0_inst/feature_inst/_N1671
                                                         0.307     107.652 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     107.652         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [10]
 CLMA_106_352/COUT                 td                    0.083     107.735 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     107.735         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [14]
                                                         0.055     107.790 f       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     107.790         ISP/judge_single0_inst/feature_inst/ISP/judge_single0_inst/feature_inst/N34_lt1.co [18]
 CLMA_106_356/Y3                   td                    0.272     108.062 r       ISP/judge_single0_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.566     108.628         _N15             
 CLMA_98_344/Y2                    td                    0.227     108.855 r       ISP/judge_single0_inst/feature_inst/N34_sel1[19]/gateop_perm/Z
                                   net (fanout=1)        0.466     109.321         ISP/judge_single0_inst/feature_inst/_N1729
 CLMA_106_345/C1                                                           r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01

 Data arrival time                                                 109.321         Logic Levels: 113
                                                                                   Logic: 34.937ns(33.802%), Route: 68.420ns(66.198%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.309      20.585         video_clk        
 CLMA_106_345/CLK                                                          r       ISP/judge_single0_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.168                          
 clock uncertainty                                      -0.150      21.018                          

 Setup time                                             -0.150      20.868                          

 Data required time                                                 20.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.868                          
 Data arrival time                                                -109.321                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -88.453                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_29[13]/opit_0_inv/CLK
Endpoint    : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_30[13]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.976
  Launch Clock Delay      :  5.197
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.305       5.197         video_clk        
 CLMA_118_121/CLK                                                          r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_29[13]/opit_0_inv/CLK

 CLMA_118_121/Q0                   tco                   0.198       5.395 r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_29[13]/opit_0_inv/Q
                                   net (fanout=1)        0.160       5.555         ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_29 [13]
 CLMA_118_125/M0                                                           r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_30[13]/opit_0_inv/D

 Data arrival time                                                   5.555         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.307%), Route: 0.160ns(44.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.501       5.976         video_clk        
 CLMA_118_125/CLK                                                          r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_30[13]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.393                          
 clock uncertainty                                       0.000       5.393                          

 Hold time                                              -0.003       5.390                          

 Data required time                                                  5.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.390                          
 Data arrival time                                                  -5.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.165                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single3_inst/Vertical_Projection_inst/h_raddr[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single3_inst/Vertical_Projection_inst/hcount_l1_r[5]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.986
  Launch Clock Delay      :  5.211
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.319       5.211         video_clk        
 CLMA_58_120/CLK                                                           r       ISP/judge_single3_inst/Vertical_Projection_inst/h_raddr[5]/opit_0_inv_A2Q21/CLK

 CLMA_58_120/Q1                    tco                   0.197       5.408 f       ISP/judge_single3_inst/Vertical_Projection_inst/h_raddr[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.110       5.518         ISP/judge_single3_inst/Vertical_Projection_inst/v_raddr [5]
 CLMA_58_129/B0                                                            f       ISP/judge_single3_inst/Vertical_Projection_inst/hcount_l1_r[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.511       5.986         video_clk        
 CLMA_58_129/CLK                                                           r       ISP/judge_single3_inst/Vertical_Projection_inst/hcount_l1_r[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.583       5.403                          
 clock uncertainty                                       0.000       5.403                          

 Hold time                                              -0.082       5.321                          

 Data required time                                                  5.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.321                          
 Data arrival time                                                  -5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/rgb2ycbcr/mult_r_for_cr_18b[9]/opit_0_A2Q21/CLK
Endpoint    : ISP/rgb2ycbcr/add_cr_0_18b[9]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.963
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.294       5.186         video_clk        
 CLMA_82_36/CLK                                                            r       ISP/rgb2ycbcr/mult_r_for_cr_18b[9]/opit_0_A2Q21/CLK

 CLMA_82_36/Q1                     tco                   0.198       5.384 r       ISP/rgb2ycbcr/mult_r_for_cr_18b[9]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.208       5.592         ISP/rgb2ycbcr/mult_r_for_y_18b [5]
 CLMS_86_37/M2                                                             r       ISP/rgb2ycbcr/add_cr_0_18b[9]/opit_0/D

 Data arrival time                                                   5.592         Logic Levels: 0  
                                                                                   Logic: 0.198ns(48.768%), Route: 0.208ns(51.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.488       5.963         video_clk        
 CLMS_86_37/CLK                                                            r       ISP/rgb2ycbcr/add_cr_0_18b[9]/opit_0/CLK
 clock pessimism                                        -0.583       5.380                          
 clock uncertainty                                       0.000       5.380                          

 Hold time                                              -0.003       5.377                          

 Data required time                                                  5.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.377                          
 Data arrival time                                                  -5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[17]             tco                   1.329   19037.322 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[43]
                                   net (fanout=1)        1.521   19038.843         rd_burst_data[43]
 DRM_34_104/DB0[3]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]

 Data arrival time                                               19038.843         Logic Levels: 0  
                                                                                   Logic: 1.329ns(46.632%), Route: 1.521ns(53.368%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.302   19035.202         video_clk        
 DRM_34_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.618                          
 clock uncertainty                                      -0.150   19035.468                          

 Setup time                                             -0.054   19035.414                          

 Data required time                                              19035.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.414                          
 Data arrival time                                              -19038.843                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.406  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[13]             tco                   1.269   19037.262 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[39]
                                   net (fanout=1)        1.299   19038.561         rd_burst_data[39]
 DRM_34_84/DB0[7]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[7]

 Data arrival time                                               19038.561         Logic Levels: 0  
                                                                                   Logic: 1.269ns(49.416%), Route: 1.299ns(50.584%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.279   19035.179         video_clk        
 DRM_34_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.595                          
 clock uncertainty                                      -0.150   19035.445                          

 Setup time                                             -0.054   19035.391                          

 Data required time                                              19035.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.391                          
 Data arrival time                                              -19038.561                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.194
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[17]             tco                   1.311   19037.304 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[63]
                                   net (fanout=1)        1.192   19038.496         rd_burst_data[63]
 DRM_34_104/DB0[16]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[16]

 Data arrival time                                               19038.496         Logic Levels: 0  
                                                                                   Logic: 1.311ns(52.377%), Route: 1.192ns(47.623%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.302   19035.202         video_clk        
 DRM_34_104/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.618                          
 clock uncertainty                                      -0.150   19035.468                          

 Setup time                                             -0.054   19035.414                          

 Data required time                                              19035.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.414                          
 Data arrival time                                              -19038.496                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.082                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.953
  Launch Clock Delay      :  5.177
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.282   19235.177         ntclkbufg_1      
 CLMA_42_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_42_100/Q1                    tco                   0.198   19235.375 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140   19235.515         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_42_101/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                               19235.515         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.478   19235.953         video_clk        
 CLMA_42_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.416   19235.537                          
 clock uncertainty                                       0.150   19235.687                          

 Hold time                                              -0.003   19235.684                          

 Data required time                                              19235.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.684                          
 Data arrival time                                              -19235.515                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.169                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.953
  Launch Clock Delay      :  5.177
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.282   19235.177         ntclkbufg_1      
 CLMA_42_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_42_100/Q0                    tco                   0.198   19235.375 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140   19235.515         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_42_101/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                               19235.515         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.478   19235.953         video_clk        
 CLMA_42_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.416   19235.537                          
 clock uncertainty                                       0.150   19235.687                          

 Hold time                                              -0.003   19235.684                          

 Data required time                                              19235.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.684                          
 Data arrival time                                              -19235.515                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.169                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.958
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294   19235.189         ntclkbufg_1      
 CLMS_38_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_38_109/Q0                    tco                   0.198   19235.387 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.243   19235.630         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_42_104/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19235.630         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.898%), Route: 0.243ns(55.102%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.483   19235.958         video_clk        
 CLMA_42_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.416   19235.542                          
 clock uncertainty                                       0.150   19235.692                          

 Hold time                                              -0.003   19235.689                          

 Data required time                                              19235.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.689                          
 Data arrival time                                              -19235.630                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.924
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.445       5.924         ntclkbufg_1      
 CLMA_38_52/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_52/Q0                     tco                   0.206       6.130 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.788       7.918         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.918         Logic Levels: 0  
                                                                                   Logic: 0.206ns(10.331%), Route: 1.788ns(89.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.134      10.512                          

 Data required time                                                 10.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.512                          
 Data arrival time                                                  -7.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.451       5.930         ntclkbufg_1      
 CLMA_42_77/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_42_77/Q0                     tco                   0.206       6.136 f       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.814       6.950         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   6.950         Logic Levels: 0  
                                                                                   Logic: 0.206ns(20.196%), Route: 0.814ns(79.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.135      10.511                          

 Data required time                                                 10.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.511                          
 Data arrival time                                                  -6.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.962       8.845         s00_axi_wready   
 CLMA_50_37/Y2                     td                    0.132       8.977 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.477       9.454         u_aq_axi_master/N5
                                                         0.221       9.675 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       9.675         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9159
 CLMA_46_48/Y2                     td                    0.158       9.833 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.477      10.310         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [2]
 CLMS_54_41/Y1                     td                    0.135      10.445 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[2]/gateop_perm/Z
                                   net (fanout=2)        0.579      11.024         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [2]
 CLMA_54_48/COUT                   td                    0.346      11.370 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.370         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3]
                                                         0.055      11.425 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      11.425         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMA_54_52/COUT                   td                    0.082      11.507 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      11.507         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_54_56/CIN                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.507         Logic Levels: 5  
                                                                                   Logic: 2.019ns(36.616%), Route: 3.495ns(63.384%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.251      15.146         ntclkbufg_1      
 CLMA_54_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.584      15.730                          
 clock uncertainty                                      -0.150      15.580                          

 Setup time                                             -0.110      15.470                          

 Data required time                                                 15.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.470                          
 Data arrival time                                                 -11.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.963                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[15]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.970
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.299       5.194         ntclkbufg_1      
 CLMA_38_132/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_38_132/Q2                    tco                   0.197       5.391 f       frame_read_write_m0/frame_fifo_read_m0/state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=28)       0.241       5.632         frame_read_write_m0/frame_fifo_read_m0/state_1
 CLMA_38_108/C4                                                            f       frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.632         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.977%), Route: 0.241ns(55.023%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.491       5.970         ntclkbufg_1      
 CLMA_38_108/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/rd_burst_addr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.584       5.386                          
 clock uncertainty                                       0.000       5.386                          

 Hold time                                              -0.056       5.330                          

 Data required time                                                  5.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.330                          
 Data arrival time                                                  -5.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.173
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.278       5.173         ntclkbufg_1      
 CLMA_30_88/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_88/Q3                     tco                   0.198       5.371 r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.477       5.848         s00_axi_araddr[22]
 HMEMC_16_1/SRB_IOL36_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]

 Data arrival time                                                   5.848         Logic Levels: 0  
                                                                                   Logic: 0.198ns(29.333%), Route: 0.477ns(70.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.117       5.526                          

 Data required time                                                  5.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.526                          
 Data arrival time                                                  -5.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.960
  Launch Clock Delay      :  5.178
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.283       5.178         ntclkbufg_1      
 CLMA_30_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_30_92/Q3                     tco                   0.197       5.375 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.235       5.610         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/wr_addr [3]
 DRM_34_84/ADA0[8]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   5.610         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.481       5.960         ntclkbufg_1      
 DRM_34_84/CLKA[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.742       5.218                          
 clock uncertainty                                       0.000       5.218                          

 Hold time                                               0.063       5.281                          

 Data required time                                                  5.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.281                          
 Data arrival time                                                  -5.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.958  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.481       3.210         cmos_pclk_g      
 CLMS_66_37/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_66_37/Q3                     tco                   0.206       3.416 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.785       4.201         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2]
 CLMA_58_41/M2                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                                   4.201         Logic Levels: 0  
                                                                                   Logic: 0.206ns(20.787%), Route: 0.785ns(79.213%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.273      15.168         ntclkbufg_1      
 CLMA_58_41/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      15.168                          
 clock uncertainty                                      -0.150      15.018                          

 Setup time                                             -0.035      14.983                          

 Data required time                                                 14.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.983                          
 Data arrival time                                                  -4.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.782                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.967  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.158
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.462       3.191         cmos_pclk_g      
 CLMS_66_53/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_66_53/Q0                     tco                   0.209       3.400 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.771       4.171         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMA_58_48/M0                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   4.171         Logic Levels: 0  
                                                                                   Logic: 0.209ns(21.327%), Route: 0.771ns(78.673%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.263      15.158         ntclkbufg_1      
 CLMA_58_48/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      15.158                          
 clock uncertainty                                      -0.150      15.008                          

 Setup time                                             -0.027      14.981                          

 Data required time                                                 14.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.981                          
 Data arrival time                                                  -4.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.810                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.989  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.162
  Launch Clock Delay      :  3.173
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.444       3.173         cmos_pclk_g      
 CLMA_50_57/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_50_57/Q1                     tco                   0.206       3.379 f       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.673       4.052         read_addr_index[1]
 CLMS_38_85/M3                                                             f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   4.052         Logic Levels: 0  
                                                                                   Logic: 0.206ns(23.436%), Route: 0.673ns(76.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.267      15.162         ntclkbufg_1      
 CLMS_38_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.162                          
 clock uncertainty                                      -0.150      15.012                          

 Setup time                                             -0.035      14.977                          

 Data required time                                                 14.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.977                          
 Data arrival time                                                  -4.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.925                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  2.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.247       2.758         cmos_pclk_g      
 CLMA_50_57/CLK                                                            r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_57/Q0                     tco                   0.198       2.956 r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.142       3.098         write_addr_index[1]
 CLMA_50_56/M1                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   3.098         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.444       5.923         ntclkbufg_1      
 CLMA_50_56/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.923                          
 clock uncertainty                                       0.150       6.073                          

 Hold time                                              -0.003       6.070                          

 Data required time                                                  6.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.070                          
 Data arrival time                                                  -3.098                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.972                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  2.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.277       2.788         cmos_pclk_g      
 CLMA_58_37/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_58_37/Q0                     tco                   0.197       2.985 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.234       3.219         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [7]
 CLMA_58_41/AD                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/D

 Data arrival time                                                   3.219         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469       5.948         ntclkbufg_1      
 CLMA_58_41/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       5.948                          
 clock uncertainty                                       0.150       6.098                          

 Hold time                                               0.028       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                  -3.219                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.907                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  2.781
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.270       2.781         cmos_pclk_g      
 CLMA_50_36/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMA_50_36/Q0                     tco                   0.198       2.979 r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.246       3.225         write_req        
 CLMA_46_32/M2                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   3.225         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.468       5.947         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       5.947                          
 clock uncertainty                                       0.150       6.097                          

 Hold time                                              -0.003       6.094                          

 Data required time                                                  6.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.094                          
 Data arrival time                                                  -3.225                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.869                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.205
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.492     205.959         video_clk        
 CLMA_42_112/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_42_112/Q0                    tco                   0.206     206.165 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.144     207.309         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_30_117/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                 207.309         Logic Levels: 0  
                                                                                   Logic: 0.206ns(15.259%), Route: 1.144ns(84.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.310     205.205         ntclkbufg_1      
 CLMA_30_117/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.416     205.621                          
 clock uncertainty                                      -0.150     205.471                          

 Setup time                                             -0.035     205.436                          

 Data required time                                                205.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.436                          
 Data arrival time                                                -207.309                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.873                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.195
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.470     205.937         video_clk        
 CLMA_30_85/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_30_85/Q2                     tco                   0.206     206.143 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.755     206.898         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_26_104/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                 206.898         Logic Levels: 0  
                                                                                   Logic: 0.206ns(21.436%), Route: 0.755ns(78.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.300     205.195         ntclkbufg_1      
 CLMA_26_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.416     205.611                          
 clock uncertainty                                      -0.150     205.461                          

 Setup time                                             -0.035     205.426                          

 Data required time                                                205.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.426                          
 Data arrival time                                                -206.898                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.472                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.382  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.515     205.982         video_clk        
 CLMS_26_121/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_26_121/Q3                    tco                   0.209     206.191 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.638     206.829         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_30_105/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                 206.829         Logic Levels: 0  
                                                                                   Logic: 0.209ns(24.675%), Route: 0.638ns(75.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.297     205.192         ntclkbufg_1      
 CLMA_30_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.416     205.608                          
 clock uncertainty                                      -0.150     205.458                          

 Setup time                                             -0.027     205.431                          

 Data required time                                                205.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.431                          
 Data arrival time                                                -206.829                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.398                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.972
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.290       5.182         video_clk        
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_38_105/Q3                    tco                   0.197       5.379 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.280       5.659         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_30_105/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   5.659         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.300%), Route: 0.280ns(58.700%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.493       5.972         ntclkbufg_1      
 CLMA_30_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.416       5.556                          
 clock uncertainty                                       0.150       5.706                          

 Hold time                                              -0.010       5.696                          

 Data required time                                                  5.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.696                          
 Data arrival time                                                  -5.659                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.037                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.962
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.274       5.166         video_clk        
 CLMA_30_85/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_30_85/Q0                     tco                   0.198       5.364 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.342       5.706         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_26_92/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   5.706         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.667%), Route: 0.342ns(63.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.483       5.962         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.416       5.546                          
 clock uncertainty                                       0.150       5.696                          

 Hold time                                              -0.003       5.693                          

 Data required time                                                  5.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.693                          
 Data arrival time                                                  -5.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.013                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.985
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.310       5.202         video_clk        
 CLMA_30_129/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q/CLK

 CLMA_30_129/Q3                    tco                   0.198       5.400 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q/Q
                                   net (fanout=1)        0.346       5.746         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMS_26_113/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   5.746         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.397%), Route: 0.346ns(63.603%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.506       5.985         ntclkbufg_1      
 CLMS_26_113/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.416       5.569                          
 clock uncertainty                                       0.150       5.719                          

 Hold time                                              -0.003       5.716                          

 Data required time                                                  5.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.716                          
 Data arrival time                                                  -5.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[13]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.942
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.466       5.942         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK

 CLMA_30_41/Q2                     tco                   0.206       6.148 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=48)       2.963       9.111         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6]
 CLMA_10_188/Y1                    td                    0.139       9.250 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_13/LUT7_inst_perm/Z
                                   net (fanout=1)        2.163      11.413         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [13]
 CLMA_30_89/Y3                     td                    0.217      11.630 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[13]/gateop_perm/Z
                                   net (fanout=1)        1.240      12.870         u_ipsl_hmic_h_top/ddrc_pwdata [13]
 HMEMC_16_1/SRB_IOL3_TX_DATA[0]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[13]

 Data arrival time                                                  12.870         Logic Levels: 2  
                                                                                   Logic: 0.562ns(8.112%), Route: 6.366ns(91.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.664      25.128                          

 Data required time                                                 25.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.128                          
 Data arrival time                                                 -12.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[26]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.942
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.466       5.942         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK

 CLMA_30_41/Q2                     tco                   0.206       6.148 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=48)       3.524       9.672         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [6]
 CLMS_18_197/Y1                    td                    0.139       9.811 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_26/LUT7_inst_perm/Z
                                   net (fanout=1)        1.327      11.138         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [26]
 CLMA_42_108/Y1                    td                    0.143      11.281 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[26]/gateop_perm/Z
                                   net (fanout=1)        1.300      12.581         u_ipsl_hmic_h_top/ddrc_pwdata [26]
 HMEMC_16_1/SRB_IOL2_TX_DATA[6]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[26]

 Data arrival time                                                  12.581         Logic Levels: 2  
                                                                                   Logic: 0.488ns(7.351%), Route: 6.151ns(92.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.482      25.310                          

 Data required time                                                 25.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.310                          
 Data arrival time                                                 -12.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.729                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.942
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.466       5.942         ntclkbufg_0      
 CLMA_30_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_30_41/Q0                     tco                   0.209       6.151 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.769       6.920         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMS_26_17/Y2                     td                    0.312       7.232 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.486       7.718         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N22929
 CLMS_26_37/Y3                     td                    0.135       7.853 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.614       8.467         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_64/Y2                     td                    0.193       8.660 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]_3/gateop_perm/Z
                                   net (fanout=40)       0.909       9.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19899
 CLMA_42_108/Y3                    td                    0.270       9.839 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[10]/gateop_perm/Z
                                   net (fanout=1)        1.419      11.258         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  11.258         Logic Levels: 4  
                                                                                   Logic: 1.119ns(21.050%), Route: 4.197ns(78.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.394      24.398                          

 Data required time                                                 24.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.398                          
 Data arrival time                                                 -11.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.968
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.296       5.189         ntclkbufg_0      
 CLMA_58_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK

 CLMA_58_20/Q0                     tco                   0.198       5.387 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/Q
                                   net (fanout=3)        0.146       5.533         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [1]
 CLMA_58_21/M1                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/D

 Data arrival time                                                   5.533         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.558%), Route: 0.146ns(42.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.492       5.968         ntclkbufg_0      
 CLMA_58_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[1]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.215                          
 clock uncertainty                                       0.000       5.215                          

 Hold time                                              -0.003       5.212                          

 Data required time                                                  5.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.212                          
 Data arrival time                                                  -5.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.160
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.267       5.160         ntclkbufg_0      
 CLMA_38_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK

 CLMA_38_36/Q0                     tco                   0.197       5.357 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/Q
                                   net (fanout=4)        0.111       5.468         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3
 CLMA_38_28/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.468         Logic Levels: 0  
                                                                                   Logic: 0.197ns(63.961%), Route: 0.111ns(36.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.473       5.949         ntclkbufg_0      
 CLMA_38_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.753       5.196                          
 clock uncertainty                                       0.000       5.196                          

 Hold time                                              -0.055       5.141                          

 Data required time                                                  5.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.141                          
 Data arrival time                                                  -5.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[6]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.973
  Launch Clock Delay      :  5.193
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.300       5.193         ntclkbufg_0      
 CLMA_58_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[6]/opit_0_inv/CLK

 CLMA_58_17/Q1                     tco                   0.198       5.391 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.140       5.531         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [6]
 CLMA_58_17/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/D

 Data arrival time                                                   5.531         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_58_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Hold time                                              -0.003       5.191                          

 Data required time                                                  5.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.191                          
 Data arrival time                                                  -5.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.887  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.187
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.312      22.387         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_24/Y0                     td                    0.226      22.613 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.451      23.064         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_12/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.064         Logic Levels: 1  
                                                                                   Logic: 1.517ns(46.250%), Route: 1.763ns(53.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.294      25.187         ntclkbufg_0      
 CLMA_38_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.671                          
 clock uncertainty                                      -0.150      25.521                          

 Setup time                                             -0.223      25.298                          

 Data required time                                                 25.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.298                          
 Data arrival time                                                 -23.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.887  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.187
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.312      22.387         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_24/Y0                     td                    0.226      22.613 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.451      23.064         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_12/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.064         Logic Levels: 1  
                                                                                   Logic: 1.517ns(46.250%), Route: 1.763ns(53.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.294      25.187         ntclkbufg_0      
 CLMA_38_12/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.671                          
 clock uncertainty                                      -0.150      25.521                          

 Setup time                                             -0.223      25.298                          

 Data required time                                                 25.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.298                          
 Data arrival time                                                 -23.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.869  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.169
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.312      22.387         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_24/Y0                     td                    0.226      22.613 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.324      22.937         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMS_38_29/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.937         Logic Levels: 1  
                                                                                   Logic: 1.517ns(48.113%), Route: 1.636ns(51.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.276      25.169         ntclkbufg_0      
 CLMS_38_29/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.653                          
 clock uncertainty                                      -0.150      25.503                          

 Setup time                                             -0.223      25.280                          

 Data required time                                                 25.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.280                          
 Data arrival time                                                 -22.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.931
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.575      25.782         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_68/M3                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.782         Logic Levels: 0  
                                                                                   Logic: 1.046ns(64.528%), Route: 0.575ns(35.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.455      25.931         ntclkbufg_0      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.484      25.447                          
 clock uncertainty                                       0.150      25.597                          

 Hold time                                              -0.003      25.594                          

 Data required time                                                 25.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.594                          
 Data arrival time                                                 -25.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.940      26.088         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_42_28/A4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.088         Logic Levels: 0  
                                                                                   Logic: 0.987ns(51.220%), Route: 0.940ns(48.780%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469      25.945         ntclkbufg_0      
 CLMA_42_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.461                          
 clock uncertainty                                       0.150      25.611                          

 Hold time                                              -0.044      25.567                          

 Data required time                                                 25.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.567                          
 Data arrival time                                                 -26.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.521                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.191 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.029      26.220         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_38_29/A0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.220         Logic Levels: 0  
                                                                                   Logic: 1.030ns(50.024%), Route: 1.029ns(49.976%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.473      25.949         ntclkbufg_0      
 CLMS_38_29/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.465                          
 clock uncertainty                                       0.150      25.615                          

 Hold time                                              -0.070      25.545                          

 Data required time                                                 25.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.545                          
 Data arrival time                                                 -26.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.977
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.501       5.977         ntclkbufg_0      
 CLMA_42_0/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_42_0/Q0                      tco                   0.206       6.183 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.100       7.283         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMS_26_65/Y1                     td                    0.221       7.504 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.481       7.985         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.985         Logic Levels: 1  
                                                                                   Logic: 0.427ns(21.265%), Route: 1.581ns(78.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -7.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.968
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.492       5.968         ntclkbufg_0      
 CLMA_42_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_42_8/Q0                      tco                   0.206       6.174 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.314       7.488         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.488         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.553%), Route: 1.314ns(86.447%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.001       9.494                          

 Data required time                                                  9.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.494                          
 Data arrival time                                                  -7.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_57/Q0                     tco                   0.209       6.132 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.809       6.941         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.941         Logic Levels: 0  
                                                                                   Logic: 0.209ns(20.530%), Route: 0.809ns(79.470%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -6.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.013                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.156
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263       5.156         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_73/Q0                     tco                   0.198       5.354 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.379       5.733         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   5.733         Logic Levels: 0  
                                                                                   Logic: 0.198ns(34.315%), Route: 0.379ns(65.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.416       4.866                          

 Data required time                                                  4.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.866                          
 Data arrival time                                                  -5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.273       5.166         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_41/Q0                     tco                   0.198       5.364 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.599       5.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   5.963         Logic Levels: 0  
                                                                                   Logic: 0.198ns(24.843%), Route: 0.599ns(75.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.509       4.959                          

 Data required time                                                  4.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.959                          
 Data arrival time                                                  -5.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.155
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.262       5.155         ntclkbufg_0      
 CLMS_38_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_38_41/Q1                     tco                   0.198       5.353 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.652       6.005         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.005         Logic Levels: 0  
                                                                                   Logic: 0.198ns(23.294%), Route: 0.652ns(76.706%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -6.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       4.991      11.138         nt_ddr_init_done 
 CLMA_146_285/RSCO                 td                    0.094      11.232 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.232         _N289            
 CLMA_146_289/RSCO                 td                    0.078      11.310 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.310         _N288            
 CLMA_146_293/RSCO                 td                    0.078      11.388 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.388         _N287            
 CLMA_146_297/RSCI                                                         r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.388         Logic Levels: 3  
                                                                                   Logic: 0.456ns(8.372%), Route: 4.991ns(91.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.296      23.105         sys_clk_g        
 CLMA_146_297/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.258      23.363                          
 clock uncertainty                                      -0.050      23.313                          

 Recovery time                                           0.000      23.313                          

 Data required time                                                 23.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.313                          
 Data arrival time                                                 -11.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.578  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       4.991      11.138         nt_ddr_init_done 
 CLMA_146_285/RSCO                 td                    0.094      11.232 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.232         _N289            
 CLMA_146_289/RSCO                 td                    0.078      11.310 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.310         _N288            
 CLMA_146_293/RSCO                 td                    0.078      11.388 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.388         _N287            
 CLMA_146_297/RSCI                                                         r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.388         Logic Levels: 3  
                                                                                   Logic: 0.456ns(8.372%), Route: 4.991ns(91.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.296      23.105         sys_clk_g        
 CLMA_146_297/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.258      23.363                          
 clock uncertainty                                      -0.050      23.313                          

 Recovery time                                           0.000      23.313                          

 Data required time                                                 23.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.313                          
 Data arrival time                                                 -11.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.565  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.118
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       4.991      11.138         nt_ddr_init_done 
 CLMA_146_285/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.138         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.964%), Route: 4.991ns(96.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.309      23.118         sys_clk_g        
 CLMA_146_285/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.258      23.376                          
 clock uncertainty                                      -0.050      23.326                          

 Recovery time                                          -0.212      23.114                          

 Data required time                                                 23.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.114                          
 Data arrival time                                                 -11.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.549
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       3.047       8.406         nt_ddr_init_done 
 CLMA_138_213/RS                                                           r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   8.406         Logic Levels: 0  
                                                                                   Logic: 0.198ns(6.102%), Route: 3.047ns(93.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.482       3.549         sys_clk_g        
 CLMA_138_213/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.258       3.291                          
 clock uncertainty                                       0.050       3.341                          

 Removal time                                           -0.195       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                  -8.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.830  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.589
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       3.184       8.543         nt_ddr_init_done 
 CLMS_142_241/RSCO                 td                    0.100       8.643 f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.643         _N296            
 CLMS_142_245/RSCI                                                         f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.643         Logic Levels: 1  
                                                                                   Logic: 0.298ns(8.558%), Route: 3.184ns(91.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.522       3.589         sys_clk_g        
 CLMS_142_245/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.331                          
 clock uncertainty                                       0.050       3.381                          

 Removal time                                            0.000       3.381                          

 Data required time                                                  3.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.381                          
 Data arrival time                                                  -8.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.839  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       3.085       8.444         nt_ddr_init_done 
 CLMA_118_261/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.444         Logic Levels: 0  
                                                                                   Logic: 0.198ns(6.031%), Route: 3.085ns(93.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.513       3.580         sys_clk_g        
 CLMA_118_261/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.322                          
 clock uncertainty                                       0.050       3.372                          

 Removal time                                           -0.195       3.177                          

 Data required time                                                  3.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.177                          
 Data arrival time                                                  -8.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.267                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  5.947
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.468       5.947         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.209       6.156 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.569       6.725         frame_read_write_m0/write_fifo_aclr
 CLMA_58_25/RSCO                   td                    0.094       6.819 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.819         _N277            
 CLMA_58_29/RSCO                   td                    0.078       6.897 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.897         _N276            
 CLMA_58_33/RSCO                   td                    0.078       6.975 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.975         _N275            
 CLMA_58_37/RSCO                   td                    0.078       7.053 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.053         _N274            
 CLMA_58_41/RSCO                   td                    0.078       7.131 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.131         _N273            
 CLMA_58_45/RSCO                   td                    0.078       7.209 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.209         _N272            
 CLMA_58_49/RSCO                   td                    0.078       7.287 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.287         _N271            
 CLMA_58_53/RSCO                   td                    0.078       7.365 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.365         _N270            
 CLMA_58_57/RSCO                   td                    0.078       7.443 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.443         _N269            
 CLMA_58_65/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/RS

 Data arrival time                                                   7.443         Logic Levels: 9  
                                                                                   Logic: 0.927ns(61.965%), Route: 0.569ns(38.035%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.254      12.765         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.000      12.765                          
 clock uncertainty                                      -0.050      12.715                          

 Recovery time                                           0.000      12.715                          

 Data required time                                                 12.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.715                          
 Data arrival time                                                  -7.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  5.947
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.468       5.947         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.209       6.156 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.569       6.725         frame_read_write_m0/write_fifo_aclr
 CLMA_58_25/RSCO                   td                    0.094       6.819 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.819         _N277            
 CLMA_58_29/RSCO                   td                    0.078       6.897 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.897         _N276            
 CLMA_58_33/RSCO                   td                    0.078       6.975 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.975         _N275            
 CLMA_58_37/RSCO                   td                    0.078       7.053 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.053         _N274            
 CLMA_58_41/RSCO                   td                    0.078       7.131 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.131         _N273            
 CLMA_58_45/RSCO                   td                    0.078       7.209 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.209         _N272            
 CLMA_58_49/RSCO                   td                    0.078       7.287 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.287         _N271            
 CLMA_58_53/RSCO                   td                    0.078       7.365 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.365         _N270            
 CLMA_58_57/RSCO                   td                    0.078       7.443 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.443         _N269            
 CLMA_58_65/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.443         Logic Levels: 9  
                                                                                   Logic: 0.927ns(61.965%), Route: 0.569ns(38.035%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.254      12.765         cmos_pclk_g      
 CLMA_58_65/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      12.765                          
 clock uncertainty                                      -0.050      12.715                          

 Recovery time                                           0.000      12.715                          

 Data required time                                                 12.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.715                          
 Data arrival time                                                  -7.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.765
  Launch Clock Delay      :  5.947
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.468       5.947         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.209       6.156 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.569       6.725         frame_read_write_m0/write_fifo_aclr
 CLMA_58_25/RSCO                   td                    0.094       6.819 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.819         _N277            
 CLMA_58_29/RSCO                   td                    0.078       6.897 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.897         _N276            
 CLMA_58_33/RSCO                   td                    0.078       6.975 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.975         _N275            
 CLMA_58_37/RSCO                   td                    0.078       7.053 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.053         _N274            
 CLMA_58_41/RSCO                   td                    0.078       7.131 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.131         _N273            
 CLMA_58_45/RSCO                   td                    0.078       7.209 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.209         _N272            
 CLMA_58_49/RSCO                   td                    0.078       7.287 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.287         _N271            
 CLMA_58_53/RSCO                   td                    0.078       7.365 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.365         _N270            
 CLMA_58_57/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.365         Logic Levels: 8  
                                                                                   Logic: 0.849ns(59.873%), Route: 0.569ns(40.127%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.254      12.765         cmos_pclk_g      
 CLMA_58_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      12.765                          
 clock uncertainty                                      -0.050      12.715                          

 Recovery time                                           0.000      12.715                          

 Data required time                                                 12.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.715                          
 Data arrival time                                                  -7.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.350                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.962  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.271       5.166         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.197       5.363 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.262       5.625         frame_read_write_m0/write_fifo_aclr
 CLMA_54_32/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS

 Data arrival time                                                   5.625         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.475       3.204         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000       3.204                          
 clock uncertainty                                       0.050       3.254                          

 Removal time                                           -0.186       3.068                          

 Data required time                                                  3.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.068                          
 Data arrival time                                                  -5.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.557                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.962  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.271       5.166         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.197       5.363 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.262       5.625         frame_read_write_m0/write_fifo_aclr
 CLMA_54_32/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS

 Data arrival time                                                   5.625         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.475       3.204         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000       3.204                          
 clock uncertainty                                       0.050       3.254                          

 Removal time                                           -0.186       3.068                          

 Data required time                                                  3.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.068                          
 Data arrival time                                                  -5.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.557                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.962  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.271       5.166         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.197       5.363 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.262       5.625         frame_read_write_m0/write_fifo_aclr
 CLMA_54_32/RS                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   5.625         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.919%), Route: 0.262ns(57.081%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.475       3.204         cmos_pclk_g      
 CLMA_54_32/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       3.204                          
 clock uncertainty                                       0.050       3.254                          

 Removal time                                           -0.186       3.068                          

 Data required time                                                  3.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.068                          
 Data arrival time                                                  -5.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.557                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.406  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.168
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511   19035.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.206   19036.196 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.941   19037.137         frame_read_write_m0/read_fifo_aclr
 CLMS_38_93/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/RS

 Data arrival time                                               19037.137         Logic Levels: 0  
                                                                                   Logic: 0.206ns(17.960%), Route: 0.941ns(82.040%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.276   19035.176         video_clk        
 CLMS_38_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.416   19035.592                          
 clock uncertainty                                      -0.150   19035.442                          

 Recovery time                                          -0.212   19035.230                          

 Data required time                                              19035.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.230                          
 Data arrival time                                              -19037.137                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.907                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.411  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.163
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511   19035.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.206   19036.196 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.925   19037.121         frame_read_write_m0/read_fifo_aclr
 CLMA_38_88/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               19037.121         Logic Levels: 0  
                                                                                   Logic: 0.206ns(18.214%), Route: 0.925ns(81.786%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.271   19035.171         video_clk        
 CLMA_38_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.587                          
 clock uncertainty                                      -0.150   19035.437                          

 Recovery time                                          -0.212   19035.225                          

 Data required time                                              19035.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.225                          
 Data arrival time                                              -19037.121                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.896                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.382  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.192
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511   19035.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.209   19036.199 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.938   19037.137         frame_read_write_m0/read_fifo_aclr
 CLMS_26_105/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                               19037.137         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.221%), Route: 0.938ns(81.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.300   19035.200         video_clk        
 CLMS_26_105/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.416   19035.616                          
 clock uncertainty                                      -0.150   19035.466                          

 Recovery time                                          -0.223   19035.243                          

 Data required time                                              19035.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.243                          
 Data arrival time                                              -19037.137                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.894                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.972
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314   19235.209         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.198   19235.407 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.602   19236.009         frame_read_write_m0/read_fifo_aclr
 CLMA_42_112/RSCO                  td                    0.092   19236.101 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000   19236.101         _N215            
 CLMA_42_116/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.101         Logic Levels: 1  
                                                                                   Logic: 0.290ns(32.511%), Route: 0.602ns(67.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.497   19235.972         video_clk        
 CLMA_42_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.556                          
 clock uncertainty                                       0.150   19235.706                          

 Removal time                                            0.000   19235.706                          

 Data required time                                              19235.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.706                          
 Data arrival time                                              -19236.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.972
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314   19235.209         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.198   19235.407 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.602   19236.009         frame_read_write_m0/read_fifo_aclr
 CLMA_42_112/RSCO                  td                    0.092   19236.101 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000   19236.101         _N215            
 CLMA_42_116/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.101         Logic Levels: 1  
                                                                                   Logic: 0.290ns(32.511%), Route: 0.602ns(67.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.497   19235.972         video_clk        
 CLMA_42_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.556                          
 clock uncertainty                                       0.150   19235.706                          

 Removal time                                            0.000   19235.706                          

 Data required time                                              19235.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.706                          
 Data arrival time                                              -19236.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.395                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.958
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314   19235.209         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.198   19235.407 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.592   19235.999         frame_read_write_m0/read_fifo_aclr
 CLMS_26_89/RSCO                   td                    0.092   19236.091 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19236.091         _N217            
 CLMS_26_93/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19236.091         Logic Levels: 1  
                                                                                   Logic: 0.290ns(32.880%), Route: 0.592ns(67.120%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.483   19235.958         video_clk        
 CLMS_26_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.416   19235.542                          
 clock uncertainty                                       0.150   19235.692                          

 Removal time                                            0.000   19235.692                          

 Data required time                                              19235.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.692                          
 Data arrival time                                              -19236.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.195
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.209       6.199 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.938       7.137         frame_read_write_m0/read_fifo_aclr
 CLMA_26_104/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RS

 Data arrival time                                                   7.137         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.221%), Route: 0.938ns(81.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.300      15.195         ntclkbufg_1      
 CLMA_26_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/CLK
 clock pessimism                                         0.584      15.779                          
 clock uncertainty                                      -0.150      15.629                          

 Recovery time                                          -0.223      15.406                          

 Data required time                                                 15.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.406                          
 Data arrival time                                                  -7.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.269                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.195
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.209       6.199 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.938       7.137         frame_read_write_m0/read_fifo_aclr
 CLMA_26_104/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/RS

 Data arrival time                                                   7.137         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.221%), Route: 0.938ns(81.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.300      15.195         ntclkbufg_1      
 CLMA_26_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.584      15.779                          
 clock uncertainty                                      -0.150      15.629                          

 Recovery time                                          -0.223      15.406                          

 Data required time                                                 15.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.406                          
 Data arrival time                                                  -7.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.269                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.195
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.209       6.199 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.938       7.137         frame_read_write_m0/read_fifo_aclr
 CLMA_26_104/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RS

 Data arrival time                                                   7.137         Logic Levels: 0  
                                                                                   Logic: 0.209ns(18.221%), Route: 0.938ns(81.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.300      15.195         ntclkbufg_1      
 CLMA_26_104/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                         0.584      15.779                          
 clock uncertainty                                      -0.150      15.629                          

 Recovery time                                          -0.223      15.406                          

 Data required time                                                 15.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.406                          
 Data arrival time                                                  -7.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.269                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314       5.209         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.197       5.406 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.365       5.771         frame_read_write_m0/read_fifo_aclr
 CLMA_30_120/RS                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/RS

 Data arrival time                                                   5.771         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.053%), Route: 0.365ns(64.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.512       5.991         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[10]/opit_0/CLK
 clock pessimism                                        -0.584       5.407                          
 clock uncertainty                                       0.000       5.407                          

 Removal time                                           -0.186       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                  -5.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.982
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314       5.209         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.198       5.407 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=48)       0.471       5.878         frame_read_write_m0/read_fifo_aclr
 CLMA_30_108/RSCO                  td                    0.092       5.970 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.970         _N262            
 CLMA_30_112/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RS

 Data arrival time                                                   5.970         Logic Levels: 1  
                                                                                   Logic: 0.290ns(38.108%), Route: 0.471ns(61.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.503       5.982         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.584       5.398                          
 clock uncertainty                                       0.000       5.398                          

 Removal time                                            0.000       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                  -5.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.572                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.271       5.166         ntclkbufg_1      
 CLMA_46_32/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_46_32/Q0                     tco                   0.198       5.364 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.357       5.721         frame_read_write_m0/write_fifo_aclr
 CLMA_58_36/RSCO                   td                    0.092       5.813 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.813         _N279            
 CLMA_58_40/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                   5.813         Logic Levels: 1  
                                                                                   Logic: 0.290ns(44.822%), Route: 0.357ns(55.178%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469       5.948         ntclkbufg_1      
 CLMA_58_40/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.742       5.206                          
 clock uncertainty                                       0.000       5.206                          

 Removal time                                            0.000       5.206                          

 Data required time                                                  5.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.206                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503       5.979         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.206       6.185 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       1.461       7.646         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_85/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS

 Data arrival time                                                   7.646         Logic Levels: 0  
                                                                                   Logic: 0.206ns(12.358%), Route: 1.461ns(87.642%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277      25.170         ntclkbufg_0      
 CLMS_26_85/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/CLK
 clock pessimism                                         0.741      25.911                          
 clock uncertainty                                      -0.150      25.761                          

 Recovery time                                          -0.212      25.549                          

 Data required time                                                 25.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.549                          
 Data arrival time                                                  -7.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.141
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503       5.979         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.206       6.185 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       1.250       7.435         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_68/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/RS

 Data arrival time                                                   7.435         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.148%), Route: 1.250ns(85.852%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.248      25.141         ntclkbufg_0      
 CLMA_38_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK
 clock pessimism                                         0.741      25.882                          
 clock uncertainty                                      -0.150      25.732                          

 Recovery time                                          -0.212      25.520                          

 Data required time                                                 25.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.520                          
 Data arrival time                                                  -7.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.156
  Launch Clock Delay      :  5.979
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503       5.979         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.206       6.185 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       1.216       7.401         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_73/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/RS

 Data arrival time                                                   7.401         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.487%), Route: 1.216ns(85.513%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263      25.156         ntclkbufg_0      
 CLMS_26_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.897                          
 clock uncertainty                                      -0.150      25.747                          

 Recovery time                                          -0.212      25.535                          

 Data required time                                                 25.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.535                          
 Data arrival time                                                  -7.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.987
  Launch Clock Delay      :  5.199
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.306       5.199         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.197       5.396 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       0.269       5.665         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_4/RS                                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/RS

 Data arrival time                                                   5.665         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.275%), Route: 0.269ns(57.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511       5.987         ntclkbufg_0      
 CLMA_58_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.741       5.246                          
 clock uncertainty                                       0.000       5.246                          

 Removal time                                           -0.186       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                  -5.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.987
  Launch Clock Delay      :  5.199
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.306       5.199         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.197       5.396 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       0.269       5.665         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_4/RS                                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/RS

 Data arrival time                                                   5.665         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.275%), Route: 0.269ns(57.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511       5.987         ntclkbufg_0      
 CLMA_58_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/CLK
 clock pessimism                                        -0.741       5.246                          
 clock uncertainty                                       0.000       5.246                          

 Removal time                                           -0.186       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                  -5.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.968
  Launch Clock Delay      :  5.199
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.306       5.199         ntclkbufg_0      
 CLMA_54_8/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_54_8/Q0                      tco                   0.197       5.396 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       0.359       5.755         u_ipsl_hmic_h_top/global_reset_n
 CLMA_58_17/RSCO                   td                    0.092       5.847 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.847         _N278            
 CLMA_58_21/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/RS

 Data arrival time                                                   5.847         Logic Levels: 1  
                                                                                   Logic: 0.289ns(44.599%), Route: 0.359ns(55.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.492       5.968         ntclkbufg_0      
 CLMA_58_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/CLK
 clock pessimism                                        -0.741       5.227                          
 clock uncertainty                                       0.000       5.227                          

 Removal time                                            0.000       5.227                          

 Data required time                                                  5.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.227                          
 Data arrival time                                                  -5.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_44/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=75)       4.769      10.916         nt_ddr_init_done 
 IOL_151_294/DO                    td                    0.081      10.997 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.997         ddr_init_done_obuf/ntO
 IOBD_152_294/PAD                  td                    1.972      12.969 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.075      13.044         ddr_init_done    
 C15                                                                       f       ddr_init_done (port)

 Data arrival time                                                  13.044         Logic Levels: 2  
                                                                                   Logic: 2.259ns(31.803%), Route: 4.844ns(68.197%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.492       5.968         ntclkbufg_0      
 CLMA_42_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_42_9/Q0                      tco                   0.206       6.174 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.679       7.853         nt_ddrphy_rst_done
 IOL_151_9/DO                      td                    0.081       7.934 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.934         ddrphy_rst_done_obuf/ntO
 IOBS_152_9/PAD                    td                    1.972       9.906 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.075       9.981         ddrphy_rst_done  
 P14                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                   9.981         Logic Levels: 2  
                                                                                   Logic: 2.259ns(56.292%), Route: 1.754ns(43.708%)
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.485       3.552         sys_clk_g        
 CLMA_94_212/CLK                                                           r       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q1                    tco                   0.206       3.758 f       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.406       6.164         nt_uart_tx       
 IOL_151_361/DO                    td                    0.081       6.245 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.245         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.049       8.294 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084       8.378         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                   8.378         Logic Levels: 2  
                                                                                   Logic: 2.336ns(48.404%), Route: 2.490ns(51.596%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 16.000 sec
Action report_timing: CPU time elapsed is 13.844 sec
Current time: Wed Jul 20 20:41:44 2022
Action report_timing: Peak memory pool usage is 626,925,568 bytes
Report timing is finished successfully.
