#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 18 09:31:47 2021
# Process ID: 4496
# Current directory: C:/Users/liang/Desktop/OrgLab/lab1/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15976 C:\Users\liang\Desktop\OrgLab\lab1\ALU\ALU.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab1/ALU/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab1/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab1/ALU/ALU.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/Users/liang/Desktop/OrgLab/lab4/ALUasIP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/liang/Desktop/OrgLab/lab4/ALUasIP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/liang/Desktop/OrgLab/lab4/ALUasIP c:/Users/liang/Desktop/OrgLab/lab4/ALUasIP/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/users/liang/desktop/orglab
create_project MSCPU C:/Users/liang/Desktop/OrgLab/lab4/MSCPU -part xc7k160tffg676-2L
set_property  ip_repo_paths  C:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl C:/Users/liang/Desktop/OrgLab/lab4/datapath} [current_project]
update_ip_catalog
create_bd_design "MSCPU"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:datapath_wrapper:1.0 datapath_wrapper_0
endgroup
set_property location {1.5 239 62} [get_bd_cells datapath_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SCPU_ctrl:1.0 SCPU_ctrl_0
endgroup
set_property location {0.5 38 -108} [get_bd_cells SCPU_ctrl_0]
set_property location {2 411 -117} [get_bd_cells datapath_wrapper_0]
connect_bd_net [get_bd_pins SCPU_ctrl_0/ImmSel] [get_bd_pins datapath_wrapper_0/ImmSel]
connect_bd_net [get_bd_pins SCPU_ctrl_0/ALUSrc_B] [get_bd_pins datapath_wrapper_0/ALUSrc_B]
connect_bd_net [get_bd_pins SCPU_ctrl_0/MemtoReg] [get_bd_pins datapath_wrapper_0/MemtoReg]
connect_bd_net [get_bd_pins SCPU_ctrl_0/Jump] [get_bd_pins datapath_wrapper_0/Jump]
connect_bd_net [get_bd_pins SCPU_ctrl_0/Branch] [get_bd_pins datapath_wrapper_0/Branch]
connect_bd_net [get_bd_pins SCPU_ctrl_0/RegWrite] [get_bd_pins datapath_wrapper_0/RegWrite]
connect_bd_net [get_bd_pins SCPU_ctrl_0/MemRW] [get_bd_pins datapath_wrapper_0/clk]
undo
connect_bd_net [get_bd_pins SCPU_ctrl_0/ALU_Control] [get_bd_pins datapath_wrapper_0/ALU_operation]
startgroup
make_bd_pins_external  [get_bd_pins SCPU_ctrl_0/CPU_MIO]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins SCPU_ctrl_0/MemRW]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/Data_in]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/inst_field]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins datapath_wrapper_0/rst]
endgroup
set_property name MemRW [get_bd_ports MemRW_0]
set_property name CPU_MIO [get_bd_ports CPU_MIO_0]
set_property name rst [get_bd_ports rst_0]
set_property name clk [get_bd_ports clk_0]
set_property name inst_in [get_bd_ports inst_field_0]
set_property name Data_in [get_bd_ports Data_in_0]
set_property name Controller [get_bd_cells SCPU_ctrl_0]
set_property name dataPath [get_bd_cells datapath_wrapper_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {1 93 -77} [get_bd_cells xlslice_0]
set_property location {1.5 155 -108} [get_bd_cells xlslice_0]
set_property location {2 184 -229} [get_bd_cells xlslice_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
set_property location {2 203 -9} [get_bd_cells xlslice_2]
set_property -dict [list CONFIG.DIN_TO {30} CONFIG.DIN_FROM {30} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_2]
set_property name inst_30 [get_bd_cells xlslice_2]
connect_bd_net [get_bd_pins inst_30/Dout] [get_bd_pins Controller/Fun7]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins Controller/Fun3]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins Controller/OPcode]
connect_bd_net [get_bd_ports inst_in] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_ports inst_in] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_ports inst_in] [get_bd_pins inst_30/Din]
startgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {6} CONFIG.DOUT_WIDTH {5}] [get_bd_cells xlslice_1]
endgroup
set_property name inst6_2 [get_bd_cells xlslice_1]
startgroup
set_property -dict [list CONFIG.DIN_TO {12} CONFIG.DIN_FROM {14} CONFIG.DOUT_WIDTH {3}] [get_bd_cells xlslice_0]
endgroup
set_property name inst14_12 [get_bd_cells xlslice_0]
startgroup
make_bd_pins_external  [get_bd_pins dataPath/ALU_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins dataPath/Data_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins dataPath/PC_out]
endgroup
set_property name ALU_out [get_bd_ports ALU_out_0]
set_property name Data_out [get_bd_ports Data_out_0]
set_property name PC_out [get_bd_ports PC_out_0]
startgroup
make_bd_pins_external  [get_bd_pins Controller/MIO_ready]
endgroup
set_property name MIO_ready [get_bd_ports MIO_ready_0]
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/lab4/datapath C:/Users/liang/Desktop/OrgLab/reference} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/lab4/datapath c:/Users/liang/Desktop/OrgLab/reference C:/Users/liang/Desktop/OrgLab/lab4/ImmGen} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/lab4/datapath c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab4/ImmGen C:/Users/liang/Desktop/OrgLab/lab4/ALUasIP} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/lab4/datapath c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab4/ImmGen c:/Users/liang/Desktop/OrgLab/lab4/ALUasIP C:/Users/liang/Desktop/OrgLab/lab4/REG32} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/lab4/datapath c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab4/ImmGen c:/Users/liang/Desktop/OrgLab/lab4/ALUasIP c:/Users/liang/Desktop/OrgLab/lab4/REG32 C:/Users/liang/Desktop/OrgLab/lab1/regfile} [current_project]
update_ip_catalog
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
catch { config_ip_cache -export [get_ips -all MSCPU_datapath_wrapper_0_0] }
catch { config_ip_cache -export [get_ips -all MSCPU_SCPU_ctrl_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
launch_runs MSCPU_datapath_wrapper_0_0_synth_1 MSCPU_SCPU_ctrl_0_0_synth_1 -jobs 4
wait_on_run MSCPU_datapath_wrapper_0_0_synth_1
wait_on_run MSCPU_SCPU_ctrl_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -top
add_files -norecurse c:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.gen/sources_1/bd/MSCPU/hdl/MSCPU_wrapper.v
ipx::package_project -root_dir c:/users/liang/desktop/orglab/lab4/mscpu -vendor xilinx.com -library user -taxonomy /UserIP
ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/users/liang/desktop/orglab/lab4/mscpu c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/lab4/datapath c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab4/ImmGen c:/Users/liang/Desktop/OrgLab/lab4/ALUasIP c:/Users/liang/Desktop/OrgLab/lab4/REG32 c:/Users/liang/Desktop/OrgLab/lab1/regfile} [current_project]
update_ip_catalog
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/lab4/datapath c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab4/ImmGen c:/Users/liang/Desktop/OrgLab/lab4/ALUasIP c:/Users/liang/Desktop/OrgLab/lab4/REG32 c:/Users/liang/Desktop/OrgLab/lab1/regfile} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} {} [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files c:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.gen/sources_1/bd/MSCPU/hdl/MSCPU_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.gen/sources_1/bd/MSCPU/hdl/MSCPU_wrapper.v
reset_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -sync -no_script -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
reset_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -top
add_files -norecurse c:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.gen/sources_1/bd/MSCPU/hdl/MSCPU_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab4/ImmGen c:/Users/liang/Desktop/OrgLab/lab4/ALUasIP c:/Users/liang/Desktop/OrgLab/lab4/REG32 c:/Users/liang/Desktop/OrgLab/lab1/regfile} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab4/ALUasIP c:/Users/liang/Desktop/OrgLab/lab4/REG32 c:/Users/liang/Desktop/OrgLab/lab1/regfile} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab4/REG32 c:/Users/liang/Desktop/OrgLab/lab1/regfile} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab4/REG32} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl c:/Users/liang/Desktop/OrgLab/reference} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/lab4/SCPU_ctrl C:/Users/liang/Desktop/OrgLab/lab4/datapathOOC c:/Users/liang/Desktop/OrgLab/reference} [current_project]
update_ip_catalog
export_ip_user_files -of_objects  [get_files c:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.gen/sources_1/bd/MSCPU/hdl/MSCPU_wrapper.v] -no_script -reset -force -quiet
remove_files  c:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.gen/sources_1/bd/MSCPU/hdl/MSCPU_wrapper.v
delete_bd_objs [get_bd_nets SCPU_ctrl_0_ALUSrc_B] [get_bd_nets SCPU_ctrl_0_Jump] [get_bd_nets clk_0_1] [get_bd_nets dataPath_ALU_out] [get_bd_nets Data_in_0_1] [get_bd_nets rst_0_1] [get_bd_nets SCPU_ctrl_0_ALU_Control] [get_bd_nets SCPU_ctrl_0_Branch] [get_bd_nets dataPath_PC_out] [get_bd_nets SCPU_ctrl_0_MemtoReg] [get_bd_nets SCPU_ctrl_0_RegWrite] [get_bd_nets dataPath_Data_out] [get_bd_nets SCPU_ctrl_0_ImmSel] [get_bd_cells dataPath]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:datapath:1.0 datapath_0
endgroup
set_property location {3.5 800 -103} [get_bd_cells datapath_0]
connect_bd_net [get_bd_ports ALU_out] [get_bd_pins datapath_0/ALU_out]
connect_bd_net [get_bd_ports Data_out] [get_bd_pins datapath_0/Data_out]
connect_bd_net [get_bd_ports PC_out] [get_bd_pins datapath_0/PC_out]
connect_bd_net [get_bd_pins Controller/ALUSrc_B] [get_bd_pins datapath_0/ALUSrc_B]
connect_bd_net [get_bd_pins Controller/Jump] [get_bd_pins datapath_0/Jump]
connect_bd_net [get_bd_pins Controller/ALUSrc_B] [get_bd_pins datapath_0/RegWrite]
undo
connect_bd_net [get_bd_pins Controller/ImmSel] [get_bd_pins datapath_0/ImmSel]
connect_bd_net [get_bd_pins Controller/MemtoReg] [get_bd_pins datapath_0/MemtoReg]
connect_bd_net [get_bd_pins Controller/Branch] [get_bd_pins datapath_0/Branch]
connect_bd_net [get_bd_pins Controller/RegWrite] [get_bd_pins datapath_0/RegWrite]
connect_bd_net [get_bd_pins Controller/ALU_Control] [get_bd_pins datapath_0/ALU_operation]
connect_bd_net [get_bd_ports rst] [get_bd_pins datapath_0/rst]
connect_bd_net [get_bd_ports Data_in] [get_bd_pins datapath_0/Data_in]
connect_bd_net [get_bd_ports clk] [get_bd_pins datapath_0/clk]
set_property name datapath [get_bd_cells datapath_0]
reset_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_ports inst_in] [get_bd_pins datapath/inst_field]
reset_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.srcs/sources_1/bd/MSCPU/MSCPU.bd] -top
add_files -norecurse c:/Users/liang/Desktop/OrgLab/lab4/MSCPU/MSCPU.gen/sources_1/bd/MSCPU/hdl/MSCPU_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
write_verilog -mode synth_stub C:/Users/liang/Desktop/OrgLab/lab4/MCPU.v
write_edif C:/Users/liang/Desktop/OrgLab/lab4/MCPU.edif
close_project
