A6XX_INT_MASK,VAR_0
A6XX_PROTECT_RDONLY,FUNC_0
A6XX_PROTECT_RW,FUNC_1
CP_SET_SECURE_MODE,VAR_1
EINVAL,VAR_2
GMU_OOB_BOOT_SLUMBER,VAR_3
GMU_OOB_GPU_SET,VAR_4
OUT_PKT7,FUNC_2
OUT_RING,FUNC_3
PERF_CP_ALWAYS_COUNT,VAR_5
REG_A6XX_CP_ADDR_MODE_CNTL,VAR_6
REG_A6XX_CP_AHB_CNTL,VAR_7
REG_A6XX_CP_MEM_POOL_SIZE,VAR_8
REG_A6XX_CP_PERFCTR_CP_SEL_0,VAR_9
REG_A6XX_CP_PROTECT,FUNC_4
REG_A6XX_CP_PROTECT_CNTL,VAR_10
REG_A6XX_CP_ROQ_THRESHOLDS_1,VAR_11
REG_A6XX_CP_ROQ_THRESHOLDS_2,VAR_12
REG_A6XX_CP_SQE_CNTL,VAR_13
REG_A6XX_GRAS_ADDR_MODE_CNTL,VAR_14
REG_A6XX_HLSQ_ADDR_MODE_CNTL,VAR_15
REG_A6XX_PC_ADDR_MODE_CNTL,VAR_16
REG_A6XX_PC_DBG_ECO_CNTL,VAR_17
REG_A6XX_RBBM_INTERFACE_HANG_INT_CNTL,VAR_18
REG_A6XX_RBBM_INT_0_MASK,VAR_19
REG_A6XX_RBBM_PERFCTR_CNTL,VAR_20
REG_A6XX_RBBM_PERFCTR_GPU_BUSY_MASKED,VAR_21
REG_A6XX_RBBM_SECVID_TRUST_CNTL,VAR_22
REG_A6XX_RBBM_SECVID_TSB_ADDR_MODE_CNTL,VAR_23
REG_A6XX_RBBM_SECVID_TSB_CNTL,VAR_24
REG_A6XX_RBBM_SECVID_TSB_TRUSTED_BASE_HI,VAR_25
REG_A6XX_RBBM_SECVID_TSB_TRUSTED_BASE_LO,VAR_26
REG_A6XX_RBBM_SECVID_TSB_TRUSTED_SIZE,VAR_27
REG_A6XX_RBBM_VBIF_CLIENT_QOS_CNTL,VAR_28
REG_A6XX_RB_ADDR_MODE_CNTL,VAR_29
REG_A6XX_RB_NC_MODE_CNTL,VAR_30
REG_A6XX_SP_ADDR_MODE_CNTL,VAR_31
REG_A6XX_SP_NC_MODE_CNTL,VAR_32
REG_A6XX_TPL1_ADDR_MODE_CNTL,VAR_33
REG_A6XX_TPL1_NC_MODE_CNTL,VAR_34
REG_A6XX_UCHE_ADDR_MODE_CNTL,VAR_35
REG_A6XX_UCHE_CACHE_WAYS,VAR_36
REG_A6XX_UCHE_CLIENT_PF,VAR_37
REG_A6XX_UCHE_FILTER_CNTL,VAR_38
REG_A6XX_UCHE_GMEM_RANGE_MAX_HI,VAR_39
REG_A6XX_UCHE_GMEM_RANGE_MAX_LO,VAR_40
REG_A6XX_UCHE_GMEM_RANGE_MIN_HI,VAR_41
REG_A6XX_UCHE_GMEM_RANGE_MIN_LO,VAR_42
REG_A6XX_UCHE_MODE_CNTL,VAR_43
REG_A6XX_UCHE_TRAP_BASE_HI,VAR_44
REG_A6XX_UCHE_TRAP_BASE_LO,VAR_45
REG_A6XX_UCHE_WRITE_RANGE_MAX_HI,VAR_46
REG_A6XX_UCHE_WRITE_RANGE_MAX_LO,VAR_47
REG_A6XX_UCHE_WRITE_THRU_BASE_HI,VAR_48
REG_A6XX_UCHE_WRITE_THRU_BASE_LO,VAR_49
REG_A6XX_VBIF_GATE_OFF_WRREQ_EN,VAR_50
REG_A6XX_VFD_ADDR_MODE_CNTL,VAR_51
REG_A6XX_VPC_ADDR_MODE_CNTL,VAR_52
REG_A6XX_VSC_ADDR_MODE_CNTL,VAR_53
a6xx_cp_init,FUNC_5
a6xx_flush,FUNC_6
a6xx_gmu_clear_oob,FUNC_7
a6xx_gmu_set_oob,FUNC_8
a6xx_idle,FUNC_9
a6xx_set_hwcg,FUNC_10
a6xx_ucode_init,FUNC_11
a6xx_zap_shader_init,FUNC_12
adreno_hw_init,FUNC_13
dev_warn_once,FUNC_14
gpu_write,FUNC_15
gpu_write64,FUNC_16
to_a6xx_gpu,FUNC_17
to_adreno_gpu,FUNC_18
a6xx_hw_init,FUNC_19
gpu,VAR_54
adreno_gpu,VAR_55
a6xx_gpu,VAR_56
ret,VAR_57
