module register_block(
 output reg [31:0] read_data1,
 output reg [31:0] read_data2,
 input byteOperations,
 input [31:0] write_data,
 input [4:0] read_reg1,
 input [4:0] read_reg2,
 input [4:0] write_reg);