#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jun  1 15:35:07 2021
# Process ID: 11344
# Current directory: C:/Users/Jonas/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22780
# Log file: C:/Users/Jonas/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Jonas/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/JonasHP/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13376-DESKTOP-R1R40B4/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1057.082 ; gain = 0.000
open_bd_design {C:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- kth.se:user:spi3_WICSC_top:1.0 - spi3_WICSC_top_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:PS_Interface_TOP:1.0 - PS_Interface_TOP_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:MSBs_selector:1.0 - MSBs_selector_0
Adding component instance block -- xilinx.com:module_ref:MSBs_selector:1.0 - MSBs_selector_1
Adding component instance block -- xilinx.com:module_ref:MSBs_selector:1.0 - MSBs_selector_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- kth.se:user:quadrature_decoder:1.0 - quadrature_decoder_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_6
Adding component instance block -- xilinx.com:module_ref:modulater_14bit:1.0 - modulater_14bit_0
Adding component instance block -- xilinx.com:module_ref:fpga_dig_top:1.0 - fpga_dig_top_1
Adding component instance block -- xilinx.com:module_ref:fpga_dig_top_1_bank:1.0 - fpga_dig_top_1_bank_0
Adding component instance block -- xilinx.com:module_ref:fpga_dig_top:1.0 - fpga_dig_top_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:module_ref:AND_GATE:1.0 - AND_GATE_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_130(clk) and /modulater_14bit_0/clk_130(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /modulater_14bit_0/carrier_zero(undef) and /processing_system7_0/Core0_nFIQ(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /AND_GATE_0/Y(undef) and /fpga_dig_top_0/master_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /AND_GATE_0/Y(undef) and /fpga_dig_top_1/master_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /AND_GATE_0/Y(undef) and /fpga_dig_top_1_bank_0/master_rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /AND_GATE_0/Y(undef) and /spi3_WICSC_top_0/reset_n(rst)
Successfully read diagram <design_1> from BD file <C:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:58 . Memory (MB): peak = 1654.090 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  2 15:32:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.runs/synth_1/runme.log
[Wed Jun  2 15:32:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.runs/impl_1/runme.log
archive_project {C:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706-new-connector-board.xpr.zip} -temp_dir C:/Users/Jonas/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11344-DESKTOP-LPUSAVL -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Jonas/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11344-DESKTOP-LPUSAVL' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Jonas/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11344-DESKTOP-LPUSAVL/PrjAr/_X_'.
WARNING: [IP_Flow 19-3571] IP 'design_1_MSBs_selector_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_1_MSBs_selector_2_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_1_fpga_dig_top_1_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'master_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'zynq_sys_clkin' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'master_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'master_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'master_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'zynq_sys_clkin' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'master_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'zynq_sys_clkin' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'master_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'master_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'master_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'zynq_sys_clkin' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'master_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'zynq_sys_clkin' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'master_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'master_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'master_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'zynq_sys_clkin' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jonas/Desktop/EXJOBB/ZC706 Newest/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_PS_Interface_TOP_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_spi3_WICSC_top_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_MSBs_selector_2_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_MSBs_selector_0_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_MSBs_selector_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_4_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_5_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_quadrature_decoder_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_6_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_fpga_dig_top_1_bank_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_fpga_dig_top_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_fpga_dig_top_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_modulater_14bit_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ila_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_AND_GATE_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_PS_Interface_TOP_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_spi3_WICSC_top_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_MSBs_selector_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_MSBs_selector_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_MSBs_selector_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_4_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_5_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_quadrature_decoder_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_6_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fpga_dig_top_1_bank_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fpga_dig_top_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fpga_dig_top_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_modulater_14bit_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_AND_GATE_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AND_GATE_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AND_GATE_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_MSBs_selector_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_MSBs_selector_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_MSBs_selector_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_MSBs_selector_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_MSBs_selector_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_MSBs_selector_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_PS_Interface_TOP_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_PS_Interface_TOP_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_4_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_4_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_5_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_5_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_6_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_6_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fpga_dig_top_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fpga_dig_top_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fpga_dig_top_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fpga_dig_top_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fpga_dig_top_1_bank_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fpga_dig_top_1_bank_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_modulater_14bit_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_modulater_14bit_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_quadrature_decoder_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_quadrature_decoder_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_spi3_WICSC_top_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_spi3_WICSC_top_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
