# vsim -c -do "run -all; quit" testbench 
# Start time: 05:59:41 on May 28,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.multi_16bit
# ** Error: (vsim-3063) Port 'done' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/uut File: testbench.v Line: 17
# Error loading design
# End time: 05:59:41 on May 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
