#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jun 23 15:48:08 2023
# Process ID: 8163
# Current directory: /home/user/ProyectoFinalArqui/project_2.runs/synth_1
# Command line: vivado -log LIB_LCD_INTESC_REVD.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LIB_LCD_INTESC_REVD.tcl
# Log file: /home/user/ProyectoFinalArqui/project_2.runs/synth_1/LIB_LCD_INTESC_REVD.vds
# Journal file: /home/user/ProyectoFinalArqui/project_2.runs/synth_1/vivado.jou
# Running On: ef90e86c16f4, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 8233 MB
#-----------------------------------------------------------
source LIB_LCD_INTESC_REVD.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.340 ; gain = 27.160 ; free physical = 1622 ; free virtual = 4552
Command: read_checkpoint -auto_incremental -incremental /home/user/ProyectoFinalArqui/project_2.srcs/utils_1/imports/synth_1/LIB_LCD_INTESC_REVD.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/user/ProyectoFinalArqui/project_2.srcs/utils_1/imports/synth_1/LIB_LCD_INTESC_REVD.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top LIB_LCD_INTESC_REVD -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8208
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2297.992 ; gain = 375.023 ; free physical = 862 ; free virtual = 3791
Synthesis current peak Physical Memory [PSS] (MB): peak = 1530.987; parent = 1510.054; children = 20.934
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3480.551; parent = 2298.023; children = 1182.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LIB_LCD_INTESC_REVD' [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd:207]
	Parameter FPGA_CLK bound to: 100000000 - type: integer 
	Parameter NUM_INST bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'PROCESADOR_LCD_REVD' declared at '/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/PROCESADOR_LCD_REVD.vhd:10' bound to instance 'u1' of component 'PROCESADOR_LCD_REVD' [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd:292]
INFO: [Synth 8-638] synthesizing module 'PROCESADOR_LCD_REVD' [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/PROCESADOR_LCD_REVD.vhd:31]
	Parameter FPGA_CLK bound to: 100000000 - type: integer 
	Parameter NUM_INST bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PROCESADOR_LCD_REVD' (0#1) [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/PROCESADOR_LCD_REVD.vhd:31]
INFO: [Synth 8-3491] module 'CARACTERES_ESPECIALES_REVD' declared at '/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/CARACTERES_ESPECIALES_REVD.vhd:4' bound to instance 'U2' of component 'CARACTERES_ESPECIALES_REVD' [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd:299]
INFO: [Synth 8-638] synthesizing module 'CARACTERES_ESPECIALES_REVD' [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/CARACTERES_ESPECIALES_REVD.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'CARACTERES_ESPECIALES_REVD' (0#1) [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/CARACTERES_ESPECIALES_REVD.vhd:12]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/new/debounce.vhd:4' bound to instance 'debounce_up' of component 'debounce' [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd:340]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/new/debounce.vhd:15]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/new/debounce.vhd:15]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/new/debounce.vhd:4' bound to instance 'debounce_down' of component 'debounce' [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd:343]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/new/debounce.vhd:4' bound to instance 'debounce_enter' of component 'debounce' [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd:346]
WARNING: [Synth 8-614] signal 'init' is read in the process but is not in the sensitivity list [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd:352]
INFO: [Synth 8-256] done synthesizing module 'LIB_LCD_INTESC_REVD' (0#1) [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd:207]
WARNING: [Synth 8-3848] Net init in module/entity LIB_LCD_INTESC_REVD does not have driver. [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/LIB_LCD_INTESC_REVD.vhd:280]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2392.070 ; gain = 469.102 ; free physical = 665 ; free virtual = 3594
Synthesis current peak Physical Memory [PSS] (MB): peak = 1757.025; parent = 1510.054; children = 365.736
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3753.062; parent = 2392.070; children = 1360.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2410.551 ; gain = 487.582 ; free physical = 706 ; free virtual = 3636
Synthesis current peak Physical Memory [PSS] (MB): peak = 1757.025; parent = 1510.054; children = 365.736
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3772.922; parent = 2410.551; children = 1362.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2410.551 ; gain = 487.582 ; free physical = 702 ; free virtual = 3631
Synthesis current peak Physical Memory [PSS] (MB): peak = 1757.025; parent = 1510.054; children = 365.736
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3772.977; parent = 2410.551; children = 1362.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2411.227 ; gain = 0.055 ; free physical = 558 ; free virtual = 3487
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/ProyectoFinalArqui/project_2.srcs/constrs_1/new/pineslcd.xdc]
Finished Parsing XDC File [/home/user/ProyectoFinalArqui/project_2.srcs/constrs_1/new/pineslcd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/ProyectoFinalArqui/project_2.srcs/constrs_1/new/pineslcd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LIB_LCD_INTESC_REVD_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LIB_LCD_INTESC_REVD_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.465 ; gain = 0.000 ; free physical = 581 ; free virtual = 3510
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.527 ; gain = 0.051 ; free physical = 581 ; free virtual = 3510
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2544.375 ; gain = 621.406 ; free physical = 629 ; free virtual = 3559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1876.299; parent = 1510.054; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4043.340; parent = 2544.375; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2544.500 ; gain = 621.531 ; free physical = 629 ; free virtual = 3559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1876.299; parent = 1510.054; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4043.465; parent = 2544.500; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2544.551 ; gain = 621.582 ; free physical = 629 ; free virtual = 3559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1876.299; parent = 1510.054; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4043.516; parent = 2544.551; children = 1498.965
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'data_s_reg' and it is trimmed from '9' to '8' bits. [/home/user/ProyectoFinalArqui/project_2.srcs/sources_1/imports/INTESC_LCD_8BITS_RevD/PROCESADOR_LCD_REVD.vhd:272]
INFO: [Synth 8-802] inferred FSM for state register 'edo_reg' in module 'PROCESADOR_LCD_REVD'
INFO: [Synth 8-802] inferred FSM for state register 'edo_enable_reg' in module 'PROCESADOR_LCD_REVD'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'edo_enable_reg' using encoding 'one-hot' in module 'PROCESADOR_LCD_REVD'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE24 |                           000000 |                          0000000
                iSTATE23 |                           000001 |                          0000001
                iSTATE12 |                           000010 |                          0011110
                 iSTATE7 |                           000011 |                          0011111
                iSTATE21 |                           000100 |                          0000010
                iSTATE20 |                           000101 |                          0000011
                 iSTATE2 |                           000110 |                          0000100
                 iSTATE0 |                           000111 |                          0000101
                iSTATE61 |                           001000 |                          0000110
                iSTATE59 |                           001001 |                          0000111
                 iSTATE1 |                           001010 |                          0001000
                  iSTATE |                           001011 |                          0001001
                iSTATE60 |                           001100 |                          0001010
                iSTATE57 |                           001101 |                          0001011
                iSTATE41 |                           001110 |                          0001100
                iSTATE40 |                           001111 |                          0001101
                iSTATE38 |                           010000 |                          0001110
                iSTATE35 |                           010001 |                          0001111
                iSTATE58 |                           010010 |                          0010000
                iSTATE56 |                           010011 |                          0010001
                iSTATE53 |                           010100 |                          0010010
                iSTATE52 |                           010101 |                          0010011
                iSTATE37 |                           010110 |                          0010100
                iSTATE34 |                           010111 |                          0010101
                iSTATE31 |                           011000 |                          0010110
                iSTATE30 |                           011001 |                          0010111
                iSTATE33 |                           011010 |                          0011001
                iSTATE29 |                           011011 |                          0011010
                iSTATE27 |                           011100 |                          0011011
                iSTATE18 |                           011101 |                          0011100
                iSTATE15 |                           011110 |                          0011101
                iSTATE39 |                           011111 |                          0100000
                iSTATE36 |                           100000 |                          0100001
                iSTATE32 |                           100001 |                          0100010
                iSTATE28 |                           100010 |                          0100011
                iSTATE19 |                           100011 |                          0100100
                iSTATE17 |                           100100 |                          0100101
                iSTATE13 |                           100101 |                          0100110
                iSTATE10 |                           100110 |                          0100111
                iSTATE16 |                           100111 |                          0101000
                iSTATE14 |                           101000 |                          0101001
                 iSTATE9 |                           101001 |                          0101010
                 iSTATE6 |                           101010 |                          0101011
                iSTATE55 |                           101011 |                          0101100
                iSTATE54 |                           101100 |                          0101101
                iSTATE50 |                           101101 |                          0101110
                iSTATE47 |                           101110 |                          0101111
                iSTATE11 |                           101111 |                          0110000
                 iSTATE8 |                           110000 |                          0110001
                 iSTATE4 |                           110001 |                          0110010
                 iSTATE3 |                           110010 |                          0110011
                iSTATE51 |                           110011 |                          0110100
                iSTATE48 |                           110100 |                          0110101
                iSTATE45 |                           110101 |                          0110110
                iSTATE43 |                           110110 |                          0110111
                iSTATE49 |                           110111 |                          0111000
                iSTATE46 |                           111000 |                          0111001
                iSTATE44 |                           111001 |                          0111010
                iSTATE42 |                           111010 |                          0111011
                iSTATE26 |                           111011 |                          0111100
                iSTATE25 |                           111100 |                          0111101
                iSTATE22 |                           111101 |                          1100011
                 iSTATE5 |                           111110 |                          1100100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'edo_reg' using encoding 'sequential' in module 'PROCESADOR_LCD_REVD'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2546.117 ; gain = 623.148 ; free physical = 618 ; free virtual = 3548
Synthesis current peak Physical Memory [PSS] (MB): peak = 1876.299; parent = 1510.054; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4045.082; parent = 2546.117; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input   40 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	  63 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 1     
	  25 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	  74 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 2     
	  57 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 2     
	  62 Input    1 Bit        Muxes := 2     
	  61 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 1     
	  56 Input    1 Bit        Muxes := 1     
	  35 Input    1 Bit        Muxes := 1     
	  34 Input    1 Bit        Muxes := 1     
	  33 Input    1 Bit        Muxes := 1     
	  29 Input    1 Bit        Muxes := 2     
	  32 Input    1 Bit        Muxes := 2     
	  28 Input    1 Bit        Muxes := 1     
	  23 Input    1 Bit        Muxes := 2     
	  38 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2547.609 ; gain = 624.641 ; free physical = 591 ; free virtual = 3526
Synthesis current peak Physical Memory [PSS] (MB): peak = 1876.299; parent = 1510.054; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4046.574; parent = 2547.609; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2591.762 ; gain = 668.793 ; free physical = 401 ; free virtual = 3336
Synthesis current peak Physical Memory [PSS] (MB): peak = 2037.432; parent = 1681.931; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.727; parent = 2591.762; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2591.793 ; gain = 668.824 ; free physical = 401 ; free virtual = 3336
Synthesis current peak Physical Memory [PSS] (MB): peak = 2037.650; parent = 1682.149; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.758; parent = 2591.793; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2592.004 ; gain = 669.035 ; free physical = 396 ; free virtual = 3331
Synthesis current peak Physical Memory [PSS] (MB): peak = 2041.650; parent = 1686.149; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.969; parent = 2592.004; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2592.145 ; gain = 669.176 ; free physical = 396 ; free virtual = 3331
Synthesis current peak Physical Memory [PSS] (MB): peak = 2042.588; parent = 1687.087; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.109; parent = 2592.145; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2592.160 ; gain = 669.191 ; free physical = 396 ; free virtual = 3331
Synthesis current peak Physical Memory [PSS] (MB): peak = 2042.682; parent = 1687.181; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.125; parent = 2592.160; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2592.211 ; gain = 669.242 ; free physical = 396 ; free virtual = 3331
Synthesis current peak Physical Memory [PSS] (MB): peak = 2043.088; parent = 1687.587; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.176; parent = 2592.211; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2592.223 ; gain = 669.254 ; free physical = 396 ; free virtual = 3331
Synthesis current peak Physical Memory [PSS] (MB): peak = 2043.158; parent = 1687.657; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.188; parent = 2592.223; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2592.246 ; gain = 669.277 ; free physical = 396 ; free virtual = 3331
Synthesis current peak Physical Memory [PSS] (MB): peak = 2043.311; parent = 1687.810; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.211; parent = 2592.246; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2592.250 ; gain = 669.281 ; free physical = 396 ; free virtual = 3331
Synthesis current peak Physical Memory [PSS] (MB): peak = 2043.342; parent = 1687.841; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.215; parent = 2592.250; children = 1498.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    38|
|3     |LUT1   |    24|
|4     |LUT2   |    84|
|5     |LUT3   |    22|
|6     |LUT4   |    51|
|7     |LUT5   |    40|
|8     |LUT6   |   142|
|9     |MUXF7  |     1|
|10    |FDRE   |   159|
|11    |FDSE   |     5|
|12    |IBUF   |     3|
|13    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2592.281 ; gain = 669.312 ; free physical = 396 ; free virtual = 3331
Synthesis current peak Physical Memory [PSS] (MB): peak = 2043.479; parent = 1687.978; children = 476.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.246; parent = 2592.281; children = 1498.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2592.312 ; gain = 542.020 ; free physical = 449 ; free virtual = 3384
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2592.340 ; gain = 669.344 ; free physical = 449 ; free virtual = 3384
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2592.758 ; gain = 0.004 ; free physical = 437 ; free virtual = 3372
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.762 ; gain = 0.000 ; free physical = 605 ; free virtual = 3540
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3967a285
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 2594.812 ; gain = 1023.422 ; free physical = 820 ; free virtual = 3755
INFO: [Common 17-1381] The checkpoint '/home/user/ProyectoFinalArqui/project_2.runs/synth_1/LIB_LCD_INTESC_REVD.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LIB_LCD_INTESC_REVD_utilization_synth.rpt -pb LIB_LCD_INTESC_REVD_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 15:49:14 2023...
