# do MipsImplementation_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying /opt/ModelSim/22.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_ver {/opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:55 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver /opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 21:28:56 on Dec 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying /opt/ModelSim/22.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work lpm_ver {/opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:56 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver /opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 21:28:56 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying /opt/ModelSim/22.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work sgate_ver {/opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:56 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver /opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 21:28:56 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying /opt/ModelSim/22.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {/opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:56 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver /opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 21:28:57 on Dec 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying /opt/ModelSim/22.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -sv -work altera_lnsim_ver {/opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:57 on Dec 16,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver /opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 21:28:58 on Dec 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/maxv_ver
# vmap maxv_ver ./verilog_libs/maxv_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap maxv_ver ./verilog_libs/maxv_ver 
# Modifying /opt/ModelSim/22.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work maxv_ver {/opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/maxv_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:58 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work maxv_ver /opt/intelFPGA_lite/22.1/quartus/eda/sim_lib/maxv_atoms.v 
# -- Compiling UDP MAXV_PRIM_DFFE
# -- Compiling UDP MAXV_PRIM_DFFEAS
# -- Compiling UDP MAXV_PRIM_DFFEAS_HIGH
# -- Compiling module maxv_dffe
# -- Compiling module maxv_mux21
# -- Compiling module maxv_mux41
# -- Compiling module maxv_and1
# -- Compiling module maxv_and16
# -- Compiling module maxv_bmux21
# -- Compiling module maxv_b17mux21
# -- Compiling module maxv_nmux21
# -- Compiling module maxv_b5mux21
# -- Compiling module maxv_jtag
# -- Compiling module maxv_crcblock
# -- Compiling module maxv_asynch_lcell
# -- Compiling module maxv_lcell_register
# -- Compiling module maxv_lcell
# -- Compiling module maxv_ufm
# -- Compiling module maxv_io
# -- Compiling module maxv_routing_wire
# 
# Top level modules:
# 	maxv_dffe
# 	maxv_mux21
# 	maxv_mux41
# 	maxv_and1
# 	maxv_and16
# 	maxv_bmux21
# 	maxv_b17mux21
# 	maxv_nmux21
# 	maxv_b5mux21
# 	maxv_jtag
# 	maxv_crcblock
# 	maxv_lcell
# 	maxv_ufm
# 	maxv_io
# 	maxv_routing_wire
# End time: 21:28:58 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/ModelSim/22.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:58 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/adder.v 
# -- Compiling module Adder
# -- Compiling module adder1bit
# 
# Top level modules:
# 	Adder
# End time: 21:28:58 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/registers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:58 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/registers.v 
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module RegBit
# -- Compiling module register
# -- Compiling module decoder
# -- Compiling module andmore
# -- Compiling module dec5to32
# -- Compiling module mux32to1
# -- Compiling module mux32x32to32
# 
# Top level modules:
# 	regfile
# End time: 21:28:58 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:58 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/alu.v 
# -- Compiling module alu
# -- Compiling module alu1bit
# -- Compiling module addsub
# -- Compiling module adder
# -- Compiling module mux21
# 
# Top level modules:
# 	alu
# End time: 21:28:58 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/data_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:58 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/data_memory.v 
# -- Compiling module dataMem
# 
# Top level modules:
# 	dataMem
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/zero_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/zero_extend.v 
# -- Compiling module zero_extend
# 
# Top level modules:
# 	zero_extend
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/mux.v 
# -- Compiling module mux2x32to32
# 
# Top level modules:
# 	mux2x32to32
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/signal_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/signal_extend.v 
# -- Compiling module sign_extend
# -- Compiling module shift_left_2
# 
# Top level modules:
# 	sign_extend
# 	shift_left_2
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/mux_selector_write.v 
# -- Compiling module mux2x5to5
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2x5to5
# 	mux2_1
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/control_unit.v 
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/alu_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/alu_control.v 
# -- Compiling module ALUControl_Block
# 
# Top level modules:
# 	ALUControl_Block
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/jr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/jr.v 
# -- Compiling module JRControl_Block
# 
# Top level modules:
# 	JRControl_Block
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/fowarding.v 
# -- Compiling module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/mux_3_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/mux_3_32.v 
# -- Compiling module mux3x32to32
# 
# Top level modules:
# 	mux3x32to32
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/stall_unit.v 
# -- Compiling module StallControl
# 
# Top level modules:
# 	StallControl
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/flush_unit.v 
# -- Compiling module flush_block
# -- Compiling module Discard_Instr
# 
# Top level modules:
# 	flush_block
# 	Discard_Instr
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/wb_forwarding.v 
# -- Compiling module WB_forward
# -- Compiling module CompareAddress
# 
# Top level modules:
# 	WB_forward
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/mips.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/mips.v 
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/modules {/home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/modules" /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v 
# -- Compiling module InstructionMemory
# -- Compiling module instrmemstimulous
# 
# Top level modules:
# 	InstructionMemory
# 	instrmemstimulous
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/marcus/projetos/Verilog/MIPS\ 2/tests {/home/marcus/projetos/Verilog/MIPS 2/tests/MIPS_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on Dec 16,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/marcus/projetos/Verilog/MIPS 2/tests" /home/marcus/projetos/Verilog/MIPS 2/tests/MIPS_TB.v 
# -- Compiling module MIPS_TB
# 
# Top level modules:
# 	MIPS_TB
# End time: 21:28:59 on Dec 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  MIPS_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" MIPS_TB 
# Start time: 21:28:59 on Dec 16,2023
# Loading work.MIPS_TB
# Loading work.mips
# Loading work.register
# Loading work.RegBit
# Loading work.D_FF
# Loading work.Adder
# Loading work.adder1bit
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.regfile
# Loading work.decoder
# Loading work.dec5to32
# Loading work.andmore
# Loading work.mux32x32to32
# Loading work.mux32to1
# Loading work.WB_forward
# Loading work.CompareAddress
# Loading work.mux2x32to32
# Loading work.mux2_1
# Loading work.sign_extend
# Loading work.zero_extend
# Loading work.JRControl_Block
# Loading work.Discard_Instr
# Loading work.flush_block
# Loading work.ForwardingUnit
# Loading work.mux3x32to32
# Loading work.ALUControl_Block
# Loading work.alu
# Loading work.alu1bit
# Loading work.addsub
# Loading sgate_ver.mux21
# Loading work.adder
# Loading work.mux2x5to5
# Loading work.dataMem
# Loading work.StallControl
# Loading work.shift_left_2
# ** Warning: Design size of 5882 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "instr.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/marcus/projetos/Verilog/MIPS 2/modules/instruction_memory.v(49)
#    Time: 0 ps  Iteration: 0  Instance: /MIPS_TB/myMIPS/InstructionMem1
