m255
K3
13
cModel Technology
Z0 dF:\Lab_Work\1_Learning\4_Signal_Processing_Code\Signal_Process\FFT\FFT_Verilog\prj\simulation\modelsim
T_opt
V<SM@T_In^TaXk^j6ESN9f0
Z1 04 6 4 work tb_top fast 0
=1-3cf011f61099-645cf3d5-98-2330
Z2 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
Z3 OE;O;10.1a;51
Z4 dF:\Lab_Work\1_Learning\4_Signal_Processing_Code\Signal_Process\FFT\FFT_Verilog\prj\simulation\modelsim
T_opt1
V67I6Vaf1:SMTlMOFX42P63
R1
=5-3cf011f61099-645daf58-274-3ae8
R2
n@_opt1
R3
vA_RAM
IoAigTIY32^S259TlG4POe3
V<NJPXMNa3V_d27AF?1SiE1
R4
w1683717387
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v
L0 1
Z5 OE;L;10.1a;51
r1
31
Z6 o-vlog01compat -work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z7 !s92 -vlog01compat -work work +incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a_@r@a@m
!i10b 1
!s100 G8kENd=?YFiR<@8e?i5H>1
!s85 0
!s108 1683858286.498000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v|
vbutterfly
IkeQDnGlI<VITk;VYh4AOo3
V0OoENZ<fC8]9ZR0zzIS4G2
R4
w1683726670
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v
L0 13
R5
r1
31
R6
R7
!i10b 1
!s100 8OIK3NjfKm;6ZjBGiDezV2
!s85 0
!s108 1683858286.647000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v|
vip_multi
I;jCOzB@Bkn<5LX8<U?h<H1
Vki309Idk@nEV_HLe1E0^53
R4
w1683204291
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v
L0 39
R5
r1
31
R6
!i10b 1
!s100 kJ2F>65L]M^hoU>[2LIgj2
!s85 0
!s108 1683858286.814000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v|
!s92 -vlog01compat -work work +incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vram_contral
Ihd<1N?aUU:XS1M3@g]fcO3
VAP0mbSCo20hLD9_DGAlV=2
R4
w1683861323
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v
L0 1
R5
r1
31
R6
R7
!i10b 1
!s100 njAf^kVH]Q1QVYZ8e80h52
!s85 0
!s108 1683861328.651000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl|-L|mtiAvm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v|
vtb_top
I_LS>Wgi]Y5Ygb?=U`IOZP1
V[LcaLh[SJXomY3Ki^RaI?1
R4
w1683795155
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/../testbench/tb_top.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/../testbench/tb_top.v
L0 7
R5
r1
31
R6
!i10b 1
!s100 Ph1GD=m;PWV9`9EQMaA^a3
!s85 0
!s108 1683858287.170000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/../testbench/tb_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/../testbench|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/../testbench/tb_top.v|
!s92 -vlog01compat -work work +incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/../testbench -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
vtop
ISn=F_1c>aD6S]:3a6EmF^1
VR@OLC7IPE?HoHVIn4SUb_2
R4
w1683720567
8F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v
FF:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v
L0 1
R5
r1
31
R6
R7
!i10b 1
!s100 >k09BP80kz12HNza2k6YP2
!s85 0
!s108 1683861334.231000
!s107 F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl|-L|mtiAvm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v|
