

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s'
================================================================
* Date:           Thu Oct 10 10:37:05 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.263|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  117|  118|  114|  114| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+----------+
        |                          |               |  Latency  |  Interval | Pipeline |
        |         Instance         |     Module    | min | max | min | max |   Type   |
        +--------------------------+---------------+-----+-----+-----+-----+----------+
        |grp_fill_buffer_1_fu_255  |fill_buffer_1  |    1|    1|    1|    1| function |
        +--------------------------+---------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- PartitionLoop  |  117|  117|         6|          2|          1|    57|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     10|        -|        -|    -|
|Expression           |        -|      -|        0|      565|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|      970|     1660|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      300|    -|
|Register             |        -|      -|     3524|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     10|     4494|     2525|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |grp_fill_buffer_1_fu_255  |fill_buffer_1  |        0|      0|  970|  1660|    0|
    +--------------------------+---------------+---------+-------+-----+------+-----+
    |Total                     |               |        0|      0|  970|  1660|    0|
    +--------------------------+---------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +---------------------------------------+-----------------------------------+-----------+
    |                Instance               |               Module              | Expression|
    +---------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_16s_10ns_26_1_1_U29  |myproject_mul_mul_16s_10ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_10ns_26_1_1_U30  |myproject_mul_mul_16s_10ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_10ns_26_1_1_U33  |myproject_mul_mul_16s_10ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_10ns_26_1_1_U34  |myproject_mul_mul_16s_10ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_10s_26_1_1_U26   |myproject_mul_mul_16s_10s_26_1_1   |  i0 * i1  |
    |myproject_mul_mul_16s_10s_26_1_1_U28   |myproject_mul_mul_16s_10s_26_1_1   |  i0 * i1  |
    |myproject_mul_mul_16s_11s_26_1_1_U31   |myproject_mul_mul_16s_11s_26_1_1   |  i0 * i1  |
    |myproject_mul_mul_16s_11s_26_1_1_U35   |myproject_mul_mul_16s_11s_26_1_1   |  i0 * i1  |
    |myproject_mul_mul_16s_6ns_22_1_1_U27   |myproject_mul_mul_16s_6ns_22_1_1   |  i0 * i1  |
    |myproject_mul_mul_16s_9ns_25_1_1_U32   |myproject_mul_mul_16s_9ns_25_1_1   |  i0 * i1  |
    +---------------------------------------+-----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln96_fu_336_p2                |     +    |      0|  0|  10|          10|           4|
    |i_part_fu_274_p2                  |     +    |      0|  0|   6|           6|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_180                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_52                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln203_4_fu_366_p2            |   icmp   |      0|  0|  13|          10|           4|
    |icmp_ln203_5_fu_342_p2            |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln203_6_fu_348_p2            |   icmp   |      0|  0|  13|          10|           4|
    |icmp_ln203_fu_360_p2              |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln36_fu_264_p2               |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |p_05_i_idx1_14_t_i_fu_354_p2      |    or    |      0|  0|  10|          10|           1|
    |res_0_V_1_fu_490_p3               |  select  |      0|  0|  16|           1|          16|
    |res_10_V_1_fu_497_p3              |  select  |      0|  0|  16|           1|          16|
    |res_11_V_1_fu_517_p3              |  select  |      0|  0|  16|           1|          16|
    |res_12_V_1_fu_577_p3              |  select  |      0|  0|  16|           1|          16|
    |res_13_V_1_fu_558_p3              |  select  |      0|  0|  16|           1|          16|
    |res_14_V_1_fu_552_p3              |  select  |      0|  0|  16|           1|          16|
    |res_15_V_1_fu_545_p3              |  select  |      0|  0|  16|           1|          16|
    |res_16_V_1_fu_538_p3              |  select  |      0|  0|  16|           1|          16|
    |res_17_V_1_fu_531_p3              |  select  |      0|  0|  16|           1|          16|
    |res_18_V_1_fu_524_p3              |  select  |      0|  0|  16|           1|          16|
    |res_1_V_1_fu_510_p3               |  select  |      0|  0|  16|           1|          16|
    |res_2_V_1_fu_570_p3               |  select  |      0|  0|  16|           1|          16|
    |res_3_V_1_fu_589_p3               |  select  |      0|  0|  16|           1|          16|
    |res_4_V_1_fu_616_p3               |  select  |      0|  0|  16|           1|          16|
    |res_5_V_1_fu_658_p3               |  select  |      0|  0|  16|           1|          16|
    |res_6_V_1_fu_672_p3               |  select  |      0|  0|  16|           1|          16|
    |res_7_V_1_fu_644_p3               |  select  |      0|  0|  16|           1|          16|
    |res_8_V_1_fu_630_p3               |  select  |      0|  0|  16|           1|          16|
    |res_9_V_1_fu_603_p3               |  select  |      0|  0|  16|           1|          16|
    |select_ln203_10_fu_583_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln203_11_fu_596_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln203_12_fu_610_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln203_13_fu_623_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln203_14_fu_637_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln203_15_fu_651_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln203_16_fu_665_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln203_17_fu_484_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln203_9_fu_564_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln203_fu_503_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 565|         107|         492|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  21|          4|    1|          4|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                       |   9|          2|    1|          2|
    |ap_phi_mux_data_V_load_rewind_phi_fu_203_p6   |   9|          2|  912|       1824|
    |ap_phi_mux_do_init_phi_fu_187_p6              |  15|          3|    1|          3|
    |ap_phi_mux_i_part_0_i_i79_phi_fu_218_p6       |  15|          3|    6|         18|
    |ap_phi_reg_pp0_iter1_data_V_load_phi_reg_229  |  15|          3|  912|       2736|
    |ap_return_0                                   |   9|          2|   16|         32|
    |ap_return_1                                   |   9|          2|   16|         32|
    |ap_return_10                                  |   9|          2|   16|         32|
    |ap_return_11                                  |   9|          2|   16|         32|
    |ap_return_12                                  |   9|          2|   16|         32|
    |ap_return_13                                  |   9|          2|   16|         32|
    |ap_return_14                                  |   9|          2|   16|         32|
    |ap_return_15                                  |   9|          2|   16|         32|
    |ap_return_16                                  |   9|          2|   16|         32|
    |ap_return_17                                  |   9|          2|   16|         32|
    |ap_return_18                                  |   9|          2|   16|         32|
    |ap_return_2                                   |   9|          2|   16|         32|
    |ap_return_3                                   |   9|          2|   16|         32|
    |ap_return_4                                   |   9|          2|   16|         32|
    |ap_return_5                                   |   9|          2|   16|         32|
    |ap_return_6                                   |   9|          2|   16|         32|
    |ap_return_7                                   |   9|          2|   16|         32|
    |ap_return_8                                   |   9|          2|   16|         32|
    |ap_return_9                                   |   9|          2|   16|         32|
    |data_V_blk_n                                  |   9|          2|    1|          2|
    |i_part_0_i_i79_reg_214                        |   9|          2|    6|         12|
    |p_05_i_idx_i78_reg_241                        |   9|          2|   10|         20|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 300|         65| 2156|       5233|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |acc_0_2_V_reg_1118                            |   16|   0|   16|          0|
    |acc_0_3_V_reg_1124                            |   16|   0|   16|          0|
    |acc_0_4_V_reg_1130                            |   16|   0|   16|          0|
    |add_ln96_reg_1136                             |   10|   0|   10|          0|
    |ap_CS_fsm                                     |    3|   0|    3|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_V_load_phi_reg_229  |  912|   0|  912|          0|
    |ap_return_0_preg                              |   16|   0|   16|          0|
    |ap_return_10_preg                             |   16|   0|   16|          0|
    |ap_return_11_preg                             |   16|   0|   16|          0|
    |ap_return_12_preg                             |   16|   0|   16|          0|
    |ap_return_13_preg                             |   16|   0|   16|          0|
    |ap_return_14_preg                             |   16|   0|   16|          0|
    |ap_return_15_preg                             |   16|   0|   16|          0|
    |ap_return_16_preg                             |   16|   0|   16|          0|
    |ap_return_17_preg                             |   16|   0|   16|          0|
    |ap_return_18_preg                             |   16|   0|   16|          0|
    |ap_return_1_preg                              |   16|   0|   16|          0|
    |ap_return_2_preg                              |   16|   0|   16|          0|
    |ap_return_3_preg                              |   16|   0|   16|          0|
    |ap_return_4_preg                              |   16|   0|   16|          0|
    |ap_return_5_preg                              |   16|   0|   16|          0|
    |ap_return_6_preg                              |   16|   0|   16|          0|
    |ap_return_7_preg                              |   16|   0|   16|          0|
    |ap_return_8_preg                              |   16|   0|   16|          0|
    |ap_return_9_preg                              |   16|   0|   16|          0|
    |data_V_load_phi_reg_229                       |  912|   0|  912|          0|
    |data_V_load_rewind_reg_199                    |  912|   0|  912|          0|
    |data_buf_V_0_0_06281_i77_fu_172               |   16|   0|   16|          0|
    |data_buf_V_0_0_i_reg_1092                     |   16|   0|   16|          0|
    |do_init_reg_182                               |    1|   0|    1|          0|
    |i_part_0_i_i79_reg_214                        |    6|   0|    6|          0|
    |i_part_reg_1087                               |    6|   0|    6|          0|
    |icmp_ln203_4_reg_1180                         |    1|   0|    1|          0|
    |icmp_ln203_5_reg_1141                         |    1|   0|    1|          0|
    |icmp_ln203_6_reg_1154                         |    1|   0|    1|          0|
    |icmp_ln203_reg_1175                           |    1|   0|    1|          0|
    |icmp_ln36_reg_1083                            |    1|   0|    1|          0|
    |icmp_ln36_reg_1083_pp0_iter1_reg              |    1|   0|    1|          0|
    |p_05_i_idx_i78_reg_241                        |   10|   0|   10|          0|
    |res_0_V_02168_fu_160                          |   16|   0|   16|          0|
    |res_10_V_03128_fu_120                         |   16|   0|   16|          0|
    |res_11_V_02934_fu_128                         |   16|   0|   16|          0|
    |res_12_V_02840_fu_132                         |   16|   0|   16|          0|
    |res_13_V_02646_fu_140                         |   16|   0|   16|          0|
    |res_14_V_02552_fu_144                         |   16|   0|   16|          0|
    |res_15_V_02358_fu_152                         |   16|   0|   16|          0|
    |res_16_V_02264_fu_156                         |   16|   0|   16|          0|
    |res_17_V_02070_fu_164                         |   16|   0|   16|          0|
    |res_18_V_01976_fu_168                         |   16|   0|   16|          0|
    |res_1_V_02456_fu_148                          |   16|   0|   16|          0|
    |res_2_V_02744_fu_136                          |   16|   0|   16|          0|
    |res_3_V_03032_fu_124                          |   16|   0|   16|          0|
    |res_4_V_03320_fu_112                          |   16|   0|   16|          0|
    |res_5_V_0368_fu_100                           |   16|   0|   16|          0|
    |res_6_V_0374_fu_96                            |   16|   0|   16|          0|
    |res_7_V_03510_fu_104                          |   16|   0|   16|          0|
    |res_8_V_03416_fu_108                          |   16|   0|   16|          0|
    |res_9_V_03222_fu_116                          |   16|   0|   16|          0|
    |sext_ln1118_6_reg_1099                        |   26|   0|   26|          0|
    |trunc_ln708_s_reg_1113                        |   12|   0|   12|          0|
    |trunc_ln_reg_1107                             |   16|   0|   16|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 3524|   0| 3524|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_0     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_1     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_2     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_3     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_4     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_5     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_6     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_7     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_8     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_9     | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_10    | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_11    | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_12    | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_13    | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_14    | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_15    | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_16    | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_17    | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|ap_return_18    | out |   16| ap_ctrl_hs | pointwise_conv_2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config10> | return value |
|data_V_dout     |  in |  912|   ap_fifo  |                            data_V                            |    pointer   |
|data_V_empty_n  |  in |    1|   ap_fifo  |                            data_V                            |    pointer   |
|data_V_read     | out |    1|   ap_fifo  |                            data_V                            |    pointer   |
+----------------+-----+-----+------------+--------------------------------------------------------------+--------------+

