-- VHDL for IBM SMS ALD group EChannelStatus
-- Title: EChannelStatus
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/16/2020 1:57:57 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChannelStatus is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MC_1301_READY_E_CH: in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F: in STD_LOGIC;
		MC_1405_READY_E_CH: in STD_LOGIC;
		MC_BUFFER_READY: in STD_LOGIC;
		MS_E_CH_SELECT_ANY_BUFFER: in STD_LOGIC;
		PS_E_CH_READY_BUS_STAR_SIF: in STD_LOGIC;
		PS_E_CH_READY_BUS_STAR_1412_19: in STD_LOGIC;
		MC_TAPE_READY: in STD_LOGIC;
		MS_E_CH_SELECT_TAPE_DATA: in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_T: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A: in STD_LOGIC;
		MS_E_CH_RESET: in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B: in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF: in STD_LOGIC;
		MC_BUFFER_READY_JRJ: in STD_LOGIC;
		PS_LOGIC_GATE_C_1: in STD_LOGIC;
		MC_SELECT_AND_REWIND_STAR_E_CH: in STD_LOGIC;
		MC_1301_BUSY_E_CH: in STD_LOGIC;
		PS_E_CH_BUSY_BUS_STAR_1412_19: in STD_LOGIC;
		MC_1405_BUSY_E_CH: in STD_LOGIC;
		MC_BUFFER_BUSY: in STD_LOGIC;
		MC_BUFFER_BUSY_JRJ: in STD_LOGIC;
		MC_TAPE_BUSY: in STD_LOGIC;
		MS_CONSOLE_HOME_POSITION: in STD_LOGIC;
		PS_W_OR_X_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T: in STD_LOGIC;
		PS_PERCENT_OR_COML_AT: in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA: in STD_LOGIC;
		MS_1401_MODE: in STD_LOGIC;
		MC_1301_ERROR_E_CH: in STD_LOGIC;
		MC_1405_ERROR_E_CH: in STD_LOGIC;
		MC_BUFFER_ERROR: in STD_LOGIC;
		MC_BUFFER_ERROR_JRJ: in STD_LOGIC;
		PS_E_CH_CHECK_BUS_STAR_SIF: in STD_LOGIC;
		PS_E_CH_CHECK_BUS_STAR_1412_19: in STD_LOGIC;
		MC_TAPE_ERROR: in STD_LOGIC;
		MC_1301_E_CH_CONDITION: in STD_LOGIC;
		MC_1405_CONDITION_E_CH: in STD_LOGIC;
		MC_BUFFER_CONDITION: in STD_LOGIC;
		MC_BUFFER_CONDITION_JRJ: in STD_LOGIC;
		MC_SEL_OR_TAPE_IND_ON_CH_1: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		MC_RBC_ERROR_1405_E_CH: in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_F_A: in STD_LOGIC;
		PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC: in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT: in STD_LOGIC;
		PS_E_CYCLE: in STD_LOGIC;
		PS_E_CH_IN_PROCESS: in STD_LOGIC;
		PS_CONS_DATA_CHECK: in STD_LOGIC;
		MS_1401_I_O_CHECK_RESET: in STD_LOGIC;
		PS_ERROR_SAMPLE: in STD_LOGIC;
		PS_I_O_CHECK: in STD_LOGIC;
		PS_FILE_OP: in STD_LOGIC;
		MS_E_CH_2_CHAR_ONLY_OP_CODES: in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT: in STD_LOGIC;
		MS_FILE_OP: in STD_LOGIC;
		PS_E_CH_COND_LATCH_STAR_SIF: in STD_LOGIC;
		PS_1401_CARD_PR_ERR_SAMPLE: in STD_LOGIC;
		MS_1401_READ_TRIGGER: in STD_LOGIC;
		MS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (11 downTo 0);
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		PS_E_CH_NOT_READY: out STD_LOGIC;
		PS_E_CH_READY_BUS: out STD_LOGIC;
		MS_E_CH_READY_BUS: out STD_LOGIC;
		MS_E_CH_NOT_READY: out STD_LOGIC;
		PS_E_CH_BUSY_BUS: out STD_LOGIC;
		PS_E_CH_BUSY: out STD_LOGIC;
		MS_E_CH_BUSY_BUS: out STD_LOGIC;
		MS_E_CH_BUSY: out STD_LOGIC;
		PS_E_CH_CONDITION_BUS: out STD_LOGIC;
		PS_E_CH_TAPE_ERROR: out STD_LOGIC;
		MS_E_CH_TAPE_INDICATOR: out STD_LOGIC;
		PS_E_CH_CHECK_BUS: out STD_LOGIC;
		MS_E_CH_CHECK_BUS: out STD_LOGIC;
		PS_E_CH_TAPE_INDICATOR: out STD_LOGIC;
		PS_E_CH_CHECK: out STD_LOGIC;
		PS_E_CH_CONDITION: out STD_LOGIC;
		MS_E_CH_CHECK: out STD_LOGIC;
		MS_E_CH_FILE_SET_CHECK_AT_A: out STD_LOGIC;
		MS_E_CH_CONDITION: out STD_LOGIC;
		LAMP_15A1A16: out STD_LOGIC;
		LAMP_15A1C16: out STD_LOGIC;
		LAMP_15A1E16: out STD_LOGIC;
		LAMP_15A1F16: out STD_LOGIC);
end EChannelStatus;


ARCHITECTURE structural of EChannelStatus is

	 signal MS_E_CH_SELECT_AND_REWIND: STD_LOGIC;

	 signal XX_PS_E_CH_READY_BUS: STD_LOGIC;
	 signal XX_MS_E_CH_BUSY_BUS: STD_LOGIC;
	 signal XX_PS_E_CH_CHECK_BUS: STD_LOGIC;
	 signal XX_PS_E_CH_CONDITION_BUS: STD_LOGIC;

BEGIN

	PS_E_CH_READY_BUS <= 
		XX_PS_E_CH_READY_BUS;
	MS_E_CH_BUSY_BUS <= 
		XX_MS_E_CH_BUSY_BUS;
	PS_E_CH_CHECK_BUS <= 
		XX_PS_E_CH_CHECK_BUS;
	PS_E_CH_CONDITION_BUS <= 
		XX_PS_E_CH_CONDITION_BUS;

Page_12_62_01_1: ENTITY ALD_12_62_01_1_E_CH_NOT_READY
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MC_1301_READY_E_CH =>
		MC_1301_READY_E_CH,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	MC_1405_READY_E_CH =>
		MC_1405_READY_E_CH,
	MC_BUFFER_READY =>
		MC_BUFFER_READY,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	PS_E_CH_READY_BUS_STAR_SIF =>
		PS_E_CH_READY_BUS_STAR_SIF,
	PS_E_CH_READY_BUS_STAR_1412_19 =>
		PS_E_CH_READY_BUS_STAR_1412_19,
	MC_BUFFER_READY_JRJ =>
		MC_BUFFER_READY_JRJ,
	MC_TAPE_READY =>
		MC_TAPE_READY,
	MS_E_CH_SELECT_TAPE_DATA =>
		MS_E_CH_SELECT_TAPE_DATA,
	MS_E_CH_SELECT_UNIT_T =>
		MS_E_CH_SELECT_UNIT_T,
	MS_E_CH_SELECT_AND_REWIND =>
		MS_E_CH_SELECT_AND_REWIND,
	PS_E_CH_STATUS_SAMPLE_A =>
		PS_E_CH_STATUS_SAMPLE_A,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	PS_E_CH_STATUS_SAMPLE_B =>
		PS_E_CH_STATUS_SAMPLE_B,
	PS_E_CH_2ND_ADDR_TRF =>
		PS_E_CH_2ND_ADDR_TRF,
	PS_E_CH_READY_BUS =>
		XX_PS_E_CH_READY_BUS,
	MS_E_CH_READY_BUS =>
		MS_E_CH_READY_BUS,
	MS_E_CH_NOT_READY =>
		MS_E_CH_NOT_READY,
	PS_E_CH_NOT_READY =>
		PS_E_CH_NOT_READY,
	LAMP_15A1A16 =>
		LAMP_15A1A16
	);

Page_12_62_02_1: ENTITY ALD_12_62_02_1_E_CH_BUSY
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_5_TIME =>
		MS_I_RING_HDL_BUS(5),
	MC_SELECT_AND_REWIND_STAR_E_CH =>
		MC_SELECT_AND_REWIND_STAR_E_CH,
	MC_1301_BUSY_E_CH =>
		MC_1301_BUSY_E_CH,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	PS_E_CH_BUSY_BUS_STAR_1412_19 =>
		PS_E_CH_BUSY_BUS_STAR_1412_19,
	MC_1405_BUSY_E_CH =>
		MC_1405_BUSY_E_CH,
	MC_BUFFER_BUSY =>
		MC_BUFFER_BUSY,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	MC_BUFFER_BUSY_JRJ =>
		MC_BUFFER_BUSY_JRJ,
	MC_TAPE_BUSY =>
		MC_TAPE_BUSY,
	MS_E_CH_SELECT_TAPE_DATA =>
		MS_E_CH_SELECT_TAPE_DATA,
	PS_E_CH_STATUS_SAMPLE_B =>
		PS_E_CH_STATUS_SAMPLE_B,
	PS_E_CH_2ND_ADDR_TRF =>
		PS_E_CH_2ND_ADDR_TRF,
	PS_E_CH_READY_BUS =>
		XX_PS_E_CH_READY_BUS,
	PS_E_CH_STATUS_SAMPLE_A =>
		PS_E_CH_STATUS_SAMPLE_A,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	PS_LOGIC_GATE_C_1 =>
		PS_LOGIC_GATE_C_1,
	MS_CONSOLE_HOME_POSITION =>
		MS_CONSOLE_HOME_POSITION,
	PS_W_OR_X_SYMBOL_OP_MODIFIER =>
		PS_W_OR_X_SYMBOL_OP_MODIFIER,
	PS_E_CH_SELECT_UNIT_T =>
		PS_E_CH_SELECT_UNIT_T,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_I_RING_5_TIME =>
		PS_I_RING_HDL_BUS(5),
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	MS_1401_MODE =>
		MS_1401_MODE,
	MS_E_CH_SELECT_AND_REWIND =>
		MS_E_CH_SELECT_AND_REWIND,
	PS_E_CH_BUSY_BUS =>
		PS_E_CH_BUSY_BUS,
	MS_E_CH_BUSY_BUS =>
		XX_MS_E_CH_BUSY_BUS,
	MS_E_CH_BUSY =>
		MS_E_CH_BUSY,
	PS_E_CH_BUSY =>
		PS_E_CH_BUSY,
	LAMP_15A1C16 =>
		LAMP_15A1C16
	);

Page_12_62_03_1: ENTITY ALD_12_62_03_1_CHECK_AND_CONDITION_FOR_E_CHANNEL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MC_1301_ERROR_E_CH =>
		MC_1301_ERROR_E_CH,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	MC_1405_ERROR_E_CH =>
		MC_1405_ERROR_E_CH,
	MC_BUFFER_ERROR =>
		MC_BUFFER_ERROR,
	MC_BUFFER_ERROR_JRJ =>
		MC_BUFFER_ERROR_JRJ,
	PS_E_CH_CHECK_BUS_STAR_SIF =>
		PS_E_CH_CHECK_BUS_STAR_SIF,
	PS_E_CH_CHECK_BUS_STAR_1412_19 =>
		PS_E_CH_CHECK_BUS_STAR_1412_19,
	MC_TAPE_ERROR =>
		MC_TAPE_ERROR,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	MC_1301_E_CH_CONDITION =>
		MC_1301_E_CH_CONDITION,
	MC_1405_CONDITION_E_CH =>
		MC_1405_CONDITION_E_CH,
	MC_BUFFER_CONDITION =>
		MC_BUFFER_CONDITION,
	MC_BUFFER_CONDITION_JRJ =>
		MC_BUFFER_CONDITION_JRJ,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	MC_SEL_OR_TAPE_IND_ON_CH_1 =>
		MC_SEL_OR_TAPE_IND_ON_CH_1,
	PS_1401_MODE =>
		PS_1401_MODE,
	MC_RBC_ERROR_1405_E_CH =>
		MC_RBC_ERROR_1405_E_CH,
	MS_E_CH_SELECT_UNIT_F_A =>
		MS_E_CH_SELECT_UNIT_F_A,
	MS_1401_MODE =>
		MS_1401_MODE,
	PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC =>
		PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC,
	PS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT,
	PS_E_CH_TAPE_ERROR =>
		PS_E_CH_TAPE_ERROR,
	PS_E_CH_CHECK_BUS =>
		XX_PS_E_CH_CHECK_BUS,
	MS_E_CH_CHECK_BUS =>
		MS_E_CH_CHECK_BUS,
	PS_E_CH_CONDITION_BUS =>
		XX_PS_E_CH_CONDITION_BUS,
	MS_E_CH_TAPE_INDICATOR =>
		MS_E_CH_TAPE_INDICATOR,
	PS_E_CH_TAPE_INDICATOR =>
		PS_E_CH_TAPE_INDICATOR
	);

Page_12_62_04_1: ENTITY ALD_12_62_04_1_CHECK_AND_CONDITION_FOR_E_CHANNEL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_UNIT_T =>
		PS_E_CH_SELECT_UNIT_T,
	PS_E_CH_IN_PROCESS =>
		PS_E_CH_IN_PROCESS,
	PS_CONS_DATA_CHECK =>
		PS_CONS_DATA_CHECK,
	PS_E_CH_CHECK_BUS =>
		XX_PS_E_CH_CHECK_BUS,
	PS_E_CH_STATUS_SAMPLE_B =>
		PS_E_CH_STATUS_SAMPLE_B,
	MS_1401_I_O_CHECK_RESET =>
		MS_1401_I_O_CHECK_RESET,
	PS_E_CYCLE =>
		PS_E_CYCLE,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	PS_I_O_CHECK =>
		PS_I_O_CHECK,
	PS_FILE_OP =>
		PS_FILE_OP,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		MS_E_CH_2_CHAR_ONLY_OP_CODES,
	MS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT,
	PS_E_CH_READY_BUS =>
		XX_PS_E_CH_READY_BUS,
	MS_E_CH_BUSY_BUS =>
		XX_MS_E_CH_BUSY_BUS,
	MS_E_CH_SELECT_TAPE_DATA =>
		MS_E_CH_SELECT_TAPE_DATA,
	PS_E_CH_STATUS_SAMPLE_A =>
		PS_E_CH_STATUS_SAMPLE_A,
	MS_FILE_OP =>
		MS_FILE_OP,
	PS_E_CH_COND_LATCH_STAR_SIF =>
		PS_E_CH_COND_LATCH_STAR_SIF,
	PS_E_CH_CONDITION_BUS =>
		XX_PS_E_CH_CONDITION_BUS,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	PS_1401_CARD_PR_ERR_SAMPLE =>
		PS_1401_CARD_PR_ERR_SAMPLE,
	MS_1401_READ_TRIGGER =>
		MS_1401_READ_TRIGGER,
	MS_E_CH_CHECK =>
		MS_E_CH_CHECK,
	PS_E_CH_CHECK =>
		PS_E_CH_CHECK,
	MS_E_CH_FILE_SET_CHECK_AT_A =>
		MS_E_CH_FILE_SET_CHECK_AT_A,
	MS_E_CH_CONDITION =>
		MS_E_CH_CONDITION,
	PS_E_CH_CONDITION =>
		PS_E_CH_CONDITION,
	LAMP_15A1E16 =>
		LAMP_15A1E16,
	LAMP_15A1F16 =>
		LAMP_15A1F16
	);


END;
