Time resolution is 1 ps
$stop called at time : 50 ns : File "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.srcs/sim_1/new/FA_4bit_st_tb_no_0007.v" Line 47
